Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 16 20:11:58 2020
| Host         : DESKTOP-NP6R9M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                58161        0.050        0.000                      0                58161        0.264        0.000                       0                 20579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_75_clk_wiz_0          {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0        {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout1        {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2        {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout         {0.000 2.500}        5.000           200.000         
  vns_pll_fb0               {0.000 5.000}        10.000          100.000         
  vns_pll_fb1               {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_75_clk_wiz_0                1.270        0.000                      0                 1405        0.051        0.000                      0                 1405        5.417        0.000                       0                   377  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     2  
  soc_s7pll0_clkout0              0.224        0.000                      0                 7882        0.050        0.000                      0                 7882        3.000        0.000                       0                  2912  
    clk_core                      0.000        0.000                      0                32516        0.050        0.000                      0                32516        8.750        0.000                       0                 17073  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  soc_s7pll0_clkout1                                                                                                                                                          2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                          2.845        0.000                       0                     4  
  soc_s7pll1_clkout               2.093        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                                 8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                                 8.751        0.000                       0                     2  
tck_dmi                          97.759        0.000                      0                   31        0.425        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                        97.200        0.000                      0                   81        0.068        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            soc_s7pll0_clkout0        4.006        0.000                      0                  155        0.847        0.000                      0                  155  
soc_s7pll0_clkout0  clk_core                  2.892        0.000                      0                   91        0.089        0.000                      0                   91  
tck_dtmcs           clk_core                 13.203        0.000                      0                    2        2.041        0.000                      0                    2  
clk_core            tck_dtmcs                10.706        0.000                      0                   32        1.483        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_75_clk_wiz_0    clk_75_clk_wiz_0          8.590        0.000                      0                   80        1.066        0.000                      0                   80  
**async_default**   clk_core            clk_core                  5.490        0.000                      0                15803        0.311        0.000                      0                15803  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        1.698        0.000                      0                  326        0.939        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_75_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_10/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 7.543ns (67.326%)  route 3.661ns (32.674%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.898ns = ( 10.436 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[11]
                         net (fo=12, routed)          2.606     8.899    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[11]
    RAMB36_X1Y22         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_10/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.534    10.436    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y22         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_10/CLKBWRCLK
                         clock pessimism              0.418    10.854    
                         clock uncertainty           -0.119    10.735    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    10.169    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 7.543ns (67.526%)  route 3.628ns (32.474%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[1]
                         net (fo=12, routed)          2.573     8.866    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[1]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 7.543ns (67.954%)  route 3.557ns (32.046%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[7]
                         net (fo=12, routed)          2.503     8.796    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[7]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 7.543ns (67.968%)  route 3.555ns (32.032%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[6]
                         net (fo=12, routed)          2.500     8.794    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[6]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.096ns  (logic 7.543ns (67.979%)  route 3.553ns (32.021%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[11]
                         net (fo=12, routed)          2.498     8.792    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[11]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.088ns  (logic 7.543ns (68.031%)  route 3.545ns (31.969%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[5]
                         net (fo=12, routed)          2.490     8.783    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[5]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 7.543ns (68.127%)  route 3.529ns (31.873%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[9]
                         net (fo=12, routed)          2.474     8.768    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[9]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.034ns  (logic 7.543ns (68.362%)  route 3.491ns (31.638%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[13]
                         net (fo=12, routed)          2.436     8.729    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[13]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 7.543ns (68.408%)  route 3.483ns (31.592%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[2]
                         net (fo=12, routed)          2.429     8.722    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[2]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 7.543ns (68.593%)  route 3.454ns (31.407%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 10.429 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.718    -2.304    swervolf/rojobot_control/robot_icon_v2/clk_75
    DSP48_X0Y44          DSP48E1                                      r  swervolf/rojobot_control/robot_icon_v2/read_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     1.705 r  swervolf/rojobot_control/robot_icon_v2/read_addr1/P[14]
                         net (fo=34, routed)          1.053     2.757    swervolf/rojobot_control/robot_icon_v2/read_addr1_n_91
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_C[40]_PCOUT[47])
                                                      2.016     4.773 r  swervolf/rojobot_control/robot_icon_v2/read_addr/PCOUT[47]
                         net (fo=1, routed)           0.002     4.775    swervolf/rojobot_control/robot_icon_v2/read_addr_n_106
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.293 r  swervolf/rojobot_control/robot_icon_v2/read_addr__0/P[0]
                         net (fo=12, routed)          2.399     8.692    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/P[0]
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.527    10.429    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/clk_75
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.418    10.847    
                         clock uncertainty           -0.119    10.728    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    10.162    swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  1.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.564%)  route 0.245ns (63.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.548    -0.866    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X52Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.725 r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[1]/Q
                         net (fo=2, routed)           0.245    -0.480    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int[1]
    SLICE_X48Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.816    -1.295    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X48Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.692    -0.603    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.072    -0.531    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTREGIF/Sensors_int_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/Sensors_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.706%)  route 0.199ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.546    -0.868    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X54Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/Sensors_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDCE (Prop_fdce_C_Q)         0.148    -0.720 r  swervolf/rojobot_control/robot/inst/BOTREGIF/Sensors_int_reg[5]/Q
                         net (fo=2, routed)           0.199    -0.521    swervolf/rojobot_control/robot/inst/BOTREGIF/Q[5]
    SLICE_X49Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/Sensors_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.816    -1.295    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.692    -0.603    
    SLICE_X49Y123        FDCE (Hold_fdce_C_D)         0.024    -0.579    swervolf/rojobot_control/robot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.548    -0.866    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X52Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.725 r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[4]/Q
                         net (fo=2, routed)           0.254    -0.471    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int[4]
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.817    -1.293    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]/C
                         clock pessimism              0.692    -0.601    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.071    -0.530    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.272%)  route 0.235ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.548    -0.866    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X52Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.128    -0.738 r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[5]/Q
                         net (fo=2, routed)           0.235    -0.503    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int[5]
    SLICE_X48Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.816    -1.295    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X48Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[5]/C
                         clock pessimism              0.692    -0.603    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.021    -0.582    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.992%)  route 0.251ns (64.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.548    -0.866    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X55Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.725 r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int_reg[0]/Q
                         net (fo=2, routed)           0.251    -0.474    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_int[0]
    SLICE_X49Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.816    -1.295    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.692    -0.603    
    SLICE_X49Y123        FDCE (Hold_fdce_C_D)         0.047    -0.556    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.586%)  route 0.175ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.552    -0.862    swervolf/rojobot_control/robot/inst/BOTCPU/clk_in
    SLICE_X49Y119        FDRE                                         r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.175    -0.546    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.819    -1.292    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.463    -0.829    
    SLICE_X50Y119        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.629    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.586%)  route 0.175ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.552    -0.862    swervolf/rojobot_control/robot/inst/BOTCPU/clk_in
    SLICE_X49Y119        FDRE                                         r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.175    -0.546    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.819    -1.292    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.463    -0.829    
    SLICE_X50Y119        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.629    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.586%)  route 0.175ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.552    -0.862    swervolf/rojobot_control/robot/inst/BOTCPU/clk_in
    SLICE_X49Y119        FDRE                                         r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.175    -0.546    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.819    -1.292    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.463    -0.829    
    SLICE_X50Y119        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.629    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.586%)  route 0.175ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.552    -0.862    swervolf/rojobot_control/robot/inst/BOTCPU/clk_in
    SLICE_X49Y119        FDRE                                         r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.175    -0.546    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.819    -1.292    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.463    -0.829    
    SLICE_X50Y119        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.629    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.586%)  route 0.175ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.552    -0.862    swervolf/rojobot_control/robot/inst/BOTCPU/clk_in
    SLICE_X49Y119        FDRE                                         r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  swervolf/rojobot_control/robot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.175    -0.546    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.819    -1.292    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X50Y119        RAMD32                                       r  swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.463    -0.829    
    SLICE_X50Y119        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.629    swervolf/rojobot_control/robot/inst/BOTCPU/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y21     swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y25     swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y21     swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y23     swervolf/rojobot_control/robot_icon_v2/ram_pikachu/ram_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X0Y29     swervolf/rojobot_control/title_colorizer/ram_title/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y30     swervolf/rojobot_control/title_colorizer/ram_title/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y28     swervolf/rojobot_control/title_colorizer/ram_title/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y27     swervolf/rojobot_control/title_colorizer/ram_title/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y31     swervolf/rojobot_control/title_colorizer/ram_title/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X2Y29     swervolf/rojobot_control/title_colorizer/ram_title/ram_reg_0_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X50Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X46Y120    swervolf/rojobot_control/robot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X50Y118    swervolf/rojobot_control/robot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X50Y118    swervolf/rojobot_control/robot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/ISERDESE2_13/RST
                            (rising edge-triggered cell ISERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.419ns (4.704%)  route 8.488ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns = ( 16.055 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.488    15.317    ddr2/ldc/FDPE_1_0
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/RST
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.594    16.055    ddr2/ldc/clk_0
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/CLKDIV
                         clock pessimism              0.235    16.290    
                         clock uncertainty           -0.057    16.233    
    ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    15.541    ddr2/ldc/ISERDESE2_13
  -------------------------------------------------------------------
                         required time                         15.541    
                         arrival time                         -15.317    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/ISERDESE2_8/RST
                            (rising edge-triggered cell ISERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 0.419ns (4.711%)  route 8.475ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.057ns = ( 16.057 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.475    15.305    ddr2/ldc/FDPE_1_0
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/RST
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.596    16.057    ddr2/ldc/clk_0
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/CLKDIV
                         clock pessimism              0.235    16.292    
                         clock uncertainty           -0.057    16.235    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692    15.543    ddr2/ldc/ISERDESE2_8
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -15.305    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_39/RST
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 0.419ns (4.906%)  route 8.122ns (95.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.122    14.951    ddr2/ldc/FDPE_1_0
    OLOGIC_X1Y84         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_39/RST
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.583    16.043    ddr2/ldc/clk_0
    OLOGIC_X1Y84         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_39/CLKDIV
                         clock pessimism              0.235    16.278    
                         clock uncertainty           -0.057    16.221    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.197    ddr2/ldc/OSERDESE2_39
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.174ns (23.284%)  route 7.163ns (76.716%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.620     6.315    ddr2/ldc/clk_0
    SLICE_X67Y102        FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.419     6.734 r  ddr2/ldc/soc_write_beat_count_reg[1]/Q
                         net (fo=8, routed)           1.050     7.784    ddr2/ldc/soc_write_beat_count_reg[1]
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.325     8.109 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.267     8.376    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X67Y102        LUT5 (Prop_lut5_I4_O)        0.332     8.708 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.482     9.189    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.313 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.422     9.736    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X67Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.860 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         0.880    10.740    ddr2/ldc/soc_grant_reg_0
    SLICE_X67Y106        LUT4 (Prop_lut4_I2_O)        0.152    10.892 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_16/O
                         net (fo=6, routed)           0.761    11.653    ddr2/ldc/storage_4_reg_0_15_0_5_i_16_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.326    11.979 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.705    12.684    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y110        LUT3 (Prop_lut3_I0_O)        0.124    12.808 f  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.798    13.606    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.730 f  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.908    14.639    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/mem\\.w_ready
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.124    14.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q[73]_i_1/O
                         net (fo=73, routed)          0.890    15.652    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    15.943    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.174ns (23.284%)  route 7.163ns (76.716%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.620     6.315    ddr2/ldc/clk_0
    SLICE_X67Y102        FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.419     6.734 r  ddr2/ldc/soc_write_beat_count_reg[1]/Q
                         net (fo=8, routed)           1.050     7.784    ddr2/ldc/soc_write_beat_count_reg[1]
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.325     8.109 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.267     8.376    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X67Y102        LUT5 (Prop_lut5_I4_O)        0.332     8.708 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.482     9.189    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.313 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.422     9.736    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X67Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.860 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         0.880    10.740    ddr2/ldc/soc_grant_reg_0
    SLICE_X67Y106        LUT4 (Prop_lut4_I2_O)        0.152    10.892 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_16/O
                         net (fo=6, routed)           0.761    11.653    ddr2/ldc/storage_4_reg_0_15_0_5_i_16_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.326    11.979 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.705    12.684    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y110        LUT3 (Prop_lut3_I0_O)        0.124    12.808 f  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.798    13.606    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.730 f  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.908    14.639    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/mem\\.w_ready
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.124    14.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q[73]_i_1/O
                         net (fo=73, routed)          0.890    15.652    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    15.943    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CE
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.174ns (23.284%)  route 7.163ns (76.716%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.620     6.315    ddr2/ldc/clk_0
    SLICE_X67Y102        FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.419     6.734 r  ddr2/ldc/soc_write_beat_count_reg[1]/Q
                         net (fo=8, routed)           1.050     7.784    ddr2/ldc/soc_write_beat_count_reg[1]
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.325     8.109 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.267     8.376    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X67Y102        LUT5 (Prop_lut5_I4_O)        0.332     8.708 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.482     9.189    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.313 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.422     9.736    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X67Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.860 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         0.880    10.740    ddr2/ldc/soc_grant_reg_0
    SLICE_X67Y106        LUT4 (Prop_lut4_I2_O)        0.152    10.892 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_16/O
                         net (fo=6, routed)           0.761    11.653    ddr2/ldc/storage_4_reg_0_15_0_5_i_16_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.326    11.979 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.705    12.684    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y110        LUT3 (Prop_lut3_I0_O)        0.124    12.808 f  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.798    13.606    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.730 f  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.908    14.639    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/mem\\.w_ready
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.124    14.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q[73]_i_1/O
                         net (fo=73, routed)          0.890    15.652    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    15.943    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CE
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.174ns (23.284%)  route 7.163ns (76.716%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.620     6.315    ddr2/ldc/clk_0
    SLICE_X67Y102        FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.419     6.734 r  ddr2/ldc/soc_write_beat_count_reg[1]/Q
                         net (fo=8, routed)           1.050     7.784    ddr2/ldc/soc_write_beat_count_reg[1]
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.325     8.109 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.267     8.376    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X67Y102        LUT5 (Prop_lut5_I4_O)        0.332     8.708 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.482     9.189    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.313 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.422     9.736    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X67Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.860 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         0.880    10.740    ddr2/ldc/soc_grant_reg_0
    SLICE_X67Y106        LUT4 (Prop_lut4_I2_O)        0.152    10.892 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_16/O
                         net (fo=6, routed)           0.761    11.653    ddr2/ldc/storage_4_reg_0_15_0_5_i_16_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.326    11.979 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.705    12.684    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y110        LUT3 (Prop_lut3_I0_O)        0.124    12.808 f  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.798    13.606    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.730 f  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.908    14.639    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/mem\\.w_ready
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.124    14.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q[73]_i_1/O
                         net (fo=73, routed)          0.890    15.652    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    15.943    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.174ns (23.284%)  route 7.163ns (76.716%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.620     6.315    ddr2/ldc/clk_0
    SLICE_X67Y102        FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.419     6.734 r  ddr2/ldc/soc_write_beat_count_reg[1]/Q
                         net (fo=8, routed)           1.050     7.784    ddr2/ldc/soc_write_beat_count_reg[1]
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.325     8.109 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.267     8.376    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X67Y102        LUT5 (Prop_lut5_I4_O)        0.332     8.708 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.482     9.189    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.313 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.422     9.736    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X67Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.860 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         0.880    10.740    ddr2/ldc/soc_grant_reg_0
    SLICE_X67Y106        LUT4 (Prop_lut4_I2_O)        0.152    10.892 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_16/O
                         net (fo=6, routed)           0.761    11.653    ddr2/ldc/storage_4_reg_0_15_0_5_i_16_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.326    11.979 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.705    12.684    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y110        LUT3 (Prop_lut3_I0_O)        0.124    12.808 f  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.798    13.606    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.730 f  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.908    14.639    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/mem\\.w_ready
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.124    14.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q[73]_i_1/O
                         net (fo=73, routed)          0.890    15.652    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    15.943    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_write_beat_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/CE
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.174ns (23.284%)  route 7.163ns (76.716%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.620     6.315    ddr2/ldc/clk_0
    SLICE_X67Y102        FDRE                                         r  ddr2/ldc/soc_write_beat_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.419     6.734 r  ddr2/ldc/soc_write_beat_count_reg[1]/Q
                         net (fo=8, routed)           1.050     7.784    ddr2/ldc/soc_write_beat_count_reg[1]
    SLICE_X67Y102        LUT4 (Prop_lut4_I0_O)        0.325     8.109 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.267     8.376    ddr2/ldc/storage_11_reg_0_15_0_5_i_4_n_0
    SLICE_X67Y102        LUT5 (Prop_lut5_I4_O)        0.332     8.708 r  ddr2/ldc/storage_11_reg_0_15_0_5_i_3/O
                         net (fo=6, routed)           0.482     9.189    ddr2/ldc/storage_11_reg_0_15_0_5_i_3_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.313 f  ddr2/ldc/soc_grant_i_3/O
                         net (fo=2, routed)           0.422     9.736    ddr2/ldc/soc_grant_i_3_n_0
    SLICE_X67Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.860 f  ddr2/ldc/storage_10_reg_0_i_77/O
                         net (fo=112, routed)         0.880    10.740    ddr2/ldc/soc_grant_reg_0
    SLICE_X67Y106        LUT4 (Prop_lut4_I2_O)        0.152    10.892 r  ddr2/ldc/storage_4_reg_0_15_0_5_i_16/O
                         net (fo=6, routed)           0.761    11.653    ddr2/ldc/storage_4_reg_0_15_0_5_i_16_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.326    11.979 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_8/O
                         net (fo=5, routed)           0.705    12.684    ddr2/ldc/storage_2_reg_0_15_0_5_i_8_n_0
    SLICE_X72Y110        LUT3 (Prop_lut3_I0_O)        0.124    12.808 f  ddr2/ldc/storage_10_reg_0_i_81/O
                         net (fo=2, routed)           0.798    13.606    ddr2/ldc/storage_10_reg_0_i_81_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I3_O)        0.124    13.730 f  ddr2/ldc/storage_10_reg_0_i_75/O
                         net (fo=41, routed)          0.908    14.639    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/mem\\.w_ready
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.124    14.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q[73]_i_1/O
                         net (fo=73, routed)          0.890    15.652    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    15.943    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 2.736ns (28.266%)  route 6.944ns (71.734%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.041ns = ( 16.041 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.607     6.302    ddr2/ldc/clk_0
    SLICE_X62Y118        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.518     6.820 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.022     7.843    ddr2/ldc/p_0_in2_in[5]
    SLICE_X62Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.967 r  ddr2/ldc/vns_bankmachine5_state[2]_i_14/O
                         net (fo=1, routed)           0.000     7.967    ddr2/ldc/vns_bankmachine5_state[2]_i_14_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.500 r  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.500    ddr2/ldc/vns_bankmachine5_state_reg[2]_i_8_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 f  ddr2/ldc/vns_bankmachine5_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           0.996     9.750    ddr2/ldc/soc_sdram_bankmachine5_row_hit
    SLICE_X68Y120        LUT5 (Prop_lut5_I1_O)        0.367    10.117 r  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14/O
                         net (fo=1, routed)           0.659    10.775    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_14_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.899 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8/O
                         net (fo=10, routed)          0.633    11.532    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_8_n_0
    SLICE_X74Y117        LUT6 (Prop_lut6_I3_O)        0.124    11.656 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.502    12.158    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X74Y117        LUT5 (Prop_lut5_I2_O)        0.124    12.282 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=42, routed)          0.950    13.232    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X82Y117        LUT5 (Prop_lut5_I0_O)        0.124    13.356 r  ddr2/ldc/soc_sdram_bankmachine6_twtpcon_count[1]_i_3/O
                         net (fo=10, routed)          0.861    14.217    ddr2/ldc/soc_sdram_bankmachine6_twtpcon_count[1]_i_3_n_0
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.116    14.333 r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4/O
                         net (fo=1, routed)           0.845    15.179    ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_4_n_0
    SLICE_X80Y115        LUT6 (Prop_lut6_I3_O)        0.328    15.507 r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.475    15.982    ddr2/ldc/vns_new_master_rdata_valid00
    SLICE_X78Y115        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.581    16.041    ddr2/ldc/clk_0
    SLICE_X78Y115        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.313    16.354    
                         clock uncertainty           -0.057    16.298    
    SLICE_X78Y115        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    16.280    ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         16.280    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                  0.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.386ns (85.079%)  route 0.068ns (14.921%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.599     1.901    ddr2/ldc/clk_0
    SLICE_X78Y99         FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDRE (Prop_fdre_C_Q)         0.164     2.065 r  ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[4]/Q
                         net (fo=2, routed)           0.067     2.132    ddr2/ldc/soc_litedramcore_phase_accumulator_tx[4]
    SLICE_X78Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     2.301 r  ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[7]_i_1_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.355 r  ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.355    ddr2/ldc/soc_litedramcore_phase_accumulator_tx0[8]
    SLICE_X78Y100        FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.868     2.455    ddr2/ldc/clk_0
    SLICE_X78Y100        FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[8]/C
                         clock pessimism             -0.283     2.171    
    SLICE_X78Y100        FDRE (Hold_fdre_C_D)         0.134     2.305    ddr2/ldc/soc_litedramcore_phase_accumulator_tx_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.386ns (85.079%)  route 0.068ns (14.921%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X80Y99         FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     2.067 r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[4]/Q
                         net (fo=2, routed)           0.067     2.134    ddr2/ldc/soc_litedramcore_phase_accumulator_rx[4]
    SLICE_X80Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     2.303 r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.304    ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[7]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.357 r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.357    ddr2/ldc/soc_litedramcore_phase_accumulator_rx0[8]
    SLICE_X80Y100        FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.870     2.457    ddr2/ldc/clk_0
    SLICE_X80Y100        FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[8]/C
                         clock pessimism             -0.283     2.173    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     2.307    ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.556     1.858    ddr2/ldc/clk_0
    SLICE_X61Y117        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.240    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X60Y117        RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.824     2.411    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X60Y117        RAMS32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1/CLK
                         clock pessimism             -0.539     1.871    
    SLICE_X60Y117        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y42    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19    ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y110   ddr2/ldc/storage_4_reg_0_15_18_21/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.787ns  (logic 4.006ns (25.376%)  route 11.781ns (74.624%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.468ns = ( 19.468 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.022ns
    Computed max time borrow:         9.978ns
    Time borrowed from endpoint:      7.767ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         7.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.951    26.039    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.120    26.159 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__5/O
                         net (fo=17, routed)          0.716    26.875    swervolf/swerv_eh1/mem/wren_bank_2
    SLICE_X38Y32         LUT6 (Prop_lut6_I4_O)        0.327    27.202 r  swervolf/swerv_eh1/mem/i___4/O
                         net (fo=1, routed)           0.332    27.534    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X38Y33         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.673    19.468    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X38Y33         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.830    
                         clock uncertainty           -0.062    19.768    
                         time borrowed                7.767    27.534    
  -------------------------------------------------------------------
                         required time                         27.534    
                         arrival time                         -27.534    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 3.807ns (24.967%)  route 11.441ns (75.033%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.456ns = ( 19.456 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.045ns
    Computed max time borrow:         10.045ns
    Time borrowed from endpoint:      7.240ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         7.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.968    26.056    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.124    26.180 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__1/O
                         net (fo=17, routed)          0.691    26.872    swervolf/swerv_eh1/mem/wren_bank_5
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.124    26.996 r  swervolf/swerv_eh1/mem/i___0/O
                         net (fo=1, routed)           0.000    26.996    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X49Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.661    19.456    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X49Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.818    
                         clock uncertainty           -0.062    19.756    
                         time borrowed                7.240    26.996    
  -------------------------------------------------------------------
                         required time                         26.996    
                         arrival time                         -26.996    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.243ns  (logic 3.807ns (24.976%)  route 11.436ns (75.024%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.468ns = ( 19.468 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.090ns
    Computed max time borrow:         10.090ns
    Time borrowed from endpoint:      7.223ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         7.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.951    26.039    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124    26.163 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_27/O
                         net (fo=17, routed)          0.704    26.866    swervolf/swerv_eh1/mem/wren_bank_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.124    26.990 r  swervolf/swerv_eh1/mem/i___5/O
                         net (fo=1, routed)           0.000    26.990    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X38Y33         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.673    19.468    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X38Y33         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.830    
                         clock uncertainty           -0.062    19.768    
                         time borrowed                7.223    26.990    
  -------------------------------------------------------------------
                         required time                         26.990    
                         arrival time                         -26.990    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 4.093ns (27.181%)  route 10.965ns (72.819%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.311ns = ( 19.311 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         9.953ns
    Time borrowed from endpoint:      7.195ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         7.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X38Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518    12.266 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.822    13.088    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.124    13.212 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.553    13.765    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.889 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.414    14.304    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.427 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.748    15.175    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.299 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.314    15.613    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.124    15.737 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    15.737    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.317 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.088    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.326    17.731 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.496    18.227    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.328    18.555 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.513    19.068    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.124    19.192 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.420    19.613    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.420    20.157    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.281 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           1.145    21.425    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.149    21.574 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.375    21.950    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.332    22.282 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.466    22.747    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.124    22.871 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.161    23.033    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124    23.157 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.474    23.631    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.748    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    24.627 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_1__16/O
                         net (fo=2, routed)           0.586    25.213    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i0_lsu_decode_d
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.337 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.661    25.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    26.122 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.238    26.359    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124    26.483 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/en_ff_reg_i_1__7/O
                         net (fo=1, routed)           0.323    26.806    swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/clkhdr/dout_reg[0]
    SLICE_X41Y50         LDCE                                         r  swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.516    19.311    swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/clkhdr/dout_reg[0]_0
    SLICE_X41Y50         LDCE                                         r  swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.673    
                         clock uncertainty           -0.062    19.611    
                         time borrowed                7.195    26.806    
  -------------------------------------------------------------------
                         required time                         26.806    
                         arrival time                         -26.806    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.122ns  (logic 4.003ns (26.471%)  route 11.119ns (73.528%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.448ns = ( 19.448 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.090ns
    Computed max time borrow:         10.090ns
    Time borrowed from endpoint:      7.122ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         7.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.968    26.056    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.116    26.172 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__0/O
                         net (fo=17, routed)          0.369    26.542    swervolf/swerv_eh1/mem/wren_bank_7
    SLICE_X56Y27         LUT6 (Prop_lut6_I4_O)        0.328    26.870 r  swervolf/swerv_eh1/mem/i_/O
                         net (fo=1, routed)           0.000    26.870    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X56Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.653    19.448    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X56Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.810    
                         clock uncertainty           -0.062    19.748    
                         time borrowed                7.122    26.870    
  -------------------------------------------------------------------
                         required time                         26.870    
                         arrival time                         -26.870    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.126ns  (logic 4.008ns (26.497%)  route 11.118ns (73.503%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.456ns = ( 19.456 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.046ns
    Computed max time borrow:         10.046ns
    Time borrowed from endpoint:      7.118ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         7.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.655    25.743    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X47Y23         LUT5 (Prop_lut5_I0_O)        0.117    25.860 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__2/O
                         net (fo=17, routed)          0.682    26.542    swervolf/swerv_eh1/mem/wren_bank_6
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.332    26.874 r  swervolf/swerv_eh1/mem/i___1/O
                         net (fo=1, routed)           0.000    26.874    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X49Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.661    19.456    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X49Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.818    
                         clock uncertainty           -0.062    19.756    
                         time borrowed                7.118    26.874    
  -------------------------------------------------------------------
                         required time                         26.874    
                         arrival time                         -26.874    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_free_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.891ns  (logic 4.093ns (27.487%)  route 10.798ns (72.513%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.306ns = ( 19.306 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.046ns
    Computed max time borrow:         10.046ns
    Time borrowed from endpoint:      7.032ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         6.970ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X38Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518    12.266 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.822    13.088    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.124    13.212 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.553    13.765    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.889 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.414    14.304    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.427 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.748    15.175    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.299 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          0.314    15.613    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.124    15.737 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    15.737    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.317 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          1.088    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.326    17.731 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.496    18.227    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.328    18.555 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.513    19.068    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.124    19.192 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.420    19.613    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.737 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.420    20.157    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.281 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           1.145    21.425    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.149    21.574 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.375    21.950    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.332    22.282 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.466    22.747    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.124    22.871 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.161    23.033    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124    23.157 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.474    23.631    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.755 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          0.748    24.503    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.124    24.627 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_1__16/O
                         net (fo=2, routed)           0.586    25.213    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i0_lsu_decode_d
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    25.337 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.494    25.831    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/lsu_p[valid]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    25.955 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/dout[0]_i_1__400/O
                         net (fo=2, routed)           0.559    26.514    swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_free_c1_clkenff/p_3_in
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124    26.638 r  swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_free_c1_clkenff/en_ff_reg_i_1__2/O
                         net (fo=1, routed)           0.000    26.638    swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_free_cgc/clkhdr/enable
    SLICE_X47Y50         LDCE                                         r  swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_free_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.511    19.306    swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_free_cgc/clkhdr/dout[31]_i_9__20
    SLICE_X47Y50         LDCE                                         r  swervolf/swerv_eh1/swerv/lsu/clkdomain/lsu_free_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.668    
                         clock uncertainty           -0.062    19.606    
                         time borrowed                7.032    26.638    
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                         -26.638    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.885ns  (logic 3.807ns (25.576%)  route 11.078ns (74.424%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.448ns = ( 19.448 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.043ns
    Computed max time borrow:         10.043ns
    Time borrowed from endpoint:      6.885ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         6.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.747    25.835    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X55Y22         LUT5 (Prop_lut5_I0_O)        0.124    25.959 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__4/O
                         net (fo=17, routed)          0.550    26.509    swervolf/swerv_eh1/mem/wren_bank_3
    SLICE_X57Y27         LUT6 (Prop_lut6_I4_O)        0.124    26.633 r  swervolf/swerv_eh1/mem/i___3/O
                         net (fo=1, routed)           0.000    26.633    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X57Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.653    19.448    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X57Y27         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.810    
                         clock uncertainty           -0.062    19.748    
                         time borrowed                6.885    26.633    
  -------------------------------------------------------------------
                         required time                         26.633    
                         arrival time                         -26.633    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.877ns  (logic 3.807ns (25.590%)  route 11.070ns (74.410%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.456ns = ( 19.456 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.088ns
    Computed max time borrow:         10.088ns
    Time borrowed from endpoint:      6.869ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         6.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.655    25.743    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X47Y23         LUT5 (Prop_lut5_I0_O)        0.124    25.867 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__6/O
                         net (fo=17, routed)          0.633    26.500    swervolf/swerv_eh1/mem/wren_bank_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    26.624 r  swervolf/swerv_eh1/mem/i___6/O
                         net (fo=1, routed)           0.000    26.624    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X50Y21         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.661    19.456    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X50Y21         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.818    
                         clock uncertainty           -0.062    19.756    
                         time borrowed                6.869    26.624    
  -------------------------------------------------------------------
                         required time                         26.624    
                         arrival time                         -26.624    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].lsu_dccm_cgc/clkhdr/en_ff_reg/D
                            (negative level-sensitive latch clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core fall@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 3.807ns (26.002%)  route 10.834ns (73.998%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.456ns = ( 19.456 - 10.000 ) 
    Source Clock Delay      (SCD):    11.748ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.090ns
    Computed max time borrow:         10.090ns
    Time borrowed from endpoint:      6.633ns
    Open edge uncertainty:           -0.062ns
    Time given to startpoint:         6.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.717     9.158    clk_gen/clk_core
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.282 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.573     9.855    clk_gen_n_20
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     9.951 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.796    11.748    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456    12.204 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[31]/Q
                         net (fo=7, routed)           0.700    12.903    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[31]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.027 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[31]_i_10__16/O
                         net (fo=2, routed)           0.413    13.440    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_5__25/O
                         net (fo=2, routed)           0.667    14.231    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_6
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.355 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[7]_i_4__40/O
                         net (fo=2, routed)           0.509    14.864    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/lsu_ld_data_dc3[0]
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.988 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_fwddata_dc3ff/dout[15]_i_6__14/O
                         net (fo=1, routed)           0.433    15.421    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.124    15.545 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13/O
                         net (fo=16, routed)          0.635    16.181    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[15]_i_4__13_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    16.305 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27/O
                         net (fo=16, routed)          0.969    17.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[31]_i_5__27_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.124    17.397 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[22]_i_2__30/O
                         net (fo=12, routed)          0.553    17.951    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[22]_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124    18.075 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[22]_i_2__29/O
                         net (fo=5, routed)           0.513    18.587    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/rs1_dc1_0[22]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.094 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.094    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[24]_i_3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.208 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    19.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[27]_i_4__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.542 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.455    19.998    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/lsadder/rs1_dec0[18]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.303    20.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[30]_i_2__32/O
                         net (fo=6, routed)           0.723    21.023    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_13
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124    21.147 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_7__17/O
                         net (fo=2, routed)           0.980    22.127    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_1
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124    22.251 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_3__38/O
                         net (fo=4, routed)           0.887    23.138    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.149    23.287 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[0]_i_1__158/O
                         net (fo=18, routed)          1.068    24.355    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/addr_in_pic_dc1
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.332    24.687 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[1]_i_4__37/O
                         net (fo=3, routed)           0.277    24.964    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any3__0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    25.088 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dout[0]_i_2__137/O
                         net (fo=12, routed)          0.725    25.813    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/lsu_stbuf_commit_any
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.124    25.937 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_13__3/O
                         net (fo=17, routed)          0.328    26.265    swervolf/swerv_eh1/mem/wren_bank_4
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    26.389 r  swervolf/swerv_eh1/mem/i___2/O
                         net (fo=1, routed)           0.000    26.389    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].lsu_dccm_cgc/clkhdr/ram_core_reg_0
    SLICE_X50Y21         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].lsu_dccm_cgc/clkhdr/en_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 f  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    15.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.079 f  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    17.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.795 f  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.661    19.456    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].lsu_dccm_cgc/clkhdr/ram_core_reg_0_0
    SLICE_X50Y21         LDCE                                         r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].lsu_dccm_cgc/clkhdr/en_ff_reg/G  (IS_INVERTED)
                         clock pessimism              0.362    19.818    
                         clock uncertainty           -0.062    19.756    
                         time borrowed                6.633    26.389    
  -------------------------------------------------------------------
                         required time                         26.389    
                         arrival time                         -26.389    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_byteenff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.231ns (20.215%)  route 0.912ns (79.785%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.642ns
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.635     3.084    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_byteenff/dffs/clk_core_BUFG
    SLICE_X31Y9          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_byteenff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     3.225 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_byteenff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.401     3.626    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_byteenff/dffs/p_0_in38_in
    SLICE_X31Y9          LUT4 (Prop_lut4_I0_O)        0.045     3.671 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_byteenff/dffs/dout[0]_i_4__65/O
                         net (fo=21, routed)          0.511     4.182    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[0]_9
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.045     4.227 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout[0]_i_1__366/O
                         net (fo=1, routed)           0.000     4.227    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/D[0]
    SLICE_X37Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.140     3.610    clk_gen/clk_core
    SLICE_X47Y66         LUT2 (Prop_lut2_I0_O)        0.056     3.666 r  clk_gen/dout[0]_i_1__398/O
                         net (fo=18, routed)          0.976     4.642    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/lsu_freeze_c1_dc3_clk
    SLICE_X37Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[0]/C
                         clock pessimism             -0.556     4.085    
    SLICE_X37Y21         FDCE (Hold_fdce_C_D)         0.092     4.177    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwdbyteen_lo_dc3ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.108%)  route 0.239ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.886ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.565     3.014    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X48Y98         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.141     3.155 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/Q
                         net (fo=2, routed)           0.239     3.394    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]
    SLICE_X50Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.832     3.886    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X50Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/C
                         clock pessimism             -0.605     3.281    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.063     3.344    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                         -3.344    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/gpio2_module/rgpio_eclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio2_module/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.488%)  route 0.197ns (48.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.549     2.998    swervolf/gpio2_module/clk_core_BUFG
    SLICE_X50Y123        FDCE                                         r  swervolf/gpio2_module/rgpio_eclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDCE (Prop_fdce_C_Q)         0.164     3.162 r  swervolf/gpio2_module/rgpio_eclk_reg[6]/Q
                         net (fo=1, routed)           0.197     3.359    swervolf/gpio2_module/rgpio_eclk[6]
    SLICE_X52Y120        LUT6 (Prop_lut6_I0_O)        0.045     3.404 r  swervolf/gpio2_module/wb_dat_o[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.404    swervolf/gpio2_module/wb_dat[6]
    SLICE_X52Y120        FDCE                                         r  swervolf/gpio2_module/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.818     3.873    swervolf/gpio2_module/clk_core_BUFG
    SLICE_X52Y120        FDCE                                         r  swervolf/gpio2_module/wb_dat_o_reg[6]/C
                         clock pessimism             -0.610     3.263    
    SLICE_X52Y120        FDCE (Hold_fdce_C_D)         0.091     3.354    swervolf/gpio2_module/wb_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status/dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.186ns (11.705%)  route 1.403ns (88.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.630     3.079    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/clk_core_BUFG
    SLICE_X67Y10         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y10         FDCE (Prop_fdce_C_Q)         0.141     3.220 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg[0]/Q
                         net (fo=64, routed)          1.403     4.624    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg_n_0_[0]
    SLICE_X75Y4          LUT6 (Prop_lut6_I3_O)        0.045     4.669 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout[2]_i_1__318/O
                         net (fo=1, routed)           0.000     4.669    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status/dffs/D[2]
    SLICE_X75Y4          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status/dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.162     3.631    clk_gen/clk_core
    SLICE_X48Y66         LUT2 (Prop_lut2_I0_O)        0.057     3.688 r  clk_gen/dout[2]_i_2__111/O
                         net (fo=24, routed)          1.316     5.005    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status/dffs/dout_reg[0]_0
    SLICE_X75Y4          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status/dffs/dout_reg[2]/C
                         clock pessimism             -0.556     4.448    
    SLICE_X75Y4          FDCE (Hold_fdce_C_D)         0.170     4.618    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           4.669    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/gpio_module/sync_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/ext_pad_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.164%)  route 0.228ns (61.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.872ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.548     2.997    swervolf/gpio_module/clk_core_BUFG
    SLICE_X52Y126        FDCE                                         r  swervolf/gpio_module/sync_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDCE (Prop_fdce_C_Q)         0.141     3.138 r  swervolf/gpio_module/sync_reg[28]/Q
                         net (fo=1, routed)           0.228     3.366    swervolf/gpio_module/sync[28]
    SLICE_X46Y126        FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.817     3.872    swervolf/gpio_module/clk_core_BUFG
    SLICE_X46Y126        FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[28]/C
                         clock pessimism             -0.610     3.262    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.052     3.314    swervolf/gpio_module/ext_pad_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.590%)  route 0.244ns (63.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.565     3.014    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X48Y98         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.141     3.155 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/Q
                         net (fo=2, routed)           0.244     3.399    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst_n_0_][0]
    SLICE_X53Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.830     3.885    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/C
                         clock pessimism             -0.605     3.280    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.066     3.346    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/tlu/npwbc_ff/genblock.dff/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.320%)  route 0.224ns (54.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.628     3.077    swervolf/swerv_eh1/swerv/dec/tlu/npwbc_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/npwbc_ff/genblock.dff/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.141     3.218 r  swervolf/swerv_eh1/swerv/dec/tlu/npwbc_ff/genblock.dff/dffs/dout_reg[20]/Q
                         net (fo=4, routed)           0.224     3.443    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/npc_wb_0[20]
    SLICE_X52Y43         LUT6 (Prop_lut6_I3_O)        0.045     3.488 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[20]_i_1__50/O
                         net (fo=1, routed)           0.000     3.488    swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dpc_ns[21]
    SLICE_X52Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.902     3.956    swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism             -0.614     3.342    
    SLICE_X52Y43         FDCE (Hold_fdce_C_D)         0.091     3.433    swervolf/swerv_eh1/swerv/dec/tlu/dpc_ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/nmi_ff/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.798%)  route 0.317ns (69.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.960ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.564     3.013    swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/clk_core_BUFG
    SLICE_X59Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     3.154 r  swervolf/swerv_eh1/swerv/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/Q
                         net (fo=3, routed)           0.317     3.471    swervolf/swerv_eh1/swerv/dec/tlu/nmi_ff/dout_reg[3]_0[0]
    SLICE_X61Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/nmi_ff/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.906     3.960    swervolf/swerv_eh1/swerv/dec/tlu/nmi_ff/clk_core_BUFG
    SLICE_X61Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/nmi_ff/dout_reg[3]/C
                         clock pessimism             -0.610     3.350    
    SLICE_X61Y47         FDCE (Hold_fdce_C_D)         0.066     3.416    swervolf/swerv_eh1/swerv/dec/tlu/nmi_ff/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.271ns (18.855%)  route 1.166ns (81.145%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X42Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.164     3.244 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_dataff/genblock.dff/dffs/dout_reg[8]/Q
                         net (fo=5, routed)           0.445     3.690    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/p_2_in19_in[0]
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.045     3.735 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_44/O
                         net (fo=1, routed)           0.000     3.735    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_44_n_0
    SLICE_X45Y6          MUXF7 (Prop_muxf7_I0_O)      0.062     3.797 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_20/O
                         net (fo=11, routed)          0.721     4.518    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/D[8]
    RAMB36_X1Y1          RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.217     3.687    swervolf/swerv_eh1/mem/clk_core
    SLICE_X46Y50         LUT2 (Prop_lut2_I0_O)        0.056     3.743 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__3/O
                         net (fo=3, routed)           1.180     4.923    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0_0
    RAMB36_X1Y1          RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0/CLKARDCLK
                         clock pessimism             -0.556     4.367    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.092     4.459    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.088%)  route 0.229ns (61.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.887ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.564     3.013    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y97         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     3.154 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]/Q
                         net (fo=3, routed)           0.229     3.383    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][12]
    SLICE_X52Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.833     3.887    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X52Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][12]/C
                         clock pessimism             -0.610     3.277    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.046     3.323    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][12]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y22    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y19    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y19    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y20    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y112   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y110   swervolf/spi2/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y111   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        2.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.419ns (19.772%)  route 1.700ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.785 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.700     8.485    ddr2/ldc/iodelay_rst
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.327    11.330    
                         clock uncertainty           -0.053    11.277    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.699    10.578    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.419ns (19.772%)  route 1.700ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.785 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.700     8.485    ddr2/ldc/iodelay_rst
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.327    11.330    
                         clock uncertainty           -0.053    11.277    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.699    10.578    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.419ns (19.772%)  route 1.700ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.785 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.700     8.485    ddr2/ldc/iodelay_rst
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.327    11.330    
                         clock uncertainty           -0.053    11.277    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.699    10.578    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.419ns (19.772%)  route 1.700ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.785 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.700     8.485    ddr2/ldc/iodelay_rst
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.327    11.330    
                         clock uncertainty           -0.053    11.277    
    SLICE_X88Y81         FDSE (Setup_fdse_C_S)       -0.699    10.578    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.718ns (26.332%)  route 2.009ns (73.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 11.005 - 5.000 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.733     6.366    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.785 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           2.009     8.793    ddr2/ldc/iodelay_rst
    SLICE_X89Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.092 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     9.092    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y82         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.604    11.005    ddr2/ldc/iodelay_clk
    SLICE_X89Y82         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.327    11.332    
                         clock uncertainty           -0.053    11.279    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.029    11.308    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.774ns (35.475%)  route 1.408ns (64.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.478     6.832 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.028     7.860    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y81         LUT4 (Prop_lut4_I0_O)        0.296     8.156 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.536    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.354    
                         clock uncertainty           -0.053    11.301    
    SLICE_X88Y81         FDSE (Setup_fdse_C_CE)      -0.169    11.132    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.774ns (35.475%)  route 1.408ns (64.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.478     6.832 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.028     7.860    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y81         LUT4 (Prop_lut4_I0_O)        0.296     8.156 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.536    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.354    
                         clock uncertainty           -0.053    11.301    
    SLICE_X88Y81         FDSE (Setup_fdse_C_CE)      -0.169    11.132    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.774ns (35.475%)  route 1.408ns (64.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.478     6.832 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.028     7.860    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y81         LUT4 (Prop_lut4_I0_O)        0.296     8.156 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.536    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.354    
                         clock uncertainty           -0.053    11.301    
    SLICE_X88Y81         FDSE (Setup_fdse_C_CE)      -0.169    11.132    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.774ns (35.475%)  route 1.408ns (64.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.478     6.832 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.028     7.860    ddr2/ldc/soc_reset_counter[1]
    SLICE_X89Y81         LUT4 (Prop_lut4_I0_O)        0.296     8.156 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.536    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.354    
                         clock uncertainty           -0.053    11.301    
    SLICE_X88Y81         FDSE (Setup_fdse_C_CE)      -0.169    11.132    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.401%)  route 1.280ns (66.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.354ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.721     6.354    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.518     6.872 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           1.280     8.152    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y81         LUT3 (Prop_lut3_I2_O)        0.124     8.276 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.276    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.354    
                         clock uncertainty           -0.053    11.301    
    SLICE_X88Y81         FDSE (Setup_fdse_C_D)        0.079    11.380    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  3.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.608     1.887    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.141     2.028 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.056     2.084    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.880     2.440    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.552     1.887    
    SLICE_X89Y99         FDPE (Hold_fdpe_C_D)         0.075     1.962    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.802%)  route 0.140ns (40.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.140     2.184    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y82         LUT6 (Prop_lut6_I1_O)        0.045     2.229 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.229    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y82         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.871     2.431    ddr2/ldc/iodelay_clk
    SLICE_X89Y82         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.894    
    SLICE_X89Y82         FDRE (Hold_fdre_C_D)         0.091     1.985    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.250ns (60.580%)  route 0.163ns (39.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.148     2.027 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.163     2.190    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y81         LUT4 (Prop_lut4_I3_O)        0.102     2.292 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.292    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_D)         0.131     2.010    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.218%)  route 0.224ns (51.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.224     2.268    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y81         LUT3 (Prop_lut3_I1_O)        0.045     2.313 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.313    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_D)         0.121     2.000    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.000%)  route 0.255ns (55.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.255     2.299    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y81         LUT2 (Prop_lut2_I0_O)        0.045     2.344 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.344    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_D)         0.131     2.010    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.000%)  route 0.255ns (55.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 f  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.255     2.299    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.344 r  ddr2/ldc/soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.344    ddr2/ldc/soc_reset_counter0[0]
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_D)         0.121     2.000    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.809%)  route 0.211ns (50.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.094     2.138    ddr2/ldc/soc_reset_counter[2]
    SLICE_X89Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.183 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_CE)       -0.016     1.863    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.809%)  route 0.211ns (50.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.094     2.138    ddr2/ldc/soc_reset_counter[2]
    SLICE_X89Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.183 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_CE)       -0.016     1.863    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.809%)  route 0.211ns (50.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.094     2.138    ddr2/ldc/soc_reset_counter[2]
    SLICE_X89Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.183 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_CE)       -0.016     1.863    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.809%)  route 0.211ns (50.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.600     1.879    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDSE (Prop_fdse_C_Q)         0.164     2.043 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.094     2.138    ddr2/ldc/soc_reset_counter[2]
    SLICE_X89Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.183 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.299    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X88Y81         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.879    
    SLICE_X88Y81         FDSE (Hold_fdse_C_CE)       -0.016     1.863    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.436    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y99     ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y99     ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y82     ddr2/ldc/soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_7/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_7/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y82     ddr2/ldc/soc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_7/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y82     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y81     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y82     ddr2/ldc/soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.759ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.518ns (31.460%)  route 1.129ns (68.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 102.235 - 100.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.074     3.074    tap/dmi_tck
    SLICE_X2Y118         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     3.592 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           1.129     4.721    tap/dmi[7]
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.235   102.235    tap/dmi_tck
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.338   102.573    
                         clock uncertainty           -0.035   102.538    
    SLICE_X4Y116         FDSE (Setup_fdse_C_D)       -0.058   102.480    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        102.480    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                 97.759    

Slack (MET) :             98.082ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.456ns (25.130%)  route 1.359ns (74.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 102.529 - 100.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.907     2.907    tap/dmi_tck
    SLICE_X3Y116         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     3.363 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           1.359     4.722    tap/dmi[30]
    SLICE_X2Y117         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.529   102.529    tap/dmi_tck
    SLICE_X2Y117         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.338   102.867    
                         clock uncertainty           -0.035   102.832    
    SLICE_X2Y117         FDRE (Setup_fdre_C_D)       -0.028   102.804    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        102.804    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 98.082    

Slack (MET) :             98.103ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.518ns (35.467%)  route 0.943ns (64.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 102.235 - 100.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.907     2.907    tap/dmi_tck
    SLICE_X2Y116         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.518     3.425 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.943     4.368    tap/dmi[1]
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.235   102.235    tap/dmi_tck
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.338   102.573    
                         clock uncertainty           -0.035   102.538    
    SLICE_X4Y116         FDSE (Setup_fdse_C_D)       -0.067   102.471    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        102.471    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 98.103    

Slack (MET) :             98.138ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.518ns (27.927%)  route 1.337ns (72.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.074     3.074    tap/dmi_tck
    SLICE_X2Y118         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.518     3.592 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           1.337     4.929    tap/dmi[16]
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.746   102.746    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.384   103.130    
                         clock uncertainty           -0.035   103.095    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)       -0.028   103.067    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        103.067    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 98.138    

Slack (MET) :             98.141ns  (required time - arrival time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.518ns (32.844%)  route 1.059ns (67.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 102.647 - 100.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.196     3.196    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     3.714 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           1.059     4.773    tap/dmi[12]
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.647   102.647    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism              0.384   103.031    
                         clock uncertainty           -0.035   102.996    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)       -0.081   102.915    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                        102.915    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 98.141    

Slack (MET) :             98.180ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.456ns (26.761%)  route 1.248ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 102.501 - 100.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.907     2.907    tap/dmi_tck
    SLICE_X3Y116         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     3.363 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           1.248     4.611    tap/dmi[31]
    SLICE_X3Y116         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.501   102.501    tap/dmi_tck
    SLICE_X3Y116         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.406   102.907    
                         clock uncertainty           -0.035   102.872    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)       -0.081   102.791    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        102.791    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                 98.180    

Slack (MET) :             98.180ns  (required time - arrival time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.456ns (26.766%)  route 1.248ns (73.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 102.529 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.933     2.933    tap/dmi_tck
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           1.248     4.637    tap/dmi[25]
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.529   102.529    tap/dmi_tck
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism              0.404   102.933    
                         clock uncertainty           -0.035   102.898    
    SLICE_X3Y117         FDRE (Setup_fdre_C_D)       -0.081   102.817    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                        102.817    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 98.180    

Slack (MET) :             98.187ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.518ns (29.665%)  route 1.228ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.196     3.196    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     3.714 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           1.228     4.942    tap/dmi[13]
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.746   102.746    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.450   103.196    
                         clock uncertainty           -0.035   103.161    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)       -0.031   103.130    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        103.130    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 98.187    

Slack (MET) :             98.188ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.456ns (27.250%)  route 1.217ns (72.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 102.784 - 100.000 ) 
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.232     3.232    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.456     3.688 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           1.217     4.906    tap/dmi[19]
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.784   102.784    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.426   103.210    
                         clock uncertainty           -0.035   103.175    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)       -0.081   103.094    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.094    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 98.188    

Slack (MET) :             98.214ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.456ns (27.076%)  route 1.228ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 102.647 - 100.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.074     3.074    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.456     3.530 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           1.228     4.758    tap/dmi[11]
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.647   102.647    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.427   103.074    
                         clock uncertainty           -0.035   103.039    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)       -0.067   102.972    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        102.972    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                 98.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.664%)  route 0.510ns (78.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.369     1.369    tap/dmi_tck
    SLICE_X3Y117         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.510 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.510     2.020    tap/dmi[23]
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.684     1.684    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism             -0.161     1.523    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.072     1.595    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.337%)  route 0.415ns (74.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.493     1.493    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.415     2.050    tap/dmi[18]
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.684     1.684    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.191     1.493    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070     1.563    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.141ns (24.799%)  route 0.428ns (75.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.493     1.493    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.428     2.062    tap/dmi[20]
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.684     1.684    tap/dmi_tck
    SLICE_X1Y118         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.191     1.493    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.070     1.563    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.063%)  route 0.599ns (80.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.206     1.206    tap/dmi_tck
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.141     1.347 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.599     1.946    tap/dmi[4]
    SLICE_X3Y116         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.515     1.515    tap/dmi_tck
    SLICE_X3Y116         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.144     1.371    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.072     1.443    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.866%)  route 0.404ns (71.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.460     1.460    tap/dmi_tck
    SLICE_X2Y119         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.404     2.028    tap/dmi[12]
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.608     1.608    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.163     1.445    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.066     1.511    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.233%)  route 0.417ns (71.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.369     1.369    tap/dmi_tck
    SLICE_X2Y117         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.533 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.417     1.950    tap/dmi[27]
    SLICE_X2Y117         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.543     1.543    tap/dmi_tck
    SLICE_X2Y117         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.174     1.369    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.059     1.428    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.223%)  route 0.466ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.424     1.424    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.466     2.031    tap/dmi[11]
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.608     1.608    tap/dmi_tck
    SLICE_X3Y118         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.184     1.424    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.070     1.494    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.080%)  route 0.421ns (74.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.493     1.493    tap/dmi_tck
    SLICE_X0Y118         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.421     2.056    tap/dmi[17]
    SLICE_X2Y118         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.608     1.608    tap/dmi_tck
    SLICE_X2Y118         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism             -0.153     1.455    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.059     1.514    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.073%)  route 0.470ns (76.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.206     1.206    tap/dmi_tck
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.141     1.347 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.470     1.817    tap/dmi[5]
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.363     1.363    tap/dmi_tck
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism             -0.157     1.206    
    SLICE_X4Y116         FDSE (Hold_fdse_C_D)         0.066     1.272    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.679%)  route 0.481ns (77.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.206     1.206    tap/dmi_tck
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDSE (Prop_fdse_C_Q)         0.141     1.347 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.481     1.828    tap/dmi[6]
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.363     1.363    tap/dmi_tck
    SLICE_X4Y116         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.157     1.206    
    SLICE_X4Y116         FDSE (Hold_fdse_C_D)         0.070     1.276    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.552    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y118  tap/dmi_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y118  tap/dmi_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y116  tap/dmi_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y118  tap/dmi_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y118  tap/dmi_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y118  tap/dmi_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y117  tap/dmi_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y117  tap/dmi_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y117  tap/dmi_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y117  tap/dmi_reg[26]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X4Y116  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y116  tap/dmi_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y116  tap/dmi_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y117  tap/dmi_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y117  tap/dmi_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y117  tap/dmi_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y117  tap/dmi_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y118  tap/dmi_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y118  tap/dmi_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118  tap/dmi_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118  tap/dmi_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y116  tap/dmi_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y116  tap/dmi_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118  tap/dmi_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118  tap/dmi_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118  tap/dmi_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y118  tap/dmi_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.200ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.606ns (22.116%)  route 2.134ns (77.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.609     3.398    tap/dtmcs_tck
    SLICE_X45Y130        FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     3.854 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           2.134     5.989    tap/dtmcs[34]
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.150     6.139 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     6.139    tap/dtmcs[33]_i_2_n_0
    SLICE_X49Y92         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.509   103.053    tap/dtmcs_tck
    SLICE_X49Y92         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.246   103.299    
                         clock uncertainty           -0.035   103.264    
    SLICE_X49Y92         FDRE (Setup_fdre_C_D)        0.075   103.339    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.339    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 97.200    

Slack (MET) :             97.225ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.668ns (25.003%)  route 2.004ns (74.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 103.021 - 100.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.620     3.410    tap/dtmcs_tck
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.928 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           2.004     5.932    tap/dtmcs[7]
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.150     6.082 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     6.082    tap/dtmcs[6]_i_1_n_0
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.478   103.021    tap/dtmcs_tck
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.246   103.267    
                         clock uncertainty           -0.035   103.232    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.075   103.307    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.307    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 97.225    

Slack (MET) :             97.330ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.206%)  route 2.049ns (81.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 103.051 - 100.000 ) 
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.609     3.398    tap/dtmcs_tck
    SLICE_X45Y130        FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     3.854 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           2.049     5.903    tap/dtmcs[34]
    SLICE_X50Y92         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.051    tap/dtmcs_tck
    SLICE_X50Y92         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism              0.246   103.297    
                         clock uncertainty           -0.035   103.262    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)       -0.028   103.234    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                        103.234    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                 97.330    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.610ns (23.382%)  route 1.999ns (76.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 103.043 - 100.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.595     3.384    tap/dtmcs_tck
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDRE (Prop_fdre_C_Q)         0.456     3.840 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           1.999     5.839    tap/dtmcs[5]
    SLICE_X53Y90         LUT3 (Prop_lut3_I2_O)        0.154     5.993 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     5.993    tap/dtmcs[4]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.043    tap/dtmcs_tck
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.246   103.289    
                         clock uncertainty           -0.035   103.254    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.075   103.329    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.329    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.373ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.419ns (18.608%)  route 1.833ns (81.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 103.028 - 100.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.621     3.411    tap/dtmcs_tck
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.419     3.830 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.833     5.663    tap/dtmcs[2]
    SLICE_X42Y124        FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.485   103.028    tap/dtmcs_tck
    SLICE_X42Y124        FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.246   103.274    
                         clock uncertainty           -0.035   103.239    
    SLICE_X42Y124        FDRE (Setup_fdre_C_D)       -0.203   103.036    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.036    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                 97.373    

Slack (MET) :             97.541ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.580ns (24.591%)  route 1.779ns (75.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 103.057 - 100.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.607     3.396    tap/dtmcs_tck
    SLICE_X41Y123        FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.456     3.852 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           1.779     5.631    tap/dtmcs_reg_n_0_[0]
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.755 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.755    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.513   103.057    tap/dtmcs_tck
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism              0.246   103.303    
                         clock uncertainty           -0.035   103.268    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.029   103.297    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                        103.297    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                 97.541    

Slack (MET) :             97.757ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.642ns (30.427%)  route 1.468ns (69.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.620     3.410    tap/dtmcs_tck
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.928 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.468     5.396    tap/dtmcs[18]
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.124     5.520 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.520    tap/dtmcs[17]_i_1_n_0
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.246   103.281    
                         clock uncertainty           -0.035   103.246    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.031   103.277    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.277    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 97.757    

Slack (MET) :             97.852ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.555%)  route 1.451ns (71.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 103.043 - 100.000 ) 
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.612     3.401    tap/dtmcs_tck
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.456     3.857 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           1.451     5.309    tap/dtmcs[14]
    SLICE_X53Y90         LUT3 (Prop_lut3_I2_O)        0.124     5.433 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     5.433    tap/dtmcs[13]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.043    tap/dtmcs_tck
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.246   103.289    
                         clock uncertainty           -0.035   103.254    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.031   103.285    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.285    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 97.852    

Slack (MET) :             97.896ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.979%)  route 1.446ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 103.044 - 100.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.595     3.384    tap/dtmcs_tck
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDRE (Prop_fdre_C_Q)         0.456     3.840 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           1.446     5.286    tap/dtmcs[5]
    SLICE_X57Y90         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.500   103.044    tap/dtmcs_tck
    SLICE_X57Y90         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism              0.246   103.290    
                         clock uncertainty           -0.035   103.255    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)       -0.072   103.183    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                        103.183    
                         arrival time                          -5.286    
  -------------------------------------------------------------------
                         slack                                 97.896    

Slack (MET) :             97.904ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.636ns (31.062%)  route 1.412ns (68.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 103.057 - 100.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.601     3.390    tap/dtmcs_tck
    SLICE_X42Y124        FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     3.908 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.412     5.320    tap/dtmcs[1]
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.118     5.438 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.438    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.513   103.057    tap/dtmcs_tck
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.246   103.303    
                         clock uncertainty           -0.035   103.268    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.075   103.343    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.343    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                 97.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.511%)  route 0.256ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.234    tap/dtmcs_tck
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     1.375 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.256     1.631    tap/dtmcs[14]
    SLICE_X54Y92         FDRE                                         r  tap/dtmcs_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X54Y92         FDRE                                         r  tap/dtmcs_r_reg[14]/C
                         clock pessimism             -0.109     1.504    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.059     1.563    tap/dtmcs_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.479%)  route 0.233ns (64.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.234    tap/dtmcs_tck
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.128     1.362 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.233     1.595    tap/dtmcs[2]
    SLICE_X50Y92         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.614    tap/dtmcs_tck
    SLICE_X50Y92         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism             -0.114     1.500    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.006     1.506    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.816%)  route 0.262ns (67.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.234    tap/dtmcs_tck
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.128     1.362 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.262     1.624    tap/dtmcs[20]
    SLICE_X54Y92         FDRE                                         r  tap/dtmcs_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X54Y92         FDRE                                         r  tap/dtmcs_r_reg[20]/C
                         clock pessimism             -0.109     1.504    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.009     1.513    tap/dtmcs_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.236    tap/dtmcs_tck
    SLICE_X49Y92         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.377 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.133     1.510    tap/dtmcs[32]
    SLICE_X50Y92         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.614    tap/dtmcs_tck
    SLICE_X50Y92         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism             -0.343     1.271    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.052     1.323    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.889%)  route 0.129ns (44.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.551     1.224    tap/dtmcs_tck
    SLICE_X42Y124        FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.164     1.388 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.129     1.518    tap/dtmcs[1]
    SLICE_X41Y123        FDRE                                         r  tap/dtmcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.603    tap/dtmcs_tck
    SLICE_X41Y123        FDRE                                         r  tap/dtmcs_reg[0]/C
                         clock pessimism             -0.343     1.260    
    SLICE_X41Y123        FDRE (Hold_fdre_C_D)         0.070     1.330    tap/dtmcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.031%)  route 0.130ns (47.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.229    tap/dtmcs_tck
    SLICE_X45Y130        FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.141     1.370 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.130     1.500    tap/dtmcs[36]
    SLICE_X48Y130        FDRE                                         r  tap/dtmcs_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.822     1.605    tap/dtmcs_tck
    SLICE_X48Y130        FDRE                                         r  tap/dtmcs_r_reg[36]/C
                         clock pessimism             -0.343     1.262    
    SLICE_X48Y130        FDRE (Hold_fdre_C_D)         0.047     1.309    tap/dtmcs_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.689%)  route 0.354ns (68.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.563     1.236    tap/dtmcs_tck
    SLICE_X50Y96         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.400 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.354     1.754    tap/dtmcs[30]
    SLICE_X52Y92         FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X52Y92         FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism             -0.114     1.499    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.060     1.559    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.999%)  route 0.383ns (70.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.229    tap/dtmcs_tck
    SLICE_X54Y113        FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     1.393 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.383     1.776    tap/dtmcs[15]
    SLICE_X55Y94         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.832     1.614    tap/dtmcs_tck
    SLICE_X55Y94         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism             -0.109     1.505    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.070     1.575    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.229    tap/dtmcs_tck
    SLICE_X45Y130        FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.141     1.370 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.117     1.487    tap/dtmcs[37]
    SLICE_X45Y130        FDRE                                         r  tap/dtmcs_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.606    tap/dtmcs_tck
    SLICE_X45Y130        FDRE                                         r  tap/dtmcs_reg[36]/C
                         clock pessimism             -0.377     1.229    
    SLICE_X45Y130        FDRE (Hold_fdre_C_D)         0.047     1.276    tap/dtmcs_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.229    tap/dtmcs_tck
    SLICE_X45Y130        FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.141     1.370 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.174     1.544    tap/dtmcs[37]
    SLICE_X48Y130        FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.822     1.605    tap/dtmcs_tck
    SLICE_X48Y130        FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.343     1.262    
    SLICE_X48Y130        FDRE (Hold_fdre_C_D)         0.070     1.332    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y89   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y92   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y92   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y90   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y88   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y92   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y94   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y113  tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y113  tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y94   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y121  tap/dtmcs_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y101  tap/dtmcs_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y101  tap/dtmcs_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y101  tap/dtmcs_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y101  tap/dtmcs_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y89   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y89   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y88   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y88   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y92   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y92   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y90   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y88   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y92   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y94   tap/dtmcs_r_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y113  tap/dtmcs_r_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y113  tap/dtmcs_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y113  tap/dtmcs_r_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y113  tap/dtmcs_r_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.073    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.197 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.197    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.662%)  route 1.582ns (75.338%))
  Logic Levels:           0  
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.054ns = ( 16.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.952ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.710     9.952    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X80Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518    10.470 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.582    12.052    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X77Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.593    16.054    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X77Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.289    
                         clock uncertainty           -0.172    16.116    
    SLICE_X77Y92         FDCE (Setup_fdce_C_D)       -0.058    16.058    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.580ns (29.061%)  route 1.416ns (70.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    9.872ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.630     9.872    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.456    10.328 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][21]/Q
                         net (fo=1, routed)           1.416    11.743    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][21]
    SLICE_X70Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.867 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[21]_i_1/O
                         net (fo=1, routed)           0.000    11.867    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[20]
    SLICE_X70Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.172    16.032    
    SLICE_X70Y93         FDCE (Setup_fdce_C_D)        0.077    16.109    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         16.109    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.580ns (31.538%)  route 1.259ns (68.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    9.873ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.631     9.873    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456    10.329 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][3]/Q
                         net (fo=1, routed)           1.259    11.588    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][3]
    SLICE_X68Y95         LUT4 (Prop_lut4_I3_O)        0.124    11.712 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.712    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[2]
    SLICE_X68Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.172    16.032    
    SLICE_X68Y95         FDCE (Setup_fdce_C_D)        0.031    16.063    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         16.063    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.718ns (37.476%)  route 1.198ns (62.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.053ns = ( 16.053 - 10.000 ) 
    Source Clock Delay      (SCD):    9.872ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.630     9.872    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.419    10.291 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][73]/Q
                         net (fo=1, routed)           1.198    11.488    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][73]
    SLICE_X72Y95         LUT4 (Prop_lut4_I3_O)        0.299    11.787 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[73]_i_1/O
                         net (fo=1, routed)           0.000    11.787    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[72]
    SLICE_X72Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.592    16.053    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.235    16.288    
                         clock uncertainty           -0.172    16.115    
    SLICE_X72Y95         FDCE (Setup_fdce_C_D)        0.029    16.144    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         16.144    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.718ns (39.292%)  route 1.109ns (60.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 15.951 - 10.000 ) 
    Source Clock Delay      (SCD):    9.859ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.618     9.859    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X51Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419    10.278 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][62]/Q
                         net (fo=1, routed)           1.109    11.387    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[30]
    SLICE_X53Y106        LUT4 (Prop_lut4_I1_O)        0.299    11.686 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[62]_i_1/O
                         net (fo=1, routed)           0.000    11.686    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[30]
    SLICE_X53Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.491    15.951    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X53Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism              0.235    16.186    
                         clock uncertainty           -0.172    16.014    
    SLICE_X53Y106        FDCE (Setup_fdce_C_D)        0.032    16.046    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         16.046    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.718ns (38.162%)  route 1.163ns (61.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.052ns = ( 16.052 - 10.000 ) 
    Source Clock Delay      (SCD):    9.954ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.712     9.954    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.419    10.373 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           1.163    11.536    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][54]
    SLICE_X76Y88         LUT4 (Prop_lut4_I0_O)        0.299    11.835 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    11.835    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[53]
    SLICE_X76Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.591    16.052    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.235    16.287    
                         clock uncertainty           -0.172    16.114    
    SLICE_X76Y88         FDCE (Setup_fdce_C_D)        0.081    16.195    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         16.195    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.580ns (31.964%)  route 1.235ns (68.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.619     9.860    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X67Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456    10.316 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           1.235    11.551    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][23]
    SLICE_X69Y106        LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    11.675    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[23]
    SLICE_X69Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.499    15.959    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.235    16.194    
                         clock uncertainty           -0.172    16.022    
    SLICE_X69Y106        FDCE (Setup_fdce_C_D)        0.031    16.053    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.642ns (35.909%)  route 1.146ns (64.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 15.968 - 10.000 ) 
    Source Clock Delay      (SCD):    9.869ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.869    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X62Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518    10.387 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           1.146    11.532    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X66Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.656 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000    11.656    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X66Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.507    15.968    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.235    16.203    
                         clock uncertainty           -0.172    16.030    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)        0.079    16.109    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         16.109    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.642ns (35.913%)  route 1.146ns (64.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.053ns = ( 16.053 - 10.000 ) 
    Source Clock Delay      (SCD):    9.954ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.712     9.954    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X74Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    10.472 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][34]/Q
                         net (fo=1, routed)           1.146    11.617    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][34]
    SLICE_X74Y90         LUT4 (Prop_lut4_I3_O)        0.124    11.741 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[34]_i_1/O
                         net (fo=1, routed)           0.000    11.741    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[33]
    SLICE_X74Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.592    16.053    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.235    16.288    
                         clock uncertainty           -0.172    16.115    
    SLICE_X74Y90         FDCE (Setup_fdce_C_D)        0.081    16.196    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         16.196    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.580ns (33.665%)  route 1.143ns (66.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 15.968 - 10.000 ) 
    Source Clock Delay      (SCD):    9.872ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.630     9.872    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456    10.328 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           1.143    11.470    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124    11.594 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    11.594    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[12]
    SLICE_X63Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.507    15.968    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism              0.235    16.203    
                         clock uncertainty           -0.172    16.030    
    SLICE_X63Y92         FDCE (Setup_fdce_C_D)        0.031    16.061    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.592     3.041    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141     3.182 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/Q
                         net (fo=1, routed)           0.080     3.262    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][72]
    SLICE_X76Y87         LUT4 (Prop_lut4_I0_O)        0.045     3.307 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000     3.307    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[71]
    SLICE_X76Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.864     2.450    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.283     2.166    
                         clock uncertainty            0.172     2.339    
    SLICE_X76Y87         FDCE (Hold_fdce_C_D)         0.121     2.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.592     3.041    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y87         FDRE (Prop_fdre_C_Q)         0.141     3.182 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][12]/Q
                         net (fo=1, routed)           0.087     3.269    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][12]
    SLICE_X76Y87         LUT4 (Prop_lut4_I0_O)        0.045     3.314 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     3.314    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[11]
    SLICE_X76Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.864     2.450    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.283     2.166    
                         clock uncertainty            0.172     2.339    
    SLICE_X76Y87         FDCE (Hold_fdce_C_D)         0.120     2.459    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.566     3.015    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141     3.156 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/Q
                         net (fo=1, routed)           0.087     3.243    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][21]
    SLICE_X70Y93         LUT4 (Prop_lut4_I0_O)        0.045     3.288 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[21]_i_1/O
                         net (fo=1, routed)           0.000     3.288    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[20]
    SLICE_X70Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.838     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.283     2.140    
                         clock uncertainty            0.172     2.313    
    SLICE_X70Y93         FDCE (Hold_fdce_C_D)         0.120     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.565     3.014    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.141     3.155 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           0.102     3.257    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][52]
    SLICE_X70Y91         LUT4 (Prop_lut4_I0_O)        0.045     3.302 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000     3.302    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[51]
    SLICE_X70Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.837     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.283     2.139    
                         clock uncertainty            0.172     2.312    
    SLICE_X70Y91         FDCE (Hold_fdce_C_D)         0.121     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.594     3.043    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X74Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y91         FDRE (Prop_fdre_C_Q)         0.164     3.207 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           0.051     3.258    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][7]
    SLICE_X75Y91         LUT4 (Prop_lut4_I0_O)        0.045     3.303 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000     3.303    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[6]
    SLICE_X75Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.867     2.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.283     2.169    
                         clock uncertainty            0.172     2.342    
    SLICE_X75Y91         FDCE (Hold_fdce_C_D)         0.091     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.301%)  route 0.103ns (35.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.565     3.014    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X68Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.141     3.155 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][20]/Q
                         net (fo=1, routed)           0.103     3.258    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[2]
    SLICE_X70Y102        LUT4 (Prop_lut4_I1_O)        0.045     3.303 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     3.303    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[2]
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.837     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X70Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.283     2.139    
                         clock uncertainty            0.172     2.312    
    SLICE_X70Y102        FDCE (Hold_fdce_C_D)         0.120     2.432    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.565     3.014    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141     3.155 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/Q
                         net (fo=1, routed)           0.106     3.261    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][71]
    SLICE_X70Y93         LUT4 (Prop_lut4_I3_O)        0.045     3.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[71]_i_1/O
                         net (fo=1, routed)           0.000     3.306    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[70]
    SLICE_X70Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.838     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism             -0.283     2.140    
                         clock uncertainty            0.172     2.313    
    SLICE_X70Y93         FDCE (Hold_fdce_C_D)         0.121     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.564     3.013    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     3.154 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/Q
                         net (fo=1, routed)           0.106     3.260    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][10]
    SLICE_X66Y89         LUT4 (Prop_lut4_I3_O)        0.045     3.305 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[10]_i_1/O
                         net (fo=1, routed)           0.000     3.305    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[9]
    SLICE_X66Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism             -0.283     2.138    
                         clock uncertainty            0.172     2.311    
    SLICE_X66Y89         FDCE (Hold_fdce_C_D)         0.120     2.431    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.564     3.013    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X67Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141     3.154 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           0.110     3.264    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][5]
    SLICE_X66Y102        LUT4 (Prop_lut4_I0_O)        0.045     3.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000     3.309    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[5]
    SLICE_X66Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.837     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X66Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.283     2.139    
                         clock uncertainty            0.172     2.312    
    SLICE_X66Y102        FDCE (Hold_fdce_C_D)         0.120     2.432    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.110%)  route 0.113ns (37.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.561     3.010    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X55Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     3.151 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][38]/Q
                         net (fo=1, routed)           0.113     3.264    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][6]
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.045     3.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000     3.309    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[6]
    SLICE_X56Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.283     2.133    
                         clock uncertainty            0.172     2.306    
    SLICE_X56Y103        FDCE (Hold_fdce_C_D)         0.121     2.427    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        10.182ns  (logic 0.580ns (5.696%)  route 9.602ns (94.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 16.412 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.716    16.412    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.456    16.868 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/Q
                         net (fo=1, routed)           9.602    26.470    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][65]
    SLICE_X82Y79         LUT4 (Prop_lut4_I3_O)        0.124    26.594 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000    26.594    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[62]
    SLICE_X82Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.596    29.391    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism              0.235    29.626    
                         clock uncertainty           -0.173    29.453    
    SLICE_X82Y79         FDCE (Setup_fdce_C_D)        0.032    29.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -26.594    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.550ns  (logic 0.518ns (5.424%)  route 9.032ns (94.576%))
  Logic Levels:           0  
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 29.287 - 20.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 16.307 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.612    16.307    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X60Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDCE (Prop_fdce_C_Q)         0.518    16.825 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/Q
                         net (fo=6, routed)           9.032    25.857    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_sync[0].i_sync/wptr_q__1[0]
    SLICE_X59Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.493    29.287    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_sync[0].i_sync/clk_core_BUFG
    SLICE_X59Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    29.523    
                         clock uncertainty           -0.173    29.350    
    SLICE_X59Y111        FDCE (Setup_fdce_C_D)       -0.047    29.303    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         29.303    
                         arrival time                         -25.857    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.599ns  (logic 0.642ns (6.688%)  route 8.957ns (93.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.381ns = ( 29.381 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns = ( 16.405 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.709    16.405    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y79         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.518    16.923 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           8.957    25.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][63]
    SLICE_X78Y79         LUT4 (Prop_lut4_I3_O)        0.124    26.004 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    26.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[60]
    SLICE_X78Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.586    29.381    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.235    29.616    
                         clock uncertainty           -0.173    29.443    
    SLICE_X78Y79         FDCE (Setup_fdce_C_D)        0.079    29.522    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         29.522    
                         arrival time                         -26.004    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.522ns  (logic 0.716ns (7.519%)  route 8.806ns (92.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.389ns = ( 29.389 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns = ( 16.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.713    16.409    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y72         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.419    16.828 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           8.806    25.634    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][66]
    SLICE_X88Y73         LUT4 (Prop_lut4_I3_O)        0.297    25.931 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    25.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[63]
    SLICE_X88Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.594    29.389    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.235    29.624    
                         clock uncertainty           -0.173    29.451    
    SLICE_X88Y73         FDCE (Setup_fdce_C_D)        0.079    29.530    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         29.530    
                         arrival time                         -25.931    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.338ns  (logic 0.642ns (6.875%)  route 8.696ns (93.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.378ns = ( 29.378 - 20.000 ) 
    Source Clock Delay      (SCD):    6.400ns = ( 16.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.704    16.400    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y76         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.518    16.918 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/Q
                         net (fo=1, routed)           8.696    25.614    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][57]
    SLICE_X80Y75         LUT4 (Prop_lut4_I3_O)        0.124    25.738 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[57]_i_1__0/O
                         net (fo=1, routed)           0.000    25.738    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[54]
    SLICE_X80Y75         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.583    29.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y75         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism              0.235    29.613    
                         clock uncertainty           -0.173    29.440    
    SLICE_X80Y75         FDCE (Setup_fdce_C_D)        0.079    29.519    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         29.519    
                         arrival time                         -25.738    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.083ns  (logic 0.580ns (6.386%)  route 8.503ns (93.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.390ns = ( 29.390 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 16.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.708    16.404    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y75         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.456    16.860 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/Q
                         net (fo=1, routed)           8.503    25.363    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][15]
    SLICE_X82Y78         LUT4 (Prop_lut4_I3_O)        0.124    25.487 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    25.487    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[12]
    SLICE_X82Y78         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.595    29.390    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y78         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism              0.235    29.625    
                         clock uncertainty           -0.173    29.452    
    SLICE_X82Y78         FDCE (Setup_fdce_C_D)        0.029    29.481    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         29.481    
                         arrival time                         -25.487    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.092ns  (logic 0.642ns (7.061%)  route 8.450ns (92.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.389ns = ( 29.389 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns = ( 16.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715    16.411    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X76Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y94         FDRE (Prop_fdre_C_Q)         0.518    16.929 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][1]/Q
                         net (fo=1, routed)           8.450    25.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][1]
    SLICE_X76Y93         LUT4 (Prop_lut4_I3_O)        0.124    25.502 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.502    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[0]
    SLICE_X76Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.594    29.389    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism              0.235    29.624    
                         clock uncertainty           -0.173    29.451    
    SLICE_X76Y93         FDCE (Setup_fdce_C_D)        0.077    29.528    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                         -25.502    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.084ns  (logic 0.580ns (6.385%)  route 8.504ns (93.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 29.287 - 20.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 16.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.613    16.308    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X61Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.456    16.764 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/Q
                         net (fo=1, routed)           8.504    25.269    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[2]
    SLICE_X60Y111        LUT4 (Prop_lut4_I1_O)        0.124    25.393 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    25.393    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[2]
    SLICE_X60Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.493    29.287    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism              0.235    29.523    
                         clock uncertainty           -0.173    29.350    
    SLICE_X60Y111        FDCE (Setup_fdce_C_D)        0.077    29.427    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         29.427    
                         arrival time                         -25.393    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.004ns  (logic 0.718ns (7.975%)  route 8.286ns (92.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.377ns = ( 29.377 - 20.000 ) 
    Source Clock Delay      (SCD):    6.401ns = ( 16.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.705    16.401    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.419    16.820 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           8.286    25.105    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][64]
    SLICE_X79Y73         LUT4 (Prop_lut4_I0_O)        0.299    25.404 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[64]_i_1__0/O
                         net (fo=1, routed)           0.000    25.404    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[61]
    SLICE_X79Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.582    29.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.235    29.612    
                         clock uncertainty           -0.173    29.439    
    SLICE_X79Y73         FDCE (Setup_fdce_C_D)        0.031    29.470    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         29.470    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.983ns  (logic 0.716ns (7.971%)  route 8.267ns (92.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.387ns = ( 29.387 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 16.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.708    16.404    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y75         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.419    16.823 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][9]/Q
                         net (fo=1, routed)           8.267    25.090    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][9]
    SLICE_X82Y76         LUT4 (Prop_lut4_I3_O)        0.297    25.387 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    25.387    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[6]
    SLICE_X82Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.592    29.387    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism              0.235    29.622    
                         clock uncertainty           -0.173    29.449    
    SLICE_X82Y76         FDCE (Setup_fdce_C_D)        0.032    29.481    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         29.481    
                         arrival time                         -25.387    
  -------------------------------------------------------------------
                         slack                                  4.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.226ns (10.782%)  route 1.870ns (89.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.591     1.893    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y79         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_fdre_C_Q)         0.128     2.021 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           1.870     3.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X82Y79         LUT4 (Prop_lut4_I0_O)        0.098     3.989 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000     3.989    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[62]
    SLICE_X82Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.865     3.919    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism             -0.283     3.636    
                         clock uncertainty            0.173     3.808    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.092     3.900    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.186ns (8.723%)  route 1.946ns (91.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.595     1.897    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE (Prop_fdre_C_Q)         0.141     2.038 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][70]/Q
                         net (fo=1, routed)           1.946     3.985    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][70]
    SLICE_X76Y93         LUT4 (Prop_lut4_I3_O)        0.045     4.030 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[70]_i_1__0/O
                         net (fo=1, routed)           0.000     4.030    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[67]
    SLICE_X76Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.868     3.922    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.283     3.639    
                         clock uncertainty            0.173     3.811    
    SLICE_X76Y93         FDCE (Hold_fdce_C_D)         0.121     3.932    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.209ns (9.744%)  route 1.936ns (90.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.562     1.864    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X62Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.164     2.028 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           1.936     3.964    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][5]
    SLICE_X60Y111        LUT4 (Prop_lut4_I0_O)        0.045     4.009 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[6]_i_1/O
                         net (fo=1, routed)           0.000     4.009    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[5]
    SLICE_X60Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.831     3.885    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism             -0.283     3.601    
                         clock uncertainty            0.173     3.774    
    SLICE_X60Y111        FDCE (Hold_fdce_C_D)         0.121     3.895    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.895    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.186ns (8.619%)  route 1.972ns (91.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.588     1.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141     2.031 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           1.972     4.003    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][38]
    SLICE_X78Y72         LUT4 (Prop_lut4_I0_O)        0.045     4.048 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[38]_i_1__0/O
                         net (fo=1, routed)           0.000     4.048    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[35]
    SLICE_X78Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.857     3.911    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.283     3.628    
                         clock uncertainty            0.173     3.800    
    SLICE_X78Y72         FDCE (Hold_fdce_C_D)         0.121     3.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.921    
                         arrival time                           4.048    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.186ns (8.526%)  route 1.995ns (91.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.586     1.888    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y76         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     2.029 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/Q
                         net (fo=1, routed)           1.995     4.025    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][17]
    SLICE_X76Y76         LUT4 (Prop_lut4_I0_O)        0.045     4.070 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000     4.070    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[14]
    SLICE_X76Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.853     3.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism             -0.283     3.624    
                         clock uncertainty            0.173     3.796    
    SLICE_X76Y76         FDCE (Hold_fdce_C_D)         0.120     3.916    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           4.070    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][59]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.467ns (10.928%)  route 3.806ns (89.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.954ns
    Source Clock Delay      (SCD):    6.054ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.593     6.054    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.367     6.421 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][59]/Q
                         net (fo=1, routed)           3.806    10.227    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][59]
    SLICE_X79Y84         LUT4 (Prop_lut4_I3_O)        0.100    10.327 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    10.327    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[56]
    SLICE_X79Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.712     9.954    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X79Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.235     9.718    
                         clock uncertainty            0.173     9.891    
    SLICE_X79Y84         FDCE (Hold_fdce_C_D)         0.270    10.161    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                        -10.161    
                         arrival time                          10.327    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.186ns (8.374%)  route 2.035ns (91.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.583     1.885    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.141     2.026 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][27]/Q
                         net (fo=1, routed)           2.035     4.062    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][27]
    SLICE_X74Y73         LUT4 (Prop_lut4_I0_O)        0.045     4.107 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000     4.107    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[24]
    SLICE_X74Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.853     3.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.283     3.624    
                         clock uncertainty            0.173     3.796    
    SLICE_X74Y73         FDCE (Hold_fdce_C_D)         0.121     3.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.107    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.186ns (8.354%)  route 2.041ns (91.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.595     1.897    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE (Prop_fdre_C_Q)         0.141     2.038 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           2.041     4.079    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][1]
    SLICE_X76Y93         LUT4 (Prop_lut4_I0_O)        0.045     4.124 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.124    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[0]
    SLICE_X76Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.868     3.922    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.283     3.639    
                         clock uncertainty            0.173     3.811    
    SLICE_X76Y93         FDCE (Hold_fdce_C_D)         0.120     3.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.931    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.288%)  route 2.058ns (91.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.582     1.884    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y74         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][13]/Q
                         net (fo=1, routed)           2.058     4.084    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][13]
    SLICE_X74Y73         LUT4 (Prop_lut4_I3_O)        0.045     4.129 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.129    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[10]
    SLICE_X74Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.853     3.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.283     3.624    
                         clock uncertainty            0.173     3.796    
    SLICE_X74Y73         FDCE (Hold_fdce_C_D)         0.120     3.916    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           4.129    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.186ns (8.349%)  route 2.042ns (91.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.917ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.594     1.896    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141     2.037 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/Q
                         net (fo=1, routed)           2.042     4.079    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][40]
    SLICE_X82Y72         LUT4 (Prop_lut4_I0_O)        0.045     4.124 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[40]_i_1__0/O
                         net (fo=1, routed)           0.000     4.124    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[37]
    SLICE_X82Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.863     3.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.283     3.634    
                         clock uncertainty            0.173     3.806    
    SLICE_X82Y72         FDCE (Hold_fdce_C_D)         0.092     3.898    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.898    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       13.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.203ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 0.456ns (3.657%)  route 12.013ns (96.343%))
  Logic Levels:           0  
  Clock Path Skew:        5.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.303ns = ( 29.303 - 20.000 ) 
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.635     3.425    tap/dtmcs_tck
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     3.881 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          12.013    15.894    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X47Y89         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.508    29.303    tap/clk_core_BUFG
    SLICE_X47Y89         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.303    
                         clock uncertainty           -0.140    29.163    
    SLICE_X47Y89         FDCE (Setup_fdce_C_D)       -0.067    29.096    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.096    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 13.203    

Slack (MET) :             13.749ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 0.419ns (3.574%)  route 11.303ns (96.426%))
  Logic Levels:           0  
  Clock Path Skew:        5.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.303ns = ( 29.303 - 20.000 ) 
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.635     3.425    tap/dtmcs_tck
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     3.844 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          11.303    15.147    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X47Y89         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.508    29.303    tap/clk_core_BUFG
    SLICE_X47Y89         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.303    
                         clock uncertainty           -0.140    29.163    
    SLICE_X47Y89         FDCE (Setup_fdce_C_D)       -0.267    28.896    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         28.896    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 13.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.128ns (2.653%)  route 4.696ns (97.347%))
  Logic Levels:           0  
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.887ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.564     1.237    tap/dtmcs_tck
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.128     1.365 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           4.696     6.061    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X47Y89         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.833     3.887    tap/clk_core_BUFG
    SLICE_X47Y89         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     3.887    
                         clock uncertainty            0.140     4.027    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)        -0.007     4.020    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.020    
                         arrival time                           6.061    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.315ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.141ns (2.725%)  route 5.034ns (97.275%))
  Logic Levels:           0  
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.887ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.647     0.647    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.673 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.564     1.237    tap/dtmcs_tck
    SLICE_X40Y89         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.378 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           5.034     6.412    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X47Y89         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.833     3.887    tap/clk_core_BUFG
    SLICE_X47Y89         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     3.887    
                         clock uncertainty            0.140     4.027    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.070     4.097    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           6.412    
  -------------------------------------------------------------------
                         slack                                  2.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.706ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.387ns  (logic 0.670ns (28.067%)  route 1.717ns (71.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 103.021 - 100.000 ) 
    Source Clock Delay      (SCD):    9.864ns = ( 89.864 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.622    89.864    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X56Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518    90.382 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           1.717    92.099    tap/dmi_reg_rdata[4]
    SLICE_X57Y122        LUT3 (Prop_lut3_I0_O)        0.152    92.251 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    92.251    tap/dtmcs[6]_i_1_n_0
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.478   103.021    tap/dtmcs_tck
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.021    
                         clock uncertainty           -0.140   102.881    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.075   102.956    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.956    
                         arrival time                         -92.251    
  -------------------------------------------------------------------
                         slack                                 10.706    

Slack (MET) :             10.812ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.722%)  route 1.593ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 103.021 - 100.000 ) 
    Source Clock Delay      (SCD):    9.864ns = ( 89.864 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.622    89.864    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X56Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518    90.382 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           1.593    91.975    tap/dmi_reg_rdata[3]
    SLICE_X57Y122        LUT3 (Prop_lut3_I0_O)        0.124    92.099 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000    92.099    tap/dtmcs[5]_i_1_n_0
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.478   103.021    tap/dtmcs_tck
    SLICE_X57Y122        FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000   103.021    
                         clock uncertainty           -0.140   102.881    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.029   102.910    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        102.910    
                         arrival time                         -92.099    
  -------------------------------------------------------------------
                         slack                                 10.812    

Slack (MET) :             10.850ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.293ns  (logic 0.602ns (26.259%)  route 1.691ns (73.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 103.029 - 100.000 ) 
    Source Clock Delay      (SCD):    9.865ns = ( 89.865 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.623    89.865    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456    90.321 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           1.691    92.011    tap/dmi_reg_rdata[14]
    SLICE_X54Y113        LUT3 (Prop_lut3_I0_O)        0.146    92.157 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    92.157    tap/dtmcs[16]_i_1_n_0
    SLICE_X54Y113        FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.486   103.029    tap/dtmcs_tck
    SLICE_X54Y113        FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.029    
                         clock uncertainty           -0.140   102.889    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)        0.118   103.007    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.007    
                         arrival time                         -92.157    
  -------------------------------------------------------------------
                         slack                                 10.850    

Slack (MET) :             10.946ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.897%)  route 1.576ns (73.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 103.029 - 100.000 ) 
    Source Clock Delay      (SCD):    9.864ns = ( 89.864 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.622    89.864    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456    90.320 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           1.576    91.896    tap/dmi_reg_rdata[13]
    SLICE_X54Y113        LUT3 (Prop_lut3_I0_O)        0.124    92.020 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000    92.020    tap/dtmcs[15]_i_1_n_0
    SLICE_X54Y113        FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.486   103.029    tap/dtmcs_tck
    SLICE_X54Y113        FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000   103.029    
                         clock uncertainty           -0.140   102.889    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)        0.077   102.966    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        102.966    
                         arrival time                         -92.020    
  -------------------------------------------------------------------
                         slack                                 10.946    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.884ns  (logic 0.608ns (32.270%)  route 1.276ns (67.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    9.865ns = ( 89.865 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.623    89.865    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456    90.321 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           1.276    91.597    tap/dmi_reg_rdata[19]
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.152    91.749 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    91.749    tap/dtmcs[21]_i_1_n_0
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.075   102.970    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        102.970    
                         arrival time                         -91.749    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.285ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.770ns  (logic 0.580ns (32.766%)  route 1.190ns (67.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    9.870ns = ( 89.870 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.628    89.870    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X51Y90         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456    90.326 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           1.190    91.516    tap/dmi_reg_rdata[12]
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.124    91.640 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    91.640    tap/dtmcs[14]_i_1_n_0
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.029   102.924    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        102.924    
                         arrival time                         -91.640    
  -------------------------------------------------------------------
                         slack                                 11.285    

Slack (MET) :             11.401ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.747ns  (logic 0.606ns (34.684%)  route 1.141ns (65.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 103.042 - 100.000 ) 
    Source Clock Delay      (SCD):    9.872ns = ( 89.872 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.630    89.872    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X49Y90         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.456    90.328 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.141    91.469    tap/dmi_reg_rdata[1]
    SLICE_X54Y88         LUT3 (Prop_lut3_I0_O)        0.150    91.619 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    91.619    tap/dtmcs[3]_i_1_n_0
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.498   103.042    tap/dtmcs_tck
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.042    
                         clock uncertainty           -0.140   102.902    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.118   103.020    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.020    
                         arrival time                         -91.619    
  -------------------------------------------------------------------
                         slack                                 11.401    

Slack (MET) :             11.506ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.557ns  (logic 0.580ns (37.246%)  route 0.977ns (62.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 103.035 - 100.000 ) 
    Source Clock Delay      (SCD):    9.864ns = ( 89.864 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.622    89.864    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.456    90.320 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.977    91.297    tap/dmi_reg_rdata[15]
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.124    91.421 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    91.421    tap/dtmcs[17]_i_1_n_0
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.492   103.035    tap/dtmcs_tck
    SLICE_X53Y101        FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.035    
                         clock uncertainty           -0.140   102.895    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.031   102.926    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        102.926    
                         arrival time                         -91.421    
  -------------------------------------------------------------------
                         slack                                 11.506    

Slack (MET) :             11.506ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.563ns  (logic 0.642ns (41.064%)  route 0.921ns (58.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    9.869ns = ( 89.868 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627    89.869    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X58Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDCE (Prop_fdce_C_Q)         0.518    90.387 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.921    91.308    tap/dmi_reg_rdata[22]
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124    91.432 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    91.432    tap/dtmcs[24]_i_1_n_0
    SLICE_X59Y88         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.047    tap/dtmcs_tck
    SLICE_X59Y88         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.047    
                         clock uncertainty           -0.140   102.907    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)        0.031   102.938    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        102.938    
                         arrival time                         -91.432    
  -------------------------------------------------------------------
                         slack                                 11.506    

Slack (MET) :             11.508ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.607ns  (logic 0.608ns (37.841%)  route 0.999ns (62.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 103.047 - 100.000 ) 
    Source Clock Delay      (SCD):    9.868ns = ( 89.868 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.626    89.868    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X59Y90         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.456    90.324 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.999    91.322    tap/dmi_reg_rdata[23]
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.152    91.474 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    91.474    tap/dtmcs[25]_i_1_n_0
    SLICE_X59Y88         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   103.047    tap/dtmcs_tck
    SLICE_X59Y88         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.047    
                         clock uncertainty           -0.140   102.907    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)        0.075   102.982    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        102.982    
                         arrival time                         -91.474    
  -------------------------------------------------------------------
                         slack                                 11.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.560     3.009    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164     3.173 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.145     3.318    tap/dmi_reg_rdata[27]
    SLICE_X54Y88         LUT3 (Prop_lut3_I0_O)        0.048     3.366 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     3.366    tap/dtmcs[29]_i_1_n_0
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.612    tap/dtmcs_tck
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.140     1.752    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.131     1.883    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.559     3.008    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164     3.172 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.143     3.315    tap/dmi_reg_rdata[16]
    SLICE_X54Y88         LUT3 (Prop_lut3_I0_O)        0.045     3.360 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     3.360    tap/dtmcs[18]_i_1_n_0
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.612    tap/dtmcs_tck
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.140     1.752    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.120     1.872    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.215ns (62.834%)  route 0.127ns (37.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.561     3.010    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y90         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.164     3.174 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.127     3.301    tap/dmi_reg_rdata[2]
    SLICE_X53Y90         LUT3 (Prop_lut3_I0_O)        0.051     3.352 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     3.352    tap/dtmcs[4]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.140     1.753    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.107     1.860    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.561     3.010    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y92         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.141     3.151 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.143     3.294    tap/dmi_reg_rdata[11]
    SLICE_X53Y90         LUT3 (Prop_lut3_I0_O)        0.045     3.339 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.339    tap/dtmcs[13]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.140     1.753    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.092     1.845    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.213ns (60.482%)  route 0.139ns (39.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.561     3.010    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X58Y87         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.164     3.174 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.139     3.313    tap/dmi_reg_rdata[26]
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.049     3.362 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     3.362    tap/dtmcs[28]_i_1_n_0
    SLICE_X59Y88         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.615    tap/dtmcs_tck
    SLICE_X59Y88         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.140     1.755    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.107     1.862    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.561     3.010    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y90         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.141     3.151 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.157     3.307    tap/dmi_reg_rdata[8]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.045     3.352 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     3.352    tap/dtmcs[10]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X52Y91         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.140     1.753    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.091     1.844    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.546ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.283%)  route 0.208ns (52.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.562     3.011    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X51Y91         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     3.152 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.208     3.360    tap/dmi_reg_rdata[7]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.046     3.406 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     3.406    tap/dtmcs[9]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X52Y91         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.140     1.753    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.107     1.860    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.207ns (48.209%)  route 0.222ns (51.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.560     3.009    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164     3.173 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.222     3.395    tap/dmi_reg_rdata[6]
    SLICE_X54Y88         LUT3 (Prop_lut3_I0_O)        0.043     3.438 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.438    tap/dtmcs[8]_i_1_n_0
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.612    tap/dtmcs_tck
    SLICE_X54Y88         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.140     1.752    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.131     1.883    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           3.438    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.563     3.012    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X49Y91         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     3.153 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.212     3.365    tap/dmi_reg_rdata[30]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.045     3.410 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     3.410    tap/dtmcs[32]_i_1_n_0
    SLICE_X49Y92         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.834     1.616    tap/dtmcs_tck
    SLICE_X49Y92         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.140     1.756    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.091     1.847    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.631%)  route 0.240ns (56.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.560     3.009    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X55Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.141     3.150 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.240     3.390    tap/dmi_reg_rdata[9]
    SLICE_X53Y90         LUT3 (Prop_lut3_I0_O)        0.045     3.435 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.435    tap/dtmcs[11]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.753     0.753    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.782 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.613    tap/dtmcs_tck
    SLICE_X53Y90         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.140     1.753    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.091     1.844    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  1.591    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_75_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.636ns (16.238%)  route 3.281ns (83.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.384 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.357     1.487    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X49Y122        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.483    10.384    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.418    10.802    
                         clock uncertainty           -0.119    10.684    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    10.077    swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.636ns (16.238%)  route 3.281ns (83.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.384 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.357     1.487    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X49Y122        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.483    10.384    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.418    10.802    
                         clock uncertainty           -0.119    10.684    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    10.077    swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.636ns (16.238%)  route 3.281ns (83.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.384 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.357     1.487    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X49Y122        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.483    10.384    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism              0.418    10.802    
                         clock uncertainty           -0.119    10.684    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    10.077    swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[6]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.636ns (16.238%)  route 3.281ns (83.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.384 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.357     1.487    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X49Y122        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.483    10.384    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[6]/C
                         clock pessimism              0.418    10.802    
                         clock uncertainty           -0.119    10.684    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    10.077    swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[6]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.636ns (16.238%)  route 3.281ns (83.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.384 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.357     1.487    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X49Y122        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.483    10.384    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[2]/C
                         clock pessimism              0.418    10.802    
                         clock uncertainty           -0.119    10.684    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    10.077    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.636ns (16.238%)  route 3.281ns (83.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.384 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.357     1.487    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X49Y122        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.483    10.384    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]/C
                         clock pessimism              0.418    10.802    
                         clock uncertainty           -0.119    10.684    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    10.077    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[4]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[6]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.636ns (16.238%)  route 3.281ns (83.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 10.384 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.357     1.487    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X49Y122        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.483    10.384    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X49Y122        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[6]/C
                         clock pessimism              0.418    10.802    
                         clock uncertainty           -0.119    10.684    
    SLICE_X49Y122        FDCE (Recov_fdce_C_CLR)     -0.607    10.077    swervolf/rojobot_control/robot/inst/BOTREGIF/LocY_reg[6]
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.636ns (17.464%)  route 3.006ns (82.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 10.383 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.082     1.212    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X48Y123        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.482    10.383    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X48Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.418    10.801    
                         clock uncertainty           -0.119    10.683    
    SLICE_X48Y123        FDCE (Recov_fdce_C_CLR)     -0.607    10.076    swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.636ns (17.464%)  route 3.006ns (82.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 10.383 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.082     1.212    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X48Y123        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.482    10.383    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X48Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.418    10.801    
                         clock uncertainty           -0.119    10.683    
    SLICE_X48Y123        FDCE (Recov_fdce_C_CLR)     -0.607    10.076    swervolf/rojobot_control/robot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.636ns (17.464%)  route 3.006ns (82.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 10.383 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.592    -2.430    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.518    -1.912 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.923    -0.988    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.118    -0.870 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         2.082     1.212    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X48Y123        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    14.495    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         1.482    10.383    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X48Y123        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.418    10.801    
                         clock uncertainty           -0.119    10.683    
    SLICE_X48Y123        FDCE (Recov_fdce_C_CLR)     -0.607    10.076    swervolf/rojobot_control/robot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         10.076    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  8.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X62Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X62Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X62Y121        FDCE (Remov_fdce_C_CLR)     -0.129    -0.956    swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X62Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X62Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X62Y121        FDCE (Remov_fdce_C_CLR)     -0.129    -0.956    swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X62Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X62Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X62Y121        FDCE (Remov_fdce_C_CLR)     -0.129    -0.956    swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X62Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X62Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X62Y121        FDCE (Remov_fdce_C_CLR)     -0.129    -0.956    swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X62Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X62Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X62Y121        FDCE (Remov_fdce_C_CLR)     -0.129    -0.956    swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X62Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X62Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X62Y121        FDCE (Remov_fdce_C_CLR)     -0.129    -0.956    swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X62Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X62Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X62Y121        FDCE (Remov_fdce_C_CLR)     -0.129    -0.956    swervolf/rojobot_control/robot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[0]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X63Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X63Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X63Y121        FDCE (Remov_fdce_C_CLR)     -0.154    -0.981    swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[1]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X63Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X63Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X63Y121        FDCE (Remov_fdce_C_CLR)     -0.154    -0.981    swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 swervolf/rojobot_control/rstn_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[2]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.212ns (21.704%)  route 0.765ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.547    -0.867    swervolf/rojobot_control/clk_75
    SLICE_X56Y123        FDRE                                         r  swervolf/rojobot_control/rstn_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  swervolf/rojobot_control/rstn_75_reg/Q
                         net (fo=10, routed)          0.465    -0.237    swervolf/rojobot_control/robot_icon_v2/frame_col_reg[0]_0
    SLICE_X64Y125        LUT1 (Prop_lut1_I0_O)        0.048    -0.189 f  swervolf/rojobot_control/robot_icon_v2/counter[31]_i_1/O
                         net (fo=127, routed)         0.299     0.110    swervolf/rojobot_control/robot/inst/BOTREGIF/reset
    SLICE_X63Y121        FDCE                                         f  swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_divider/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_divider/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_divider/inst/clkout1_buf/O
                         net (fo=378, routed)         0.821    -1.290    swervolf/rojobot_control/robot/inst/BOTREGIF/clk_in
    SLICE_X63Y121        FDCE                                         r  swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X63Y121        FDCE (Remov_fdce_C_CLR)     -0.154    -0.981    swervolf/rojobot_control/robot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  1.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.938ns  (logic 0.670ns (4.807%)  route 13.268ns (95.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.519ns = ( 29.519 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.190    23.806    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X73Y45         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.724    29.519    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X73Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.446    29.965    
                         clock uncertainty           -0.062    29.903    
    SLICE_X73Y45         FDCE (Recov_fdce_C_CLR)     -0.607    29.296    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4h_ff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.296    
                         arrival time                         -23.806    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.767ns  (logic 0.670ns (4.867%)  route 13.097ns (95.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.518ns = ( 29.518 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.019    23.635    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X75Y46         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.723    29.518    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X75Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.446    29.964    
                         clock uncertainty           -0.062    29.902    
    SLICE_X75Y46         FDCE (Recov_fdce_C_CLR)     -0.607    29.295    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                         -23.635    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.767ns  (logic 0.670ns (4.867%)  route 13.097ns (95.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.518ns = ( 29.518 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.019    23.635    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X75Y46         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.723    29.518    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X75Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.446    29.964    
                         clock uncertainty           -0.062    29.902    
    SLICE_X75Y46         FDCE (Recov_fdce_C_CLR)     -0.607    29.295    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                         -23.635    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.767ns  (logic 0.670ns (4.867%)  route 13.097ns (95.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.518ns = ( 29.518 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.019    23.635    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X75Y46         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.723    29.518    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X75Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism              0.446    29.964    
                         clock uncertainty           -0.062    29.902    
    SLICE_X75Y46         FDCE (Recov_fdce_C_CLR)     -0.607    29.295    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                         -23.635    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.767ns  (logic 0.670ns (4.867%)  route 13.097ns (95.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.518ns = ( 29.518 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.019    23.635    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X75Y46         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.723    29.518    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X75Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism              0.446    29.964    
                         clock uncertainty           -0.062    29.902    
    SLICE_X75Y46         FDCE (Recov_fdce_C_CLR)     -0.607    29.295    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc5h_ff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                         -23.635    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 0.670ns (4.869%)  route 13.089ns (95.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.518ns = ( 29.518 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.011    23.628    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X77Y44         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.723    29.518    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X77Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.446    29.964    
                         clock uncertainty           -0.062    29.902    
    SLICE_X77Y44         FDCE (Recov_fdce_C_CLR)     -0.607    29.295    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                         -23.628    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 0.670ns (4.869%)  route 13.089ns (95.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.518ns = ( 29.518 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.011    23.628    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X77Y44         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.723    29.518    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X77Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism              0.446    29.964    
                         clock uncertainty           -0.062    29.902    
    SLICE_X77Y44         FDCE (Recov_fdce_C_CLR)     -0.607    29.295    swervolf/swerv_eh1/swerv/dec/tlu/mhpmc4_ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                         -23.628    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/micect_ff/genblock.dff/dffs/dout_reg[18]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.779ns  (logic 0.670ns (4.863%)  route 13.109ns (95.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.469ns = ( 29.469 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.030    23.647    swervolf/swerv_eh1/swerv/dec/tlu/micect_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X70Y44         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/micect_ff/genblock.dff/dffs/dout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.674    29.469    swervolf/swerv_eh1/swerv/dec/tlu/micect_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X70Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/micect_ff/genblock.dff/dffs/dout_reg[18]/C
                         clock pessimism              0.446    29.915    
                         clock uncertainty           -0.062    29.853    
    SLICE_X70Y44         FDCE (Recov_fdce_C_CLR)     -0.521    29.332    swervolf/swerv_eh1/swerv/dec/tlu/micect_ff/genblock.dff/dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         29.332    
                         arrival time                         -23.647    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dffs/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.608ns  (logic 0.670ns (4.924%)  route 12.938ns (95.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.304ns = ( 29.304 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.860    23.476    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X70Y55         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.509    29.304    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X70Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism              0.446    29.751    
                         clock uncertainty           -0.062    29.688    
    SLICE_X70Y55         FDCE (Recov_fdce_C_CLR)     -0.521    29.167    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_addrff/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         29.167    
                         arrival time                         -23.476    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mdccmect_ff/genblock.dff/dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.668ns  (logic 0.670ns (4.902%)  route 12.998ns (95.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.468ns = ( 29.468 - 20.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.627     9.868    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    10.386 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        4.078    14.464    clk_gen/rst_core
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.152    14.616 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        8.920    23.537    swervolf/swerv_eh1/swerv/dec/tlu/mdccmect_ff/genblock.dff/dffs/dout_reg[31]_3
    SLICE_X67Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mdccmect_ff/genblock.dff/dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       1.673    29.468    swervolf/swerv_eh1/swerv/dec/tlu/mdccmect_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X67Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mdccmect_ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.446    29.914    
                         clock uncertainty           -0.062    29.852    
    SLICE_X67Y41         FDCE (Recov_fdce_C_CLR)     -0.607    29.245    swervolf/swerv_eh1/swerv/dec/tlu/mdccmect_ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.245    
                         arrival time                         -23.537    
  -------------------------------------------------------------------
                         slack                                  5.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.164ns (15.760%)  route 0.877ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        0.877     4.057    swervolf/timer_ptc/rst_core
    SLICE_X37Y113        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.256     3.726    swervolf/timer_ptc/clk_core
    SLICE_X35Y99         LUT3 (Prop_lut3_I2_O)        0.056     3.782 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.612     4.394    swervolf/timer_ptc/cntr_clk
    SLICE_X37Y113        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[22]/C
                         clock pessimism             -0.556     3.837    
    SLICE_X37Y113        FDCE (Remov_fdce_C_CLR)     -0.092     3.745    swervolf/timer_ptc/rptc_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[25]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.164ns (12.548%)  route 1.143ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        1.143     4.323    swervolf/timer_ptc/rst_core
    SLICE_X38Y110        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.162     3.631    clk_gen/clk_core
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.057     3.688 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          0.848     4.536    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X38Y110        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[25]/C
                         clock pessimism             -0.556     3.980    
    SLICE_X38Y110        FDCE (Remov_fdce_C_CLR)      0.011     3.991    swervolf/timer_ptc/rptc_hrc_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[30]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.164ns (12.548%)  route 1.143ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        1.143     4.323    swervolf/timer_ptc/rst_core
    SLICE_X38Y110        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.162     3.631    clk_gen/clk_core
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.057     3.688 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          0.848     4.536    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X38Y110        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[30]/C
                         clock pessimism             -0.556     3.980    
    SLICE_X38Y110        FDCE (Remov_fdce_C_CLR)      0.011     3.991    swervolf/timer_ptc/rptc_hrc_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[31]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.164ns (12.548%)  route 1.143ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        1.143     4.323    swervolf/timer_ptc/rst_core
    SLICE_X38Y110        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.162     3.631    clk_gen/clk_core
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.057     3.688 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          0.848     4.536    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X38Y110        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[31]/C
                         clock pessimism             -0.556     3.980    
    SLICE_X38Y110        FDCE (Remov_fdce_C_CLR)      0.011     3.991    swervolf/timer_ptc/rptc_hrc_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.164ns (12.548%)  route 1.143ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        1.143     4.323    swervolf/timer_ptc/rst_core
    SLICE_X38Y110        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.162     3.631    clk_gen/clk_core
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.057     3.688 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          0.848     4.536    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X38Y110        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[6]/C
                         clock pessimism             -0.556     3.980    
    SLICE_X38Y110        FDCE (Remov_fdce_C_CLR)      0.011     3.991    swervolf/timer_ptc/rptc_hrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[14]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.164ns (16.418%)  route 0.835ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        0.835     4.015    swervolf/timer_ptc/rst_core
    SLICE_X37Y108        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.255     3.725    swervolf/timer_ptc/clk_core
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.056     3.781 r  swervolf/timer_ptc/rptc_lrc[31]_i_3/O
                         net (fo=32, routed)          0.536     4.317    swervolf/timer_ptc/lrc_clk
    SLICE_X37Y108        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[14]/C
                         clock pessimism             -0.556     3.761    
    SLICE_X37Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.669    swervolf/timer_ptc/rptc_lrc_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[18]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.164ns (16.418%)  route 0.835ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        0.835     4.015    swervolf/timer_ptc/rst_core
    SLICE_X37Y108        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.255     3.725    swervolf/timer_ptc/clk_core
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.056     3.781 r  swervolf/timer_ptc/rptc_lrc[31]_i_3/O
                         net (fo=32, routed)          0.536     4.317    swervolf/timer_ptc/lrc_clk
    SLICE_X37Y108        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[18]/C
                         clock pessimism             -0.556     3.761    
    SLICE_X37Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.669    swervolf/timer_ptc/rptc_lrc_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.164ns (16.418%)  route 0.835ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        0.835     4.015    swervolf/timer_ptc/rst_core
    SLICE_X37Y108        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.255     3.725    swervolf/timer_ptc/clk_core
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.056     3.781 r  swervolf/timer_ptc/rptc_lrc[31]_i_3/O
                         net (fo=32, routed)          0.536     4.317    swervolf/timer_ptc/lrc_clk
    SLICE_X37Y108        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[1]/C
                         clock pessimism             -0.556     3.761    
    SLICE_X37Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.669    swervolf/timer_ptc/rptc_lrc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.164ns (16.418%)  route 0.835ns (83.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        0.835     4.015    swervolf/timer_ptc/rst_core
    SLICE_X37Y108        FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.255     3.725    swervolf/timer_ptc/clk_core
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.056     3.781 r  swervolf/timer_ptc/rptc_lrc[31]_i_3/O
                         net (fo=32, routed)          0.536     4.317    swervolf/timer_ptc/lrc_clk
    SLICE_X37Y108        FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[4]/C
                         clock pessimism             -0.556     3.761    
    SLICE_X37Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.669    swervolf/timer_ptc/rptc_lrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.164ns (12.548%)  route 1.143ns (87.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16036, routed)       0.567     3.016    clk_gen/clk_core_BUFG
    SLICE_X8Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     3.180 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2905, routed)        1.143     4.323    swervolf/timer_ptc/rst_core
    SLICE_X39Y110        FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.162     3.631    clk_gen/clk_core
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.057     3.688 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          0.848     4.536    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X39Y110        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[23]/C
                         clock pessimism             -0.556     3.980    
    SLICE_X39Y110        FDCE (Remov_fdce_C_CLR)     -0.014     3.966    swervolf/timer_ptc/rptc_hrc_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.966    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 0.419ns (5.617%)  route 7.041ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.041    13.870    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y95         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X64Y95         FDCE (Recov_fdce_C_CLR)     -0.580    15.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 0.419ns (5.617%)  route 7.041ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.041    13.870    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y95         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X64Y95         FDCE (Recov_fdce_C_CLR)     -0.580    15.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 0.419ns (5.617%)  route 7.041ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.041    13.870    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y95         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X64Y95         FDCE (Recov_fdce_C_CLR)     -0.580    15.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.419ns (5.670%)  route 6.971ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        6.971    13.800    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X66Y96         FDCE (Recov_fdce_C_CLR)     -0.536    15.612    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.419ns (5.670%)  route 6.971ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        6.971    13.800    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X66Y96         FDCE (Recov_fdce_C_CLR)     -0.536    15.612    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.419ns (5.670%)  route 6.971ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        6.971    13.800    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y96         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X66Y96         FDCE (Recov_fdce_C_CLR)     -0.536    15.612    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.419ns (5.723%)  route 6.902ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        6.902    13.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y94         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X64Y94         FDCE (Recov_fdce_C_CLR)     -0.580    15.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.419ns (5.723%)  route 6.902ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        6.902    13.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y94         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X64Y94         FDCE (Recov_fdce_C_CLR)     -0.580    15.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.419ns (5.723%)  route 6.902ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        6.902    13.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y94         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X64Y94         FDCE (Recov_fdce_C_CLR)     -0.580    15.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[67]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.419ns (5.723%)  route 6.902ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715     6.410    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.829 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        6.902    13.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y94         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509    15.970    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[67]/C
                         clock pessimism              0.235    16.205    
                         clock uncertainty           -0.057    16.148    
    SLICE_X64Y94         FDCE (Recov_fdce_C_CLR)     -0.580    15.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  1.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.128ns (12.271%)  route 0.915ns (87.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.915     2.947    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X50Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X50Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.288     2.128    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.128ns (12.271%)  route 0.915ns (87.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.915     2.947    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X50Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X50Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.288     2.128    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.128ns (12.271%)  route 0.915ns (87.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.915     2.947    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X50Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X50Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.288     2.128    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.128ns (12.271%)  route 0.915ns (87.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.915     2.947    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X50Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X50Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism             -0.288     2.128    
    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.121     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.128ns (15.603%)  route 0.692ns (84.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.692     2.724    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X64Y109        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.835     2.421    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X64Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism             -0.517     1.903    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.146     1.757    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.100%)  route 0.720ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.720     2.751    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X68Y105        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.517     1.904    
    SLICE_X68Y105        FDCE (Remov_fdce_C_CLR)     -0.146     1.758    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.100%)  route 0.720ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.720     2.751    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X68Y105        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.517     1.904    
    SLICE_X68Y105        FDCE (Remov_fdce_C_CLR)     -0.146     1.758    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.100%)  route 0.720ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.720     2.751    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X68Y105        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X68Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.517     1.904    
    SLICE_X68Y105        FDCE (Remov_fdce_C_CLR)     -0.146     1.758    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.128ns (14.512%)  route 0.754ns (85.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.754     2.785    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X73Y106        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.862     2.449    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X73Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                         clock pessimism             -0.517     1.931    
    SLICE_X73Y106        FDCE (Remov_fdce_C_CLR)     -0.146     1.785    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.128ns (14.512%)  route 0.754ns (85.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.601     1.903    ddr2/ldc/clk_0
    SLICE_X87Y111        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDPE (Prop_fdpe_C_Q)         0.128     2.031 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.754     2.785    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X73Y106        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.862     2.449    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X73Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.517     1.931    
    SLICE_X73Y106        FDCE (Remov_fdce_C_CLR)     -0.146     1.785    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  1.000    





