[2025-09-17 06:39:12] START suite=qualcomm_srv trace=srv141_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv141_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3318361 heartbeat IPC: 3.014 cumulative IPC: 3.014 (Simulation time: 00 hr 00 min 56 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6139823 cumulative IPC: 3.257 (Simulation time: 00 hr 01 min 34 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6139823 cumulative IPC: 3.257 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6139824 heartbeat IPC: 3.544 cumulative IPC: 5 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 11892163 heartbeat IPC: 1.738 cumulative IPC: 1.738 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 17660854 heartbeat IPC: 1.733 cumulative IPC: 1.736 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 23290762 heartbeat IPC: 1.776 cumulative IPC: 1.749 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 28748354 heartbeat IPC: 1.832 cumulative IPC: 1.769 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 34231597 heartbeat IPC: 1.824 cumulative IPC: 1.78 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 39683556 heartbeat IPC: 1.834 cumulative IPC: 1.789 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 45257128 heartbeat IPC: 1.794 cumulative IPC: 1.789 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 50676342 heartbeat IPC: 1.845 cumulative IPC: 1.796 (Simulation time: 00 hr 08 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv141_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000025 cycles: 56173560 heartbeat IPC: 1.819 cumulative IPC: 1.799 (Simulation time: 00 hr 09 min 51 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 55365818 cumulative IPC: 1.806 (Simulation time: 00 hr 10 min 47 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 55365818 cumulative IPC: 1.806 (Simulation time: 00 hr 10 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv141_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.806 instructions: 100000001 cycles: 55365818
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.34 Average ROB Occupancy at Mispredict: 86.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00024
BRANCH_INDIRECT: 0.00667
BRANCH_CONDITIONAL: 5.331
BRANCH_DIRECT_CALL: 0.00029
BRANCH_INDIRECT_CALL: 0.00126
BRANCH_RETURN: 0.00023


====Backend Stall Breakdown====
ROB_STALL: 769891
LQ_STALL: 0
SQ_STALL: 1276014


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.785774
REPLAY_LOAD: 89.97784
NON_REPLAY_LOAD: 11.073855

== Total ==
ADDR_TRANS: 145010
REPLAY_LOAD: 133977
NON_REPLAY_LOAD: 490904

== Counts ==
ADDR_TRANS: 1181
REPLAY_LOAD: 1489
NON_REPLAY_LOAD: 44330

cpu0->cpu0_STLB TOTAL        ACCESS:     951696 HIT:     908750 MISS:      42946 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     951696 HIT:     908750 MISS:      42946 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 177.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     719160 HIT:     406687 MISS:     312473 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     480380 HIT:     301523 MISS:     178857 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      59109 HIT:       5672 MISS:      53437 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      82991 HIT:      82409 MISS:        582 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96680 HIT:      17083 MISS:      79597 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15015480 HIT:   14584717 MISS:     430763 MSHR_MERGE:     134653
cpu0->cpu0_L1I LOAD         ACCESS:   15015480 HIT:   14584717 MISS:     430763 MSHR_MERGE:     134653
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27030386 HIT:   26245078 MISS:     785308 MSHR_MERGE:     445247
cpu0->cpu0_L1D LOAD         ACCESS:   14918635 HIT:   14540918 MISS:     377717 MSHR_MERGE:     193445
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12008560 HIT:   11697951 MISS:     310609 MSHR_MERGE:     251500
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103191 HIT:       6209 MISS:      96982 MSHR_MERGE:        302
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 87.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12819621 HIT:   12711824 MISS:     107797 MSHR_MERGE:      62050
cpu0->cpu0_ITLB LOAD         ACCESS:   12819621 HIT:   12711824 MISS:     107797 MSHR_MERGE:      62050
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.13 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24906392 HIT:   23580329 MISS:    1326063 MSHR_MERGE:     420114
cpu0->cpu0_DTLB LOAD         ACCESS:   24906392 HIT:   23580329 MISS:    1326063 MSHR_MERGE:     420114
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.95 cycles
cpu0->LLC TOTAL        ACCESS:     385018 HIT:     171790 MISS:     213228 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     178857 HIT:      51060 MISS:     127797 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53437 HIT:      17197 MISS:      36240 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      73127 HIT:      72908 MISS:        219 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79597 HIT:      30625 MISS:      48972 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.89 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4977
  ROW_BUFFER_MISS:     207972
  AVG DBUS CONGESTED CYCLE: 6.486
Channel 0 WQ ROW_BUFFER_HIT:       9153
  ROW_BUFFER_MISS:      38779
  FULL:          0
Channel 0 REFRESHES ISSUED:       4614

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1040134        10516         7604        25603
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          238          412         3004         7427
  STLB miss resolved @ L2C                0          496         2435         5521        21825
  STLB miss resolved @ LLC                0          858         4375         6071        25438
  STLB miss resolved @ MEM                0         1128         7677        17486        45079

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28279         2215        53537         3168         1036
---------------------------------------------------------------
  STLB miss resolved @ L1D               39            5           87          739          253
  STLB miss resolved @ L2C               21           45           49          225           65
  STLB miss resolved @ LLC               62           29          177         2151          448
  STLB miss resolved @ MEM               21            4           92         1049          527
[2025-09-17 06:50:00] END   suite=qualcomm_srv trace=srv141_ap (rc=0)
