

================================================================
== Vitis HLS Report for 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1'
================================================================
* Date:           Fri Dec 13 17:10:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58812|    58812|  0.588 ms|  0.588 ms|  58812|  58812|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                              Loop Name                              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11  |    58810|    58810|        14|          3|          1|  19600|       yes|
        +---------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     353|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     165|    -|
|Register         |        -|     -|     389|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     389|     582|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_251_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln44_fu_269_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln45_1_fu_514_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln45_fu_321_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln48_1_fu_500_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln48_fu_373_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln49_fu_482_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln51_1_fu_411_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln51_2_fu_428_p2              |         +|   0|  0|  19|           8|           8|
    |add_ln51_3_fu_448_p2              |         +|   0|  0|  19|           8|           8|
    |add_ln51_fu_463_p2                |         +|   0|  0|  12|           5|           5|
    |empty_fu_438_p2                   |         +|   0|  0|  12|           5|           5|
    |and_ln44_1_fu_307_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_353_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln45_fu_359_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op129_write_state15  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_245_p2               |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln45_fu_275_p2               |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln48_1_fu_494_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln48_fu_301_p2               |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln49_1_fu_488_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln49_fu_295_p2               |      icmp|   0|  0|  10|           3|           3|
    |or_ln45_1_fu_347_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln45_fu_327_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln46_1_fu_385_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_379_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_313_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln44_fu_281_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln45_1_fu_566_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln45_2_fu_365_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln45_3_fu_520_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln45_fu_333_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln46_fu_391_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln48_1_fu_506_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln48_fu_399_p3             |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_289_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln45_fu_341_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 353|         141|         114|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |OUTPUT_r_blk_n_W             |   9|          2|    1|          2|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_1_load  |   9|          2|   32|         64|
    |grp_fu_180_p0                |  14|          3|   32|         96|
    |grp_fu_180_p1                |  14|          3|   32|         96|
    |h_fu_120                     |   9|          2|    5|         10|
    |indvar_flatten26_fu_108      |   9|          2|    6|         12|
    |indvar_flatten40_fu_116      |   9|          2|   10|         20|
    |indvar_flatten62_fu_124      |   9|          2|   15|         30|
    |kh_fu_104                    |   9|          2|    3|          6|
    |kw_fu_100                    |   9|          2|    3|          6|
    |sum_1_fu_96                  |   9|          2|   32|         64|
    |w_fu_112                     |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 165|         36|  180|        426|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |bitcast_ln55_reg_712              |  32|   0|   32|          0|
    |h_fu_120                          |   5|   0|    5|          0|
    |icmp_ln44_reg_660                 |   1|   0|    1|          0|
    |icmp_ln48_1_reg_683               |   1|   0|    1|          0|
    |icmp_ln49_1_reg_679               |   1|   0|    1|          0|
    |indvar_flatten26_fu_108           |   6|   0|    6|          0|
    |indvar_flatten40_fu_116           |  10|   0|   10|          0|
    |indvar_flatten62_fu_124           |  15|   0|   15|          0|
    |kh_fu_104                         |   3|   0|    3|          0|
    |kw_fu_100                         |   3|   0|    3|          0|
    |local_input_load_reg_687          |  32|   0|   32|          0|
    |local_weights_load_reg_692        |  32|   0|   32|          0|
    |mul_reg_697                       |  32|   0|   32|          0|
    |or_ln45_reg_664                   |   1|   0|    1|          0|
    |or_ln45_reg_664_pp0_iter1_reg     |   1|   0|    1|          0|
    |or_ln51_cast_reg_655              |   5|   0|    6|          1|
    |sum_1_fu_96                       |  32|   0|   32|          0|
    |sum_reg_707                       |  32|   0|   32|          0|
    |w_fu_112                          |   5|   0|    5|          0|
    |icmp_ln48_1_reg_683               |  64|  32|    1|          0|
    |icmp_ln49_1_reg_679               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 389|  64|  264|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_594_p_din0        |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_594_p_din1        |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_594_p_opcode      |  out|    2|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_594_p_dout0       |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_594_p_ce          |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_598_p_din0        |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_598_p_din1        |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_598_p_dout0       |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|grp_fu_598_p_ce          |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1|  return value|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RFIFONUM  |   in|    9|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|                                                                            OUTPUT_r|       pointer|
|sext_ln44                |   in|   62|     ap_none|                                                                           sext_ln44|        scalar|
|or_ln51                  |   in|    5|     ap_none|                                                                             or_ln51|        scalar|
|local_weights_address0   |  out|    8|   ap_memory|                                                                       local_weights|         array|
|local_weights_ce0        |  out|    1|   ap_memory|                                                                       local_weights|         array|
|local_weights_q0         |   in|   32|   ap_memory|                                                                       local_weights|         array|
|local_input_address0     |  out|   10|   ap_memory|                                                                         local_input|         array|
|local_input_ce0          |  out|    1|   ap_memory|                                                                         local_input|         array|
|local_input_q0           |   in|   32|   ap_memory|                                                                         local_input|         array|
|local_bias_load          |   in|   32|     ap_none|                                                                     local_bias_load|        scalar|
+-------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 17 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kw = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 18 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kh = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 19 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 21 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 23 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten62 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_bias_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_bias_load"   --->   Operation 25 'read' 'local_bias_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln51_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln51"   --->   Operation 26 'read' 'or_ln51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln44_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln44"   --->   Operation 27 'read' 'sext_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln44_cast = sext i62 %sext_ln44_read"   --->   Operation 28 'sext' 'sext_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln51_cast = zext i5 %or_ln51_read"   --->   Operation 29 'zext' 'or_ln51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1680, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten62"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 0, i5 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 32 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten40"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln45 = store i5 0, i5 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 34 'store' 'store_ln45' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten26"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln48 = store i3 0, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 36 'store' 'store_ln48' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln49 = store i3 0, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 37 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 0, i32 %sum_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 38 'store' 'store_ln46' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc96"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i6 %indvar_flatten26" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 40 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i10 %indvar_flatten40" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 41 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten62_load = load i15 %indvar_flatten62" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 42 'load' 'indvar_flatten62_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%icmp_ln44 = icmp_eq  i15 %indvar_flatten62_load, i15 19600" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 44 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%add_ln44_1 = add i15 %indvar_flatten62_load, i15 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 45 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc114, void %for.inc117.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 46 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 47 'load' 'kw_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%kh_load = load i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 48 'load' 'kh_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w_load = load i5 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 49 'load' 'w_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%h_load = load i5 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 50 'load' 'h_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln44 = add i5 %h_load, i5 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 51 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_eq  i10 %indvar_flatten40_load, i10 700" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 52 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i5 0, i5 %w_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 53 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.28ns)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 54 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%icmp_ln49 = icmp_eq  i3 %kw_load, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 55 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i6 %indvar_flatten26_load, i6 25" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 56 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.28ns)   --->   "%and_ln44_1 = and i1 %icmp_ln48, i1 %xor_ln44" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 57 'and' 'and_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.41ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i5 %add_ln44, i5 %h_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 58 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln45 = add i5 %select_ln44, i5 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 59 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.28ns)   --->   "%or_ln45 = or i1 %and_ln44_1, i1 %icmp_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 60 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.20ns)   --->   "%select_ln45 = select i1 %or_ln45, i3 0, i3 %kh_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 61 'select' 'select_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%xor_ln45 = xor i1 %icmp_ln48, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 62 'xor' 'xor_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%or_ln45_1 = or i1 %icmp_ln45, i1 %xor_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 63 'or' 'or_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%and_ln44 = and i1 %xor_ln44, i1 %icmp_ln49" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 64 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln45 = and i1 %and_ln44, i1 %or_ln45_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 65 'and' 'and_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln45_2 = select i1 %and_ln44_1, i5 %add_ln45, i5 %select_ln44" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 66 'select' 'select_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "%add_ln48 = add i3 %select_ln45, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 67 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %and_ln45, i1 %and_ln44_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 68 'or' 'or_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46_1 = or i1 %or_ln46, i1 %icmp_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 69 'or' 'or_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %or_ln46_1, i3 0, i3 %kw_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 70 'select' 'select_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.20ns)   --->   "%select_ln48 = select i1 %and_ln45, i3 %add_ln48, i3 %select_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 71 'select' 'select_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i3 %select_ln48" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 72 'zext' 'zext_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.78ns)   --->   "%add_ln51_1 = add i6 %or_ln51_cast, i6 %zext_ln51" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 73 'add' 'add_ln51_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i6 %add_ln51_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 74 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln51_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_2 = add i8 %tmp, i8 %zext_ln51_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 76 'add' 'add_ln51_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %select_ln48" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 77 'zext' 'zext_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%empty = add i5 %zext_ln48, i5 %select_ln44_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 78 'add' 'empty' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i3 %select_ln46" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 79 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln51_3 = add i8 %add_ln51_2, i8 %zext_ln51_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 80 'add' 'add_ln51_3' <Predicate = (!icmp_ln44)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i8 %add_ln51_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 81 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i32 %local_weights, i64 0, i64 %zext_ln51_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 82 'getelementptr' 'local_weights_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i3 %select_ln46" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 83 'zext' 'zext_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln51 = add i5 %zext_ln49, i5 %select_ln45_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 84 'add' 'add_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 %add_ln51" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 85 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i10 %tmp_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 86 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%local_input_addr = getelementptr i32 %local_input, i64 0, i64 %zext_ln51_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 87 'getelementptr' 'local_input_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%local_input_load = load i10 %local_input_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 88 'load' 'local_input_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 89 [2/2] (1.23ns)   --->   "%local_weights_load = load i8 %local_weights_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 89 'load' 'local_weights_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "%add_ln49 = add i3 %select_ln46, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 90 'add' 'add_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.67ns)   --->   "%icmp_ln49_1 = icmp_eq  i3 %add_ln49, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 91 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.67ns)   --->   "%icmp_ln48_1 = icmp_eq  i3 %select_ln48, i3 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 92 'icmp' 'icmp_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49_1, void %new.latch.for.inc96.split, void %last.iter.for.inc96.split" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 93 'br' 'br_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln48_1, void %new.latch.for.inc99, void %last.iter.for.inc99" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 94 'br' 'br_ln49' <Predicate = (!icmp_ln44 & icmp_ln49_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln49 = br void %new.latch.for.inc96.split" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 95 'br' 'br_ln49' <Predicate = (!icmp_ln44 & icmp_ln49_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i6 %indvar_flatten26_load, i6 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 96 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%select_ln48_1 = select i1 %or_ln45, i6 1, i6 %add_ln48_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 97 'select' 'select_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln45_1 = add i10 %indvar_flatten40_load, i10 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 98 'add' 'add_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.40ns)   --->   "%select_ln45_3 = select i1 %icmp_ln45, i10 1, i10 %add_ln45_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 99 'select' 'select_ln45_3' <Predicate = (!icmp_ln44)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln44 = store i15 %add_ln44_1, i15 %indvar_flatten62" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 100 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 %select_ln44_1, i5 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 101 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln45 = store i10 %select_ln45_3, i10 %indvar_flatten40" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 102 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln45 = store i5 %select_ln45_2, i5 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 103 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln48 = store i6 %select_ln48_1, i6 %indvar_flatten26" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 104 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln48 = store i3 %select_ln48, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 105 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln49 = store i3 %add_ln49, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 106 'store' 'store_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%local_input_load = load i10 %local_input_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 107 'load' 'local_input_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%local_weights_load = load i8 %local_weights_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 108 'load' 'local_weights_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 109 [3/3] (7.01ns)   --->   "%mul = fmul i32 %local_input_load, i32 %local_weights_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 109 'fmul' 'mul' <Predicate = (!icmp_ln44)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 110 [2/3] (7.01ns)   --->   "%mul = fmul i32 %local_input_load, i32 %local_weights_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 110 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 111 [1/3] (7.01ns)   --->   "%mul = fmul i32 %local_input_load, i32 %local_weights_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 111 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 112 'load' 'sum_1_load' <Predicate = (!or_ln45)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.44ns)   --->   "%select_ln45_1 = select i1 %or_ln45, i32 0, i32 %sum_1_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 113 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [4/4] (6.43ns)   --->   "%sum = fadd i32 %select_ln45_1, i32 %mul" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 114 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 115 [3/4] (6.43ns)   --->   "%sum = fadd i32 %select_ln45_1, i32 %mul" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 115 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 116 [2/4] (6.43ns)   --->   "%sum = fadd i32 %select_ln45_1, i32 %mul" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 116 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 117 [1/4] (6.43ns)   --->   "%sum = fadd i32 %select_ln45_1, i32 %mul" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 117 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %sum, i32 %sum_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 118 'store' 'store_ln46' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc96" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 119 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 120 [4/4] (6.43ns)   --->   "%add = fadd i32 %sum, i32 %local_bias_load_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 120 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 121 [3/4] (6.43ns)   --->   "%add = fadd i32 %sum, i32 %local_bias_load_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 121 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 122 [2/4] (6.43ns)   --->   "%add = fadd i32 %sum, i32 %local_bias_load_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 122 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 123 [1/4] (6.43ns)   --->   "%add = fadd i32 %sum, i32 %local_bias_load_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 123 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %add" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 124 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln44_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 125 'getelementptr' 'OUTPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:50]   --->   Operation 128 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (7.30ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %OUTPUT_r_addr, i32 %bitcast_ln55, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 129 'write' 'write_ln55' <Predicate = (icmp_ln49_1 & icmp_ln48_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln49 = br void %new.latch.for.inc99" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 130 'br' 'br_ln49' <Predicate = (icmp_ln49_1 & icmp_ln48_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ or_ln51]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_bias_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_1                 (alloca           ) [ 0111111111100000]
kw                    (alloca           ) [ 0110000000000000]
kh                    (alloca           ) [ 0110000000000000]
indvar_flatten26      (alloca           ) [ 0110000000000000]
w                     (alloca           ) [ 0110000000000000]
indvar_flatten40      (alloca           ) [ 0110000000000000]
h                     (alloca           ) [ 0110000000000000]
indvar_flatten62      (alloca           ) [ 0110000000000000]
local_bias_load_read  (read             ) [ 0111111111111110]
or_ln51_read          (read             ) [ 0000000000000000]
sext_ln44_read        (read             ) [ 0000000000000000]
sext_ln44_cast        (sext             ) [ 0111111111111111]
or_ln51_cast          (zext             ) [ 0010000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln44            (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln45            (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln48            (store            ) [ 0000000000000000]
store_ln49            (store            ) [ 0000000000000000]
store_ln46            (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0000000000000000]
indvar_flatten26_load (load             ) [ 0000000000000000]
indvar_flatten40_load (load             ) [ 0000000000000000]
indvar_flatten62_load (load             ) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000]
icmp_ln44             (icmp             ) [ 0111111111111000]
add_ln44_1            (add              ) [ 0000000000000000]
br_ln44               (br               ) [ 0000000000000000]
kw_load               (load             ) [ 0000000000000000]
kh_load               (load             ) [ 0000000000000000]
w_load                (load             ) [ 0000000000000000]
h_load                (load             ) [ 0000000000000000]
add_ln44              (add              ) [ 0000000000000000]
icmp_ln45             (icmp             ) [ 0000000000000000]
select_ln44           (select           ) [ 0000000000000000]
xor_ln44              (xor              ) [ 0000000000000000]
icmp_ln49             (icmp             ) [ 0000000000000000]
icmp_ln48             (icmp             ) [ 0000000000000000]
and_ln44_1            (and              ) [ 0000000000000000]
select_ln44_1         (select           ) [ 0000000000000000]
add_ln45              (add              ) [ 0000000000000000]
or_ln45               (or               ) [ 0111111100000000]
select_ln45           (select           ) [ 0000000000000000]
xor_ln45              (xor              ) [ 0000000000000000]
or_ln45_1             (or               ) [ 0000000000000000]
and_ln44              (and              ) [ 0000000000000000]
and_ln45              (and              ) [ 0000000000000000]
select_ln45_2         (select           ) [ 0000000000000000]
add_ln48              (add              ) [ 0000000000000000]
or_ln46               (or               ) [ 0000000000000000]
or_ln46_1             (or               ) [ 0000000000000000]
select_ln46           (select           ) [ 0000000000000000]
select_ln48           (select           ) [ 0000000000000000]
zext_ln51             (zext             ) [ 0000000000000000]
add_ln51_1            (add              ) [ 0000000000000000]
zext_ln51_1           (zext             ) [ 0000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000]
add_ln51_2            (add              ) [ 0000000000000000]
zext_ln48             (zext             ) [ 0000000000000000]
empty                 (add              ) [ 0000000000000000]
zext_ln51_3           (zext             ) [ 0000000000000000]
add_ln51_3            (add              ) [ 0000000000000000]
zext_ln51_4           (zext             ) [ 0000000000000000]
local_weights_addr    (getelementptr    ) [ 0001000000000000]
zext_ln49             (zext             ) [ 0000000000000000]
add_ln51              (add              ) [ 0000000000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000000000]
zext_ln51_2           (zext             ) [ 0000000000000000]
local_input_addr      (getelementptr    ) [ 0001000000000000]
add_ln49              (add              ) [ 0000000000000000]
icmp_ln49_1           (icmp             ) [ 0111111111111111]
icmp_ln48_1           (icmp             ) [ 0111111111111111]
br_ln49               (br               ) [ 0000000000000000]
br_ln49               (br               ) [ 0000000000000000]
br_ln49               (br               ) [ 0000000000000000]
add_ln48_1            (add              ) [ 0000000000000000]
select_ln48_1         (select           ) [ 0000000000000000]
add_ln45_1            (add              ) [ 0000000000000000]
select_ln45_3         (select           ) [ 0000000000000000]
store_ln44            (store            ) [ 0000000000000000]
store_ln44            (store            ) [ 0000000000000000]
store_ln45            (store            ) [ 0000000000000000]
store_ln45            (store            ) [ 0000000000000000]
store_ln48            (store            ) [ 0000000000000000]
store_ln48            (store            ) [ 0000000000000000]
store_ln49            (store            ) [ 0000000000000000]
local_input_load      (load             ) [ 0111111000000000]
local_weights_load    (load             ) [ 0111111000000000]
mul                   (fmul             ) [ 0111000111100000]
sum_1_load            (load             ) [ 0000000000000000]
select_ln45_1         (select           ) [ 0111000011100000]
sum                   (fadd             ) [ 0111000000011110]
store_ln46            (store            ) [ 0000000000000000]
br_ln49               (br               ) [ 0000000000000000]
add                   (fadd             ) [ 0000000000000000]
bitcast_ln55          (bitcast          ) [ 0001000000000001]
OUTPUT_r_addr         (getelementptr    ) [ 0000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
specpipeline_ln50     (specpipeline     ) [ 0000000000000000]
write_ln55            (write            ) [ 0000000000000000]
br_ln49               (br               ) [ 0000000000000000]
ret_ln0               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln44">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="or_ln51">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln51"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_input">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_bias_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_bias_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="sum_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kw_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kh_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten26_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="w_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten40_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="h_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten62_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten62/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="local_bias_load_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_bias_load_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="or_ln51_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln51_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln44_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="0"/>
<pin id="142" dir="0" index="1" bw="62" slack="0"/>
<pin id="143" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln44_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln55_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/15 "/>
</bind>
</comp>

<comp id="154" class="1004" name="local_weights_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="local_input_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_input_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_weights_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/7 add/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln44_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="62" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln51_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln51_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="15" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln44_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln45_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln0_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln48_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln49_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln46_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten26_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="1"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar_flatten40_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="1"/>
<pin id="241" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten62_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="15" slack="1"/>
<pin id="244" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten62_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln44_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="0" index="1" bw="15" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln44_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="kw_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="1"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="kh_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="w_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="h_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="1"/>
<pin id="268" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln44_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln45_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln44_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln44_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln49_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln48_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln44_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln44_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln45_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln45_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln45_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="xor_ln45_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln45/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln45_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="and_ln44_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="and_ln45_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln45/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln45_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln48_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln46_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln46_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln46_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln48_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="3" slack="0"/>
<pin id="402" dir="0" index="2" bw="3" slack="0"/>
<pin id="403" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln51_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln51_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="1"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln51_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln51_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln48_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="empty_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln51_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln51_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_3/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln51_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_4/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln49_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln51_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln51_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln49_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln49_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln48_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln48_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln48_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="6" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln45_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln45_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="0" index="2" bw="10" slack="0"/>
<pin id="524" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_3/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln44_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="15" slack="0"/>
<pin id="530" dir="0" index="1" bw="15" slack="1"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln44_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="1"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln45_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="1"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln45_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="5" slack="1"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln48_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="1"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln48_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="3" slack="1"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln49_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="0" index="1" bw="3" slack="1"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sum_1_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="6"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln45_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="5"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln46_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="9"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="bitcast_ln55_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/14 "/>
</bind>
</comp>

<comp id="583" class="1004" name="OUTPUT_r_addr_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="14"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr/15 "/>
</bind>
</comp>

<comp id="589" class="1005" name="sum_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="kw_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="603" class="1005" name="kh_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="610" class="1005" name="indvar_flatten26_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="617" class="1005" name="w_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten40_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

<comp id="631" class="1005" name="h_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="638" class="1005" name="indvar_flatten62_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="15" slack="0"/>
<pin id="640" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten62 "/>
</bind>
</comp>

<comp id="645" class="1005" name="local_bias_load_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="10"/>
<pin id="647" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="local_bias_load_read "/>
</bind>
</comp>

<comp id="650" class="1005" name="sext_ln44_cast_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="14"/>
<pin id="652" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="sext_ln44_cast "/>
</bind>
</comp>

<comp id="655" class="1005" name="or_ln51_cast_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="1"/>
<pin id="657" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln51_cast "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln44_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="664" class="1005" name="or_ln45_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="5"/>
<pin id="666" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln45 "/>
</bind>
</comp>

<comp id="669" class="1005" name="local_weights_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="local_weights_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="local_input_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="1"/>
<pin id="676" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="local_input_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="icmp_ln49_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="13"/>
<pin id="681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="icmp_ln48_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="13"/>
<pin id="685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="local_input_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_input_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="local_weights_load_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_weights_load "/>
</bind>
</comp>

<comp id="697" class="1005" name="mul_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="702" class="1005" name="select_ln45_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="sum_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="712" class="1005" name="bitcast_ln55_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="92" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="72" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="154" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="191"><net_src comp="140" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="134" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="239" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="263" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="275" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="257" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="236" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="289" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="275" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="269" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="266" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="281" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="307" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="275" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="260" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="301" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="275" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="289" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="295" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="347" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="307" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="321" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="281" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="333" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="359" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="307" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="275" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="257" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="359" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="373" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="333" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="411" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="416" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="399" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="313" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="391" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="428" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="462"><net_src comp="391" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="365" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="74" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="438" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="486"><net_src comp="391" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="399" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="236" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="327" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="78" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="239" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="275" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="80" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="514" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="251" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="313" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="520" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="365" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="506" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="399" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="482" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="578"><net_src comp="180" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="180" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="0" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="583" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="592"><net_src comp="96" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="599"><net_src comp="100" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="606"><net_src comp="104" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="613"><net_src comp="108" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="620"><net_src comp="112" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="627"><net_src comp="116" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="634"><net_src comp="120" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="641"><net_src comp="124" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="648"><net_src comp="128" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="653"><net_src comp="188" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="658"><net_src comp="192" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="663"><net_src comp="245" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="327" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="672"><net_src comp="154" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="677"><net_src comp="161" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="682"><net_src comp="488" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="494" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="168" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="695"><net_src comp="174" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="700"><net_src comp="184" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="705"><net_src comp="566" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="710"><net_src comp="180" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="715"><net_src comp="579" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {15 }
 - Input state : 
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 : OUTPUT_r | {}
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 : sext_ln44 | {1 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 : or_ln51 | {1 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 : local_weights | {2 3 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 : local_input | {2 3 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1 : local_bias_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln44 : 1
		store_ln0 : 1
		store_ln45 : 1
		store_ln0 : 1
		store_ln48 : 1
		store_ln49 : 1
		store_ln46 : 1
	State 2
		icmp_ln44 : 1
		add_ln44_1 : 1
		br_ln44 : 2
		add_ln44 : 1
		icmp_ln45 : 1
		select_ln44 : 2
		xor_ln44 : 2
		icmp_ln49 : 1
		icmp_ln48 : 1
		and_ln44_1 : 2
		select_ln44_1 : 2
		add_ln45 : 3
		or_ln45 : 2
		select_ln45 : 2
		xor_ln45 : 2
		or_ln45_1 : 2
		and_ln44 : 2
		and_ln45 : 2
		select_ln45_2 : 2
		add_ln48 : 3
		or_ln46 : 2
		or_ln46_1 : 2
		select_ln46 : 2
		select_ln48 : 4
		zext_ln51 : 5
		add_ln51_1 : 6
		zext_ln51_1 : 7
		tmp : 7
		add_ln51_2 : 8
		zext_ln48 : 5
		empty : 6
		zext_ln51_3 : 3
		add_ln51_3 : 9
		zext_ln51_4 : 10
		local_weights_addr : 11
		zext_ln49 : 3
		add_ln51 : 4
		tmp_7 : 5
		zext_ln51_2 : 6
		local_input_addr : 7
		local_input_load : 8
		local_weights_load : 12
		add_ln49 : 3
		icmp_ln49_1 : 4
		icmp_ln48_1 : 5
		br_ln49 : 5
		br_ln49 : 6
		add_ln48_1 : 1
		select_ln48_1 : 2
		add_ln45_1 : 1
		select_ln45_3 : 2
		store_ln44 : 2
		store_ln44 : 3
		store_ln45 : 3
		store_ln45 : 3
		store_ln48 : 3
		store_ln48 : 5
		store_ln49 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
		select_ln45_1 : 1
		sum : 2
	State 8
	State 9
	State 10
		store_ln46 : 1
	State 11
	State 12
	State 13
	State 14
		bitcast_ln55 : 1
	State 15
		write_ln55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_180            |    2    |   227   |   214   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_184            |    3    |   128   |   135   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln44_1_fu_251        |    0    |    0    |    22   |
|          |          add_ln44_fu_269         |    0    |    0    |    12   |
|          |          add_ln45_fu_321         |    0    |    0    |    12   |
|          |          add_ln48_fu_373         |    0    |    0    |    10   |
|          |         add_ln51_1_fu_411        |    0    |    0    |    12   |
|    add   |         add_ln51_2_fu_428        |    0    |    0    |    19   |
|          |           empty_fu_438           |    0    |    0    |    12   |
|          |         add_ln51_3_fu_448        |    0    |    0    |    19   |
|          |          add_ln51_fu_463         |    0    |    0    |    12   |
|          |          add_ln49_fu_482         |    0    |    0    |    10   |
|          |         add_ln48_1_fu_500        |    0    |    0    |    13   |
|          |         add_ln45_1_fu_514        |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln44_fu_245         |    0    |    0    |    22   |
|          |         icmp_ln45_fu_275         |    0    |    0    |    17   |
|   icmp   |         icmp_ln49_fu_295         |    0    |    0    |    10   |
|          |         icmp_ln48_fu_301         |    0    |    0    |    13   |
|          |        icmp_ln49_1_fu_488        |    0    |    0    |    10   |
|          |        icmp_ln48_1_fu_494        |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln44_fu_281        |    0    |    0    |    5    |
|          |       select_ln44_1_fu_313       |    0    |    0    |    5    |
|          |        select_ln45_fu_333        |    0    |    0    |    3    |
|          |       select_ln45_2_fu_365       |    0    |    0    |    5    |
|  select  |        select_ln46_fu_391        |    0    |    0    |    3    |
|          |        select_ln48_fu_399        |    0    |    0    |    3    |
|          |       select_ln48_1_fu_506       |    0    |    0    |    6    |
|          |       select_ln45_3_fu_520       |    0    |    0    |    10   |
|          |       select_ln45_1_fu_566       |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln45_fu_327          |    0    |    0    |    2    |
|    or    |         or_ln45_1_fu_347         |    0    |    0    |    2    |
|          |          or_ln46_fu_379          |    0    |    0    |    2    |
|          |         or_ln46_1_fu_385         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         and_ln44_1_fu_307        |    0    |    0    |    2    |
|    and   |          and_ln44_fu_353         |    0    |    0    |    2    |
|          |          and_ln45_fu_359         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          xor_ln44_fu_289         |    0    |    0    |    2    |
|          |          xor_ln45_fu_341         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | local_bias_load_read_read_fu_128 |    0    |    0    |    0    |
|   read   |     or_ln51_read_read_fu_134     |    0    |    0    |    0    |
|          |    sext_ln44_read_read_fu_140    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln55_write_fu_146     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |       sext_ln44_cast_fu_188      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        or_ln51_cast_fu_192       |    0    |    0    |    0    |
|          |         zext_ln51_fu_407         |    0    |    0    |    0    |
|          |        zext_ln51_1_fu_416        |    0    |    0    |    0    |
|   zext   |         zext_ln48_fu_434         |    0    |    0    |    0    |
|          |        zext_ln51_3_fu_444        |    0    |    0    |    0    |
|          |        zext_ln51_4_fu_454        |    0    |    0    |    0    |
|          |         zext_ln49_fu_459         |    0    |    0    |    0    |
|          |        zext_ln51_2_fu_477        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_fu_420            |    0    |    0    |    0    |
|          |           tmp_7_fu_469           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   355   |   691   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    bitcast_ln55_reg_712    |   32   |
|          h_reg_631         |    5   |
|      icmp_ln44_reg_660     |    1   |
|     icmp_ln48_1_reg_683    |    1   |
|     icmp_ln49_1_reg_679    |    1   |
|  indvar_flatten26_reg_610  |    6   |
|  indvar_flatten40_reg_624  |   10   |
|  indvar_flatten62_reg_638  |   15   |
|         kh_reg_603         |    3   |
|         kw_reg_596         |    3   |
|local_bias_load_read_reg_645|   32   |
|  local_input_addr_reg_674  |   10   |
|  local_input_load_reg_687  |   32   |
| local_weights_addr_reg_669 |    8   |
| local_weights_load_reg_692 |   32   |
|         mul_reg_697        |   32   |
|       or_ln45_reg_664      |    1   |
|    or_ln51_cast_reg_655    |    6   |
|    select_ln45_1_reg_702   |   32   |
|   sext_ln44_cast_reg_650   |   64   |
|        sum_1_reg_589       |   32   |
|         sum_reg_707        |   32   |
|          w_reg_617         |    5   |
+----------------------------+--------+
|            Total           |   395  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_168 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_180    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_180    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   196  ||  1.757  ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   691  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   395  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   750  |   732  |
+-----------+--------+--------+--------+--------+
