<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='261' type='6'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp' l='97' u='r' c='_ZN4llvm14AMDGPUAAResult22pointsToConstantMemoryERKNS_14MemoryLocationERNS_11AAQueryInfoEb'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='261'>///&lt; Address space for 32-bit constant memory.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp' l='801' u='r' c='_ZN12_GLOBAL__N_120AMDGPUCodeGenPrepare13visitLoadInstERN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2332' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel13isUniformLoadEPKN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2385' u='r' c='_ZNK12_GLOBAL__N_116R600DAGToDAGISel14isConstantLoadEPKN4llvm9MemSDNodeEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='706' u='r' c='_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='772' u='r' c='_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.cpp' l='42' u='r' c='_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='491' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.cpp' l='346' u='r' c='_ZNK12_GLOBAL__N_114AMDGPUPerfHint14isConstantAddrEPKN4llvm5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='256' u='r' c='_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1077' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1205' u='r' c='_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4048' u='r' c='_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4058' u='r' c='_ZNK4llvm16SITargetLowering18shouldEmitGOTRelocEPKNS_11GlobalValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4566' u='r' c='_ZNK4llvm16SITargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6657' u='r' c='_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6798' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6813' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6830' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='496' u='r' c='_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE'/>
