

================================================================
== Vitis HLS Report for 'load_input_tile_1'
================================================================
* Date:           Wed May  7 20:24:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convtranspose_multi_kernel_pip.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      524|      525|  1.745 us|  1.748 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2_VITIS_LOOP_39_3  |      524|      524|        14|          1|          1|   512|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      596|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      528|    -|
|Register             |        -|     -|      763|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      763|     1316|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_753_p2                   |         +|   0|  0|  16|           9|           1|
    |add_ln37_fu_1071_p2                    |         +|   0|  0|  13|           6|           1|
    |add_ln38_1_fu_765_p2                   |         +|   0|  0|  13|           6|           1|
    |add_ln38_fu_717_p2                     |         +|   0|  0|  10|           3|           1|
    |add_ln44_fu_881_p2                     |         +|   0|  0|  14|           7|           3|
    |add_ln46_fu_891_p2                     |         +|   0|  0|  15|           8|           8|
    |add_ln55_fu_1055_p2                    |         +|   0|  0|  27|          20|          20|
    |add_ln56_fu_1088_p2                    |         +|   0|  0|  71|          64|          64|
    |col_fu_759_p2                          |         +|   0|  0|  10|           3|           1|
    |empty_33_fu_800_p2                     |         +|   0|  0|  16|           9|           9|
    |empty_38_fu_686_p2                     |         +|   0|  0|  15|           8|           3|
    |index_fu_1065_p2                       |         +|   0|  0|  39|          32|          32|
    |empty_36_fu_848_p2                     |         -|   0|  0|  15|           1|           8|
    |p_neg_fu_818_p2                        |         -|   0|  0|  15|           1|           8|
    |sub_ln46_1_fu_990_p2                   |         -|   0|  0|  39|           1|          32|
    |sub_ln46_fu_909_p2                     |         -|   0|  0|  14|           1|           7|
    |and_ln37_fu_711_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln51_1_fu_1049_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln51_2_fu_1043_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_1038_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter12     |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_112                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_455                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred536_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred542_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred551_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred556_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred564_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred569_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred578_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred583_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred592_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred598_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred605_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred610_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred617_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred622_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred629_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred634_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred643_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred649_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred656_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred661_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred668_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred673_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred680_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred685_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred694_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred700_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred707_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred712_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred719_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred724_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred731_state15           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred736_state15           |       and|   0|  0|   2|           1|           1|
    |icmp_fu_872_p2                         |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln37_fu_791_p2                    |      icmp|   0|  0|  16|           9|           2|
    |icmp_ln38_fu_785_p2                    |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln39_fu_779_p2                    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln51_fu_1032_p2                   |      icmp|   0|  0|  34|          27|           1|
    |notlhs_fu_975_p2                       |      icmp|   0|  0|  16|           9|           3|
    |ap_block_pp0_stage0_11001              |        or|   0|  0|   2|           1|           1|
    |is_orig_input_pos_demorgan_fu_1010_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln38_fu_723_p2                      |        or|   0|  0|   2|           1|           1|
    |channel_fu_935_p3                      |    select|   0|  0|   6|           1|           6|
    |empty_37_fu_854_p3                     |    select|   0|  0|   8|           1|           8|
    |in_col_fu_1003_p3                      |    select|   0|  0|  32|           1|          32|
    |row_fu_737_p3                          |    select|   0|  0|   3|           1|           3|
    |select_ln37_fu_697_p3                  |    select|   0|  0|   3|           1|           1|
    |select_ln38_2_fu_771_p3                |    select|   0|  0|   6|           1|           1|
    |select_ln38_fu_729_p3                  |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |is_orig_input_pos_fu_1016_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln37_fu_705_p2                     |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 596|         289|         316|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |add_ln37118_reg_649                           |   9|          2|    6|         12|
    |ap_NS_fsm                                     |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13                      |   9|          2|    1|          2|
    |ap_phi_mux_add_ln37118_phi_fu_653_p6          |  14|          3|    6|         18|
    |ap_phi_mux_channel112_phi_fu_667_p6           |  14|          3|    6|         18|
    |ap_phi_mux_col115_phi_fu_547_p6               |  14|          3|    3|          9|
    |ap_phi_mux_do_init_phi_fu_446_p6              |  14|          3|    1|          3|
    |ap_phi_mux_icmp_ln38117_phi_fu_518_p6         |  14|          3|    1|          3|
    |ap_phi_mux_icmp_ln39116_phi_fu_533_p6         |  14|          3|    1|          3|
    |ap_phi_mux_indvar_flatten113_phi_fu_575_p6    |  14|          3|    6|         18|
    |ap_phi_mux_indvar_flatten12111_phi_fu_589_p6  |  14|          3|    9|         27|
    |ap_phi_mux_row114_phi_fu_561_p6               |  14|          3|    3|          9|
    |batch_id143_phi_reg_636                       |  14|          3|    3|          9|
    |channel112_reg_663                            |   9|          2|    6|         12|
    |col115_reg_543                                |   9|          2|    3|          6|
    |col_start_cast_phi_reg_611                    |  14|          3|    7|         21|
    |gmem0_blk_n_AR                                |   9|          2|    1|          2|
    |gmem0_blk_n_R                                 |   9|          2|    1|          2|
    |icmp_ln38117_reg_514                          |   9|          2|    1|          2|
    |icmp_ln39116_reg_529                          |   9|          2|    1|          2|
    |indvar_flatten113_reg_571                     |   9|          2|    6|         12|
    |indvar_flatten12111_reg_585                   |   9|          2|    9|         18|
    |input_data142_phi_reg_623                     |  14|          3|   64|        192|
    |input_tile_0_0_d0                             |  14|          3|   32|         96|
    |input_tile_0_1_d0                             |  14|          3|   32|         96|
    |input_tile_0_2_d0                             |  14|          3|   32|         96|
    |input_tile_0_3_d0                             |  14|          3|   32|         96|
    |input_tile_1_0_d0                             |  14|          3|   32|         96|
    |input_tile_1_1_d0                             |  14|          3|   32|         96|
    |input_tile_1_2_d0                             |  14|          3|   32|         96|
    |input_tile_1_3_d0                             |  14|          3|   32|         96|
    |input_tile_2_0_d0                             |  14|          3|   32|         96|
    |input_tile_2_1_d0                             |  14|          3|   32|         96|
    |input_tile_2_2_d0                             |  14|          3|   32|         96|
    |input_tile_2_3_d0                             |  14|          3|   32|         96|
    |input_tile_3_0_d0                             |  14|          3|   32|         96|
    |input_tile_3_1_d0                             |  14|          3|   32|         96|
    |input_tile_3_2_d0                             |  14|          3|   32|         96|
    |input_tile_3_3_d0                             |  14|          3|   32|         96|
    |row114_reg_557                                |   9|          2|    3|          6|
    |sext_ln37_phi_reg_599                         |  14|          3|    9|         27|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 528|        114|  671|       1974|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln37118_reg_649                    |   6|   0|    6|          0|
    |add_ln37_1_reg_1154                    |   9|   0|    9|          0|
    |add_ln37_reg_1234                      |   6|   0|    6|          0|
    |add_ln46_reg_1199                      |   8|   0|    8|          0|
    |and_ln51_1_reg_1225                    |   1|   0|    1|          0|
    |ap_CS_fsm                              |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_predicate_pred536_state15           |   1|   0|    1|          0|
    |ap_predicate_pred542_state15           |   1|   0|    1|          0|
    |ap_predicate_pred551_state15           |   1|   0|    1|          0|
    |ap_predicate_pred556_state15           |   1|   0|    1|          0|
    |ap_predicate_pred564_state15           |   1|   0|    1|          0|
    |ap_predicate_pred569_state15           |   1|   0|    1|          0|
    |ap_predicate_pred578_state15           |   1|   0|    1|          0|
    |ap_predicate_pred583_state15           |   1|   0|    1|          0|
    |ap_predicate_pred592_state15           |   1|   0|    1|          0|
    |ap_predicate_pred598_state15           |   1|   0|    1|          0|
    |ap_predicate_pred605_state15           |   1|   0|    1|          0|
    |ap_predicate_pred610_state15           |   1|   0|    1|          0|
    |ap_predicate_pred617_state15           |   1|   0|    1|          0|
    |ap_predicate_pred622_state15           |   1|   0|    1|          0|
    |ap_predicate_pred629_state15           |   1|   0|    1|          0|
    |ap_predicate_pred634_state15           |   1|   0|    1|          0|
    |ap_predicate_pred643_state15           |   1|   0|    1|          0|
    |ap_predicate_pred649_state15           |   1|   0|    1|          0|
    |ap_predicate_pred656_state15           |   1|   0|    1|          0|
    |ap_predicate_pred661_state15           |   1|   0|    1|          0|
    |ap_predicate_pred668_state15           |   1|   0|    1|          0|
    |ap_predicate_pred673_state15           |   1|   0|    1|          0|
    |ap_predicate_pred680_state15           |   1|   0|    1|          0|
    |ap_predicate_pred685_state15           |   1|   0|    1|          0|
    |ap_predicate_pred694_state15           |   1|   0|    1|          0|
    |ap_predicate_pred700_state15           |   1|   0|    1|          0|
    |ap_predicate_pred707_state15           |   1|   0|    1|          0|
    |ap_predicate_pred712_state15           |   1|   0|    1|          0|
    |ap_predicate_pred719_state15           |   1|   0|    1|          0|
    |ap_predicate_pred724_state15           |   1|   0|    1|          0|
    |ap_predicate_pred731_state15           |   1|   0|    1|          0|
    |ap_predicate_pred736_state15           |   1|   0|    1|          0|
    |batch_id143_phi_reg_636                |   3|   0|    3|          0|
    |batch_id143_phi_reg_636_pp0_iter1_reg  |   3|   0|    3|          0|
    |bitcast_ln56_reg_1245                  |  32|   0|   32|          0|
    |channel112_reg_663                     |   6|   0|    6|          0|
    |channel_reg_1219                       |   6|   0|    6|          0|
    |col115_reg_543                         |   3|   0|    3|          0|
    |col_reg_1159                           |   3|   0|    3|          0|
    |col_start_cast_phi_reg_611             |   7|   0|    7|          0|
    |do_init_reg_442                        |   1|   0|    1|          0|
    |empty_33_reg_1183                      |   9|   0|    9|          0|
    |empty_37_reg_1189                      |   8|   0|    8|          0|
    |gmem0_addr_reg_1239                    |  64|   0|   64|          0|
    |icmp_ln37_reg_1179                     |   1|   0|    1|          0|
    |icmp_ln38117_reg_514                   |   1|   0|    1|          0|
    |icmp_ln38117_reg_514_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln38_reg_1174                     |   1|   0|    1|          0|
    |icmp_ln39116_reg_529                   |   1|   0|    1|          0|
    |icmp_ln39_reg_1169                     |   1|   0|    1|          0|
    |icmp_reg_1194                          |   1|   0|    1|          0|
    |index_reg_1229                         |  32|   0|   32|          0|
    |indvar_flatten113_reg_571              |   6|   0|    6|          0|
    |indvar_flatten12111_reg_585            |   9|   0|    9|          0|
    |input_data142_phi_reg_623              |  64|   0|   64|          0|
    |row114_reg_557                         |   3|   0|    3|          0|
    |row_reg_1139                           |   3|   0|    3|          0|
    |select_ln38_2_reg_1164                 |   6|   0|    6|          0|
    |sext_ln37_phi_reg_599                  |   9|   0|    9|          0|
    |tmp_4_reg_1204                         |   1|   0|    1|          0|
    |trunc_ln38_reg_1144                    |   2|   0|    2|          0|
    |trunc_ln39_reg_1149                    |   2|   0|    2|          0|
    |trunc_ln46_3_reg_1209                  |   6|   0|    6|          0|
    |trunc_ln46_4_reg_1214                  |   7|   0|    7|          0|
    |and_ln51_1_reg_1225                    |  64|  32|    1|          0|
    |channel_reg_1219                       |  64|  32|    6|          0|
    |icmp_ln37_reg_1179                     |  64|  32|    1|          0|
    |input_data142_phi_reg_623              |  64|  32|   64|          0|
    |trunc_ln38_reg_1144                    |  64|  32|    2|          0|
    |trunc_ln39_reg_1149                    |  64|  32|    2|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 763| 192|  455|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  load_input_tile.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  load_input_tile.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  load_input_tile.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  load_input_tile.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  load_input_tile.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  load_input_tile.1|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM     |   in|    9|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|              gmem0|       pointer|
|input_data               |   in|   64|     ap_none|         input_data|        scalar|
|input_tile_0_0_address0  |  out|    5|   ap_memory|     input_tile_0_0|         array|
|input_tile_0_0_ce0       |  out|    1|   ap_memory|     input_tile_0_0|         array|
|input_tile_0_0_we0       |  out|    1|   ap_memory|     input_tile_0_0|         array|
|input_tile_0_0_d0        |  out|   32|   ap_memory|     input_tile_0_0|         array|
|input_tile_0_1_address0  |  out|    5|   ap_memory|     input_tile_0_1|         array|
|input_tile_0_1_ce0       |  out|    1|   ap_memory|     input_tile_0_1|         array|
|input_tile_0_1_we0       |  out|    1|   ap_memory|     input_tile_0_1|         array|
|input_tile_0_1_d0        |  out|   32|   ap_memory|     input_tile_0_1|         array|
|input_tile_0_2_address0  |  out|    5|   ap_memory|     input_tile_0_2|         array|
|input_tile_0_2_ce0       |  out|    1|   ap_memory|     input_tile_0_2|         array|
|input_tile_0_2_we0       |  out|    1|   ap_memory|     input_tile_0_2|         array|
|input_tile_0_2_d0        |  out|   32|   ap_memory|     input_tile_0_2|         array|
|input_tile_0_3_address0  |  out|    5|   ap_memory|     input_tile_0_3|         array|
|input_tile_0_3_ce0       |  out|    1|   ap_memory|     input_tile_0_3|         array|
|input_tile_0_3_we0       |  out|    1|   ap_memory|     input_tile_0_3|         array|
|input_tile_0_3_d0        |  out|   32|   ap_memory|     input_tile_0_3|         array|
|input_tile_1_0_address0  |  out|    5|   ap_memory|     input_tile_1_0|         array|
|input_tile_1_0_ce0       |  out|    1|   ap_memory|     input_tile_1_0|         array|
|input_tile_1_0_we0       |  out|    1|   ap_memory|     input_tile_1_0|         array|
|input_tile_1_0_d0        |  out|   32|   ap_memory|     input_tile_1_0|         array|
|input_tile_1_1_address0  |  out|    5|   ap_memory|     input_tile_1_1|         array|
|input_tile_1_1_ce0       |  out|    1|   ap_memory|     input_tile_1_1|         array|
|input_tile_1_1_we0       |  out|    1|   ap_memory|     input_tile_1_1|         array|
|input_tile_1_1_d0        |  out|   32|   ap_memory|     input_tile_1_1|         array|
|input_tile_1_2_address0  |  out|    5|   ap_memory|     input_tile_1_2|         array|
|input_tile_1_2_ce0       |  out|    1|   ap_memory|     input_tile_1_2|         array|
|input_tile_1_2_we0       |  out|    1|   ap_memory|     input_tile_1_2|         array|
|input_tile_1_2_d0        |  out|   32|   ap_memory|     input_tile_1_2|         array|
|input_tile_1_3_address0  |  out|    5|   ap_memory|     input_tile_1_3|         array|
|input_tile_1_3_ce0       |  out|    1|   ap_memory|     input_tile_1_3|         array|
|input_tile_1_3_we0       |  out|    1|   ap_memory|     input_tile_1_3|         array|
|input_tile_1_3_d0        |  out|   32|   ap_memory|     input_tile_1_3|         array|
|input_tile_2_0_address0  |  out|    5|   ap_memory|     input_tile_2_0|         array|
|input_tile_2_0_ce0       |  out|    1|   ap_memory|     input_tile_2_0|         array|
|input_tile_2_0_we0       |  out|    1|   ap_memory|     input_tile_2_0|         array|
|input_tile_2_0_d0        |  out|   32|   ap_memory|     input_tile_2_0|         array|
|input_tile_2_1_address0  |  out|    5|   ap_memory|     input_tile_2_1|         array|
|input_tile_2_1_ce0       |  out|    1|   ap_memory|     input_tile_2_1|         array|
|input_tile_2_1_we0       |  out|    1|   ap_memory|     input_tile_2_1|         array|
|input_tile_2_1_d0        |  out|   32|   ap_memory|     input_tile_2_1|         array|
|input_tile_2_2_address0  |  out|    5|   ap_memory|     input_tile_2_2|         array|
|input_tile_2_2_ce0       |  out|    1|   ap_memory|     input_tile_2_2|         array|
|input_tile_2_2_we0       |  out|    1|   ap_memory|     input_tile_2_2|         array|
|input_tile_2_2_d0        |  out|   32|   ap_memory|     input_tile_2_2|         array|
|input_tile_2_3_address0  |  out|    5|   ap_memory|     input_tile_2_3|         array|
|input_tile_2_3_ce0       |  out|    1|   ap_memory|     input_tile_2_3|         array|
|input_tile_2_3_we0       |  out|    1|   ap_memory|     input_tile_2_3|         array|
|input_tile_2_3_d0        |  out|   32|   ap_memory|     input_tile_2_3|         array|
|input_tile_3_0_address0  |  out|    5|   ap_memory|     input_tile_3_0|         array|
|input_tile_3_0_ce0       |  out|    1|   ap_memory|     input_tile_3_0|         array|
|input_tile_3_0_we0       |  out|    1|   ap_memory|     input_tile_3_0|         array|
|input_tile_3_0_d0        |  out|   32|   ap_memory|     input_tile_3_0|         array|
|input_tile_3_1_address0  |  out|    5|   ap_memory|     input_tile_3_1|         array|
|input_tile_3_1_ce0       |  out|    1|   ap_memory|     input_tile_3_1|         array|
|input_tile_3_1_we0       |  out|    1|   ap_memory|     input_tile_3_1|         array|
|input_tile_3_1_d0        |  out|   32|   ap_memory|     input_tile_3_1|         array|
|input_tile_3_2_address0  |  out|    5|   ap_memory|     input_tile_3_2|         array|
|input_tile_3_2_ce0       |  out|    1|   ap_memory|     input_tile_3_2|         array|
|input_tile_3_2_we0       |  out|    1|   ap_memory|     input_tile_3_2|         array|
|input_tile_3_2_d0        |  out|   32|   ap_memory|     input_tile_3_2|         array|
|input_tile_3_3_address0  |  out|    5|   ap_memory|     input_tile_3_3|         array|
|input_tile_3_3_ce0       |  out|    1|   ap_memory|     input_tile_3_3|         array|
|input_tile_3_3_we0       |  out|    1|   ap_memory|     input_tile_3_3|         array|
|input_tile_3_3_d0        |  out|   32|   ap_memory|     input_tile_3_3|         array|
|batch_id                 |   in|    3|     ap_none|           batch_id|        scalar|
|row_start                |   in|    7|     ap_none|          row_start|        scalar|
|col_start                |   in|    6|     ap_none|          col_start|        scalar|
+-------------------------+-----+-----+------------+-------------------+--------------+

