============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  06:53:49 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-2955 ps) Setup Check with Pin cpu_state_o_ctrl_jump_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[4]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_o_ctrl_jump_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    9000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    9200          200     
                                              
             Setup:-    1255                  
       Uncertainty:-     300                  
     Required Time:=    7645                  
      Launch Clock:-     200                  
         Data Path:-   10400                  
             Slack:=   -2955                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[4]/CK -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[4]/Q  -       CK->Q F     DFFX1          1  35.7   571  2626    2826    (-,-) 
  g23950/Y                    -       A->Y  R     INVX1          2 113.4   441   930    3756    (-,-) 
  g23969/Y                    -       B->Y  F     NOR2X2         2  90.4   209   401    4156    (-,-) 
  g24789/Y                    -       B->Y  R     NAND2X2        2  71.6   187   426    4582    (-,-) 
  g22162__23622/Y             -       C->Y  F     NAND3X1        1  55.7   497   676    5258    (-,-) 
  g23707/Y                    -       B->Y  R     NAND2X2        2 113.8   266   693    5951    (-,-) 
  g234/Y                      -       B->Y  F     NOR2X1         1  32.7   195   326    6277    (-,-) 
  g225/Y                      -       B->Y  R     AOI21X1        1  55.5   603   819    7096    (-,-) 
  g23965/Y                    -       A->Y  F     NAND2X2        2 109.9   334   536    7632    (-,-) 
  fopt23964/Y                 -       A->Y  R     INVX2          2 115.5   234   555    8186    (-,-) 
  g23962/Y                    -       B->Y  F     NOR2X3         2 134.7   172   354    8541    (-,-) 
  g48_23961/Y                 -       B->Y  R     NAND2X3        1  82.2   180   384    8925    (-,-) 
  g147/Y                      -       B->Y  F     NAND2X3        2 108.8   213   378    9304    (-,-) 
  g146/Y                      -       A->Y  R     INVX3          2  90.3   133   378    9681    (-,-) 
  g23929/Y                    -       B->Y  F     AOI21X1        1  55.7   344   507   10189    (-,-) 
  g23947/Y                    -       B->Y  R     NAND2X2        1  33.0   120   412   10600    (-,-) 
  cpu_state_o_ctrl_jump_reg/D <<<     -     R     DFFX1          1     -     -     0   10600    (-,-) 
#-----------------------------------------------------------------------------------------------------

