// Seed: 208760986
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output uwire id_6
);
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    output supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire _id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0
  );
  wire [!  -1 : id_4] id_7;
  or primCall (id_0, id_2, id_3, id_6);
endmodule
module module_2 (
    output tri1 id_0,
    input  tri1 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
