Rectnet: instantiated net with 12 neurons and 22 edges
,,,,,,,...............Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 18:52:46 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(57): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 57
Warning (10229): Verilog HDL Expression warning at top.v(80): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 80
Warning (10229): Verilog HDL Expression warning at top.v(103): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 103
Warning (10229): Verilog HDL Expression warning at top.v(119): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 119
Warning (10229): Verilog HDL Expression warning at top.v(149): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 149
Warning (10229): Verilog HDL Expression warning at top.v(172): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 172
Warning (10229): Verilog HDL Expression warning at top.v(195): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 195
Warning (10229): Verilog HDL Expression warning at top.v(211): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 211
Warning (10229): Verilog HDL Expression warning at top.v(234): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 234
Warning (10229): Verilog HDL Expression warning at top.v(250): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 250
Warning (10229): Verilog HDL Expression warning at top.v(266): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 266
Warning (10229): Verilog HDL Expression warning at top.v(296): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 296
Warning (10259): Verilog HDL error at top.v(364): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 364
Warning (10259): Verilog HDL error at top.v(366): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 366
Warning (10229): Verilog HDL Expression warning at top.v(387): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 387
Warning (10259): Verilog HDL error at top.v(391): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 391
Warning (10259): Verilog HDL error at top.v(392): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 392
Warning (10259): Verilog HDL error at top.v(403): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 403
Warning (10259): Verilog HDL error at top.v(405): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 405
Warning (10229): Verilog HDL Expression warning at top.v(426): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 426
Warning (10259): Verilog HDL error at top.v(430): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 430
Warning (10259): Verilog HDL error at top.v(431): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 431
Warning (10259): Verilog HDL error at top.v(443): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 443
Warning (10259): Verilog HDL error at top.v(444): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 444
Warning (10229): Verilog HDL Expression warning at top.v(465): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 465
Warning (10259): Verilog HDL error at top.v(469): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 469
Warning (10259): Verilog HDL error at top.v(470): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 470
Warning (10259): Verilog HDL error at top.v(482): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 482
Warning (10229): Verilog HDL Expression warning at top.v(498): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 498
Warning (10259): Verilog HDL error at top.v(502): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 502
Warning (10259): Verilog HDL error at top.v(503): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 503
Warning (10259): Verilog HDL error at top.v(514): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 514
Warning (10259): Verilog HDL error at top.v(515): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 515
Warning (10259): Verilog HDL error at top.v(516): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 516
Warning (10229): Verilog HDL Expression warning at top.v(543): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 543
Warning (10259): Verilog HDL error at top.v(547): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 547
Warning (10259): Verilog HDL error at top.v(548): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 548
Warning (10259): Verilog HDL error at top.v(559): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 559
Warning (10229): Verilog HDL Expression warning at top.v(582): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 582
Warning (10259): Verilog HDL error at top.v(586): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 586
Warning (10259): Verilog HDL error at top.v(587): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 587
Warning (10259): Verilog HDL error at top.v(600): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 600
Warning (10229): Verilog HDL Expression warning at top.v(621): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 621
Warning (10259): Verilog HDL error at top.v(625): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 625
Warning (10259): Verilog HDL error at top.v(626): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 626
Warning (10259): Verilog HDL error at top.v(637): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 637
Warning (10229): Verilog HDL Expression warning at top.v(654): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 654
Warning (10259): Verilog HDL error at top.v(658): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 658
Warning (10259): Verilog HDL error at top.v(659): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 659
Warning (10259): Verilog HDL error at top.v(670): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 670
Warning (10229): Verilog HDL Expression warning at top.v(693): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 693
Warning (10259): Verilog HDL error at top.v(697): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 697
Warning (10259): Verilog HDL error at top.v(698): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 698
Warning (10229): Verilog HDL Expression warning at top.v(726): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 726
Warning (10259): Verilog HDL error at top.v(730): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 730
Warning (10259): Verilog HDL error at top.v(731): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 731
Warning (10259): Verilog HDL error at top.v(743): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 743
Warning (10229): Verilog HDL Expression warning at top.v(759): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 759
Warning (10259): Verilog HDL error at top.v(763): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 763
Warning (10259): Verilog HDL error at top.v(764): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 764
Warning (10259): Verilog HDL error at top.v(775): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 775
Warning (10259): Verilog HDL error at top.v(776): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 776
Warning (10259): Verilog HDL error at top.v(778): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 778
Warning (10229): Verilog HDL Expression warning at top.v(804): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 804
Warning (10259): Verilog HDL error at top.v(808): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 808
Warning (10259): Verilog HDL error at top.v(809): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 809
Warning (10229): Verilog HDL Expression warning at top.v(861): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 861
Warning (10229): Verilog HDL Expression warning at top.v(862): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 862
Warning (10229): Verilog HDL Expression warning at top.v(863): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 863
Warning (10229): Verilog HDL Expression warning at top.v(864): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 864
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(337): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 337
Warning (10230): Verilog HDL assignment warning at top.v(367): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 367
Warning (10230): Verilog HDL assignment warning at top.v(381): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 381
Warning (10230): Verilog HDL assignment warning at top.v(406): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 406
Warning (10230): Verilog HDL assignment warning at top.v(420): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 420
Warning (10230): Verilog HDL assignment warning at top.v(445): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 445
Warning (10230): Verilog HDL assignment warning at top.v(459): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 459
Warning (10230): Verilog HDL assignment warning at top.v(483): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 483
Warning (10230): Verilog HDL assignment warning at top.v(492): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 492
Warning (10230): Verilog HDL assignment warning at top.v(518): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 518
Warning (10230): Verilog HDL assignment warning at top.v(537): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 537
Warning (10230): Verilog HDL assignment warning at top.v(562): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 562
Warning (10230): Verilog HDL assignment warning at top.v(576): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 576
Warning (10230): Verilog HDL assignment warning at top.v(601): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 601
Warning (10230): Verilog HDL assignment warning at top.v(615): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 615
Warning (10230): Verilog HDL assignment warning at top.v(639): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 639
Warning (10230): Verilog HDL assignment warning at top.v(648): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 648
Warning (10230): Verilog HDL assignment warning at top.v(673): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 673
Warning (10230): Verilog HDL assignment warning at top.v(687): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 687
Warning (10230): Verilog HDL assignment warning at top.v(711): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 711
Warning (10230): Verilog HDL assignment warning at top.v(720): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 720
Warning (10230): Verilog HDL assignment warning at top.v(744): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 744
Warning (10230): Verilog HDL assignment warning at top.v(753): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 753
Warning (10230): Verilog HDL assignment warning at top.v(779): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 779
Warning (10230): Verilog HDL assignment warning at top.v(798): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 798
Warning (10230): Verilog HDL assignment warning at top.v(877): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 877
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 561 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 460 logic cells
    Info (21062): Implemented 34 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings
    Info: Peak virtual memory: 1222 megabytes
    Info: Processing ended: Tue Apr 25 18:53:41 2017
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:02:05
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 18:53:58 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 152 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 112 registers into blocks of type DSP block
    Extra Info (176220): Created 48 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during the Fitter is 1.68 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:31
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1935 megabytes
    Info: Processing ended: Tue Apr 25 18:56:09 2017
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:40
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 18:56:27 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1138 megabytes
    Info: Processing ended: Tue Apr 25 18:56:47 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:20
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 18:57:05 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.869            -298.427 clk50 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -380.293 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.726            -270.126 clk50 
Info (332146): Worst-case hold slack is 0.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.276               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -370.846 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.632             -40.928 clk50 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -279.850 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.403             -15.720 clk50 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -294.730 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1325 megabytes
    Info: Processing ended: Tue Apr 25 18:57:43 2017
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:38
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 18:58:00 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 18:58:03 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
