{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 16:39:13 2016 " "Info: Processing started: Tue May 10 16:39:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EX -c EX " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EX -c EX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_2000:u1\|q_temp " "Info: Detected ripple clock \"div_2000:u1\|q_temp\" as buffer" {  } { { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_2000:u1\|q_temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register div_2000:u1\|temp\[5\] register div_2000:u1\|temp\[8\] 141.78 MHz 7.053 ns Internal " "Info: Clock \"clk\" has Internal fmax of 141.78 MHz between source register \"div_2000:u1\|temp\[5\]\" and destination register \"div_2000:u1\|temp\[8\]\" (period= 7.053 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.344 ns + Longest register register " "Info: + Longest register to register delay is 6.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_2000:u1\|temp\[5\] 1 REG LC_X13_Y3_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y3_N8; Fanout = 4; REG Node = 'div_2000:u1\|temp\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_2000:u1|temp[5] } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.914 ns) 2.831 ns div_2000:u1\|Equal0~1 2 COMB LC_X13_Y3_N6 1 " "Info: 2: + IC(1.917 ns) + CELL(0.914 ns) = 2.831 ns; Loc. = LC_X13_Y3_N6; Fanout = 1; COMB Node = 'div_2000:u1\|Equal0~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { div_2000:u1|temp[5] div_2000:u1|Equal0~1 } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.914 ns) 4.447 ns div_2000:u1\|Equal0~2 3 COMB LC_X13_Y3_N9 7 " "Info: 3: + IC(0.702 ns) + CELL(0.914 ns) = 4.447 ns; Loc. = LC_X13_Y3_N9; Fanout = 7; COMB Node = 'div_2000:u1\|Equal0~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { div_2000:u1|Equal0~1 div_2000:u1|Equal0~2 } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(1.061 ns) 6.344 ns div_2000:u1\|temp\[8\] 4 REG LC_X13_Y3_N5 4 " "Info: 4: + IC(0.836 ns) + CELL(1.061 ns) = 6.344 ns; Loc. = LC_X13_Y3_N5; Fanout = 4; REG Node = 'div_2000:u1\|temp\[8\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { div_2000:u1|Equal0~2 div_2000:u1|temp[8] } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.889 ns ( 45.54 % ) " "Info: Total cell delay = 2.889 ns ( 45.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.455 ns ( 54.46 % ) " "Info: Total interconnect delay = 3.455 ns ( 54.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { div_2000:u1|temp[5] div_2000:u1|Equal0~1 div_2000:u1|Equal0~2 div_2000:u1|temp[8] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { div_2000:u1|temp[5] {} div_2000:u1|Equal0~1 {} div_2000:u1|Equal0~2 {} div_2000:u1|temp[8] {} } { 0.000ns 1.917ns 0.702ns 0.836ns } { 0.000ns 0.914ns 0.914ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns div_2000:u1\|temp\[8\] 2 REG LC_X13_Y3_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y3_N5; Fanout = 4; REG Node = 'div_2000:u1\|temp\[8\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk div_2000:u1|temp[8] } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk div_2000:u1|temp[8] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} div_2000:u1|temp[8] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns div_2000:u1\|temp\[5\] 2 REG LC_X13_Y3_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y3_N8; Fanout = 4; REG Node = 'div_2000:u1\|temp\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk div_2000:u1|temp[5] } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk div_2000:u1|temp[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} div_2000:u1|temp[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk div_2000:u1|temp[8] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} div_2000:u1|temp[8] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk div_2000:u1|temp[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} div_2000:u1|temp[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { div_2000:u1|temp[5] div_2000:u1|Equal0~1 div_2000:u1|Equal0~2 div_2000:u1|temp[8] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { div_2000:u1|temp[5] {} div_2000:u1|Equal0~1 {} div_2000:u1|Equal0~2 {} div_2000:u1|temp[8] {} } { 0.000ns 1.917ns 0.702ns 0.836ns } { 0.000ns 0.914ns 0.914ns 1.061ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk div_2000:u1|temp[8] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} div_2000:u1|temp[8] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk div_2000:u1|temp[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} div_2000:u1|temp[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DigitalScanning:u2\|cat\[0\] reset clk -3.392 ns register " "Info: tsu for register \"DigitalScanning:u2\|cat\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -3.392 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.894 ns + Longest pin register " "Info: + Longest pin to register delay is 4.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_20 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 25; PIN Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(1.243 ns) 4.894 ns DigitalScanning:u2\|cat\[0\] 2 REG LC_X6_Y10_N2 1 " "Info: 2: + IC(2.488 ns) + CELL(1.243 ns) = 4.894 ns; Loc. = LC_X6_Y10_N2; Fanout = 1; REG Node = 'DigitalScanning:u2\|cat\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { reset DigitalScanning:u2|cat[0] } "NODE_NAME" } } { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 49.16 % ) " "Info: Total cell delay = 2.406 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.488 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.488 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { reset DigitalScanning:u2|cat[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.894 ns" { reset {} reset~combout {} DigitalScanning:u2|cat[0] {} } { 0.000ns 0.000ns 2.488ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.619 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_2000:u1\|q_temp 2 REG LC_X13_Y3_N3 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 26; REG Node = 'div_2000:u1\|q_temp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_2000:u1|q_temp } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(0.918 ns) 8.619 ns DigitalScanning:u2\|cat\[0\] 3 REG LC_X6_Y10_N2 1 " "Info: 3: + IC(3.506 ns) + CELL(0.918 ns) = 8.619 ns; Loc. = LC_X6_Y10_N2; Fanout = 1; REG Node = 'DigitalScanning:u2\|cat\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { div_2000:u1|q_temp DigitalScanning:u2|cat[0] } "NODE_NAME" } } { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.16 % ) " "Info: Total cell delay = 3.375 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 60.84 % ) " "Info: Total interconnect delay = 5.244 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { clk div_2000:u1|q_temp DigitalScanning:u2|cat[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { clk {} clk~combout {} div_2000:u1|q_temp {} DigitalScanning:u2|cat[0] {} } { 0.000ns 0.000ns 1.738ns 3.506ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { reset DigitalScanning:u2|cat[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.894 ns" { reset {} reset~combout {} DigitalScanning:u2|cat[0] {} } { 0.000ns 0.000ns 2.488ns } { 0.000ns 1.163ns 1.243ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { clk div_2000:u1|q_temp DigitalScanning:u2|cat[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { clk {} clk~combout {} div_2000:u1|q_temp {} DigitalScanning:u2|cat[0] {} } { 0.000ns 0.000ns 1.738ns 3.506ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk diout\[6\] DigitalScanning:u2\|diout\[6\] 13.916 ns register " "Info: tco from clock \"clk\" to destination pin \"diout\[6\]\" through register \"DigitalScanning:u2\|diout\[6\]\" is 13.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.619 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_2000:u1\|q_temp 2 REG LC_X13_Y3_N3 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 26; REG Node = 'div_2000:u1\|q_temp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_2000:u1|q_temp } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(0.918 ns) 8.619 ns DigitalScanning:u2\|diout\[6\] 3 REG LC_X3_Y7_N8 1 " "Info: 3: + IC(3.506 ns) + CELL(0.918 ns) = 8.619 ns; Loc. = LC_X3_Y7_N8; Fanout = 1; REG Node = 'DigitalScanning:u2\|diout\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { div_2000:u1|q_temp DigitalScanning:u2|diout[6] } "NODE_NAME" } } { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.16 % ) " "Info: Total cell delay = 3.375 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 60.84 % ) " "Info: Total interconnect delay = 5.244 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { clk div_2000:u1|q_temp DigitalScanning:u2|diout[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { clk {} clk~combout {} div_2000:u1|q_temp {} DigitalScanning:u2|diout[6] {} } { 0.000ns 0.000ns 1.738ns 3.506ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.921 ns + Longest register pin " "Info: + Longest register to pin delay is 4.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalScanning:u2\|diout\[6\] 1 REG LC_X3_Y7_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N8; Fanout = 1; REG Node = 'DigitalScanning:u2\|diout\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalScanning:u2|diout[6] } "NODE_NAME" } } { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(2.322 ns) 4.921 ns diout\[6\] 2 PIN PIN_27 0 " "Info: 2: + IC(2.599 ns) + CELL(2.322 ns) = 4.921 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'diout\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { DigitalScanning:u2|diout[6] diout[6] } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.19 % ) " "Info: Total cell delay = 2.322 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 52.81 % ) " "Info: Total interconnect delay = 2.599 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { DigitalScanning:u2|diout[6] diout[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.921 ns" { DigitalScanning:u2|diout[6] {} diout[6] {} } { 0.000ns 2.599ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { clk div_2000:u1|q_temp DigitalScanning:u2|diout[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { clk {} clk~combout {} div_2000:u1|q_temp {} DigitalScanning:u2|diout[6] {} } { 0.000ns 0.000ns 1.738ns 3.506ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { DigitalScanning:u2|diout[6] diout[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.921 ns" { DigitalScanning:u2|diout[6] {} diout[6] {} } { 0.000ns 2.599ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DigitalScanning:u2\|diout\[0\] reset clk 3.962 ns register " "Info: th for register \"DigitalScanning:u2\|diout\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 3.962 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.619 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_2000:u1\|q_temp 2 REG LC_X13_Y3_N3 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N3; Fanout = 26; REG Node = 'div_2000:u1\|q_temp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_2000:u1|q_temp } "NODE_NAME" } } { "../div_2000/div_2000.vhd" "" { Text "F:/I,ME/数电实验/div_2000/div_2000.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(0.918 ns) 8.619 ns DigitalScanning:u2\|diout\[0\] 3 REG LC_X3_Y7_N9 1 " "Info: 3: + IC(3.506 ns) + CELL(0.918 ns) = 8.619 ns; Loc. = LC_X3_Y7_N9; Fanout = 1; REG Node = 'DigitalScanning:u2\|diout\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { div_2000:u1|q_temp DigitalScanning:u2|diout[0] } "NODE_NAME" } } { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.16 % ) " "Info: Total cell delay = 3.375 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 60.84 % ) " "Info: Total interconnect delay = 5.244 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { clk div_2000:u1|q_temp DigitalScanning:u2|diout[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { clk {} clk~combout {} div_2000:u1|q_temp {} DigitalScanning:u2|diout[0] {} } { 0.000ns 0.000ns 1.738ns 3.506ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.878 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_20 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 25; PIN Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "EX.vhd" "" { Text "F:/I,ME/数电实验/数电最后一次实验/EX.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.472 ns) + CELL(1.243 ns) 4.878 ns DigitalScanning:u2\|diout\[0\] 2 REG LC_X3_Y7_N9 1 " "Info: 2: + IC(2.472 ns) + CELL(1.243 ns) = 4.878 ns; Loc. = LC_X3_Y7_N9; Fanout = 1; REG Node = 'DigitalScanning:u2\|diout\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.715 ns" { reset DigitalScanning:u2|diout[0] } "NODE_NAME" } } { "../DigitalScanning/DigitalScanning.vhd" "" { Text "F:/I,ME/数电实验/DigitalScanning/DigitalScanning.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 49.32 % ) " "Info: Total cell delay = 2.406 ns ( 49.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 50.68 % ) " "Info: Total interconnect delay = 2.472 ns ( 50.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { reset DigitalScanning:u2|diout[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { reset {} reset~combout {} DigitalScanning:u2|diout[0] {} } { 0.000ns 0.000ns 2.472ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.619 ns" { clk div_2000:u1|q_temp DigitalScanning:u2|diout[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.619 ns" { clk {} clk~combout {} div_2000:u1|q_temp {} DigitalScanning:u2|diout[0] {} } { 0.000ns 0.000ns 1.738ns 3.506ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { reset DigitalScanning:u2|diout[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { reset {} reset~combout {} DigitalScanning:u2|diout[0] {} } { 0.000ns 0.000ns 2.472ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 16:39:14 2016 " "Info: Processing ended: Tue May 10 16:39:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
