# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40000 \
    name output_vectors_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_0 \
    op interface \
    ports { output_vectors_0_i { I 22 vector } output_vectors_0_o { O 22 vector } output_vectors_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40001 \
    name output_vectors_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_1 \
    op interface \
    ports { output_vectors_1_i { I 22 vector } output_vectors_1_o { O 22 vector } output_vectors_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40002 \
    name output_vectors_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_2 \
    op interface \
    ports { output_vectors_2_i { I 22 vector } output_vectors_2_o { O 22 vector } output_vectors_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40003 \
    name output_vectors_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_3 \
    op interface \
    ports { output_vectors_3_i { I 22 vector } output_vectors_3_o { O 22 vector } output_vectors_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40004 \
    name output_vectors_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_4 \
    op interface \
    ports { output_vectors_4_i { I 22 vector } output_vectors_4_o { O 22 vector } output_vectors_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40005 \
    name output_vectors_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_5 \
    op interface \
    ports { output_vectors_5_i { I 22 vector } output_vectors_5_o { O 22 vector } output_vectors_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40006 \
    name output_vectors_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_6 \
    op interface \
    ports { output_vectors_6_i { I 22 vector } output_vectors_6_o { O 22 vector } output_vectors_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40007 \
    name output_vectors_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_7 \
    op interface \
    ports { output_vectors_7_i { I 22 vector } output_vectors_7_o { O 22 vector } output_vectors_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40008 \
    name output_vectors_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_8 \
    op interface \
    ports { output_vectors_8_i { I 22 vector } output_vectors_8_o { O 22 vector } output_vectors_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40009 \
    name output_vectors_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_9 \
    op interface \
    ports { output_vectors_9_i { I 22 vector } output_vectors_9_o { O 22 vector } output_vectors_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40010 \
    name output_vectors_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_10 \
    op interface \
    ports { output_vectors_10_i { I 22 vector } output_vectors_10_o { O 22 vector } output_vectors_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40011 \
    name output_vectors_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_11 \
    op interface \
    ports { output_vectors_11_i { I 22 vector } output_vectors_11_o { O 22 vector } output_vectors_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40012 \
    name output_vectors_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_12 \
    op interface \
    ports { output_vectors_12_i { I 22 vector } output_vectors_12_o { O 22 vector } output_vectors_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40013 \
    name output_vectors_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_13 \
    op interface \
    ports { output_vectors_13_i { I 22 vector } output_vectors_13_o { O 22 vector } output_vectors_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40014 \
    name output_vectors_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_14 \
    op interface \
    ports { output_vectors_14_i { I 22 vector } output_vectors_14_o { O 22 vector } output_vectors_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40015 \
    name output_vectors_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_15 \
    op interface \
    ports { output_vectors_15_i { I 22 vector } output_vectors_15_o { O 22 vector } output_vectors_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40016 \
    name output_vectors_16 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_16 \
    op interface \
    ports { output_vectors_16_i { I 22 vector } output_vectors_16_o { O 22 vector } output_vectors_16_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40017 \
    name output_vectors_17 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_17 \
    op interface \
    ports { output_vectors_17_i { I 22 vector } output_vectors_17_o { O 22 vector } output_vectors_17_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40018 \
    name output_vectors_18 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_18 \
    op interface \
    ports { output_vectors_18_i { I 22 vector } output_vectors_18_o { O 22 vector } output_vectors_18_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40019 \
    name output_vectors_19 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_19 \
    op interface \
    ports { output_vectors_19_i { I 22 vector } output_vectors_19_o { O 22 vector } output_vectors_19_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40020 \
    name output_vectors_20 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_20 \
    op interface \
    ports { output_vectors_20_i { I 22 vector } output_vectors_20_o { O 22 vector } output_vectors_20_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40021 \
    name output_vectors_21 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_21 \
    op interface \
    ports { output_vectors_21_i { I 22 vector } output_vectors_21_o { O 22 vector } output_vectors_21_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40022 \
    name output_vectors_22 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_22 \
    op interface \
    ports { output_vectors_22_i { I 22 vector } output_vectors_22_o { O 22 vector } output_vectors_22_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40023 \
    name output_vectors_23 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_23 \
    op interface \
    ports { output_vectors_23_i { I 22 vector } output_vectors_23_o { O 22 vector } output_vectors_23_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40024 \
    name output_vectors_24 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_24 \
    op interface \
    ports { output_vectors_24_i { I 22 vector } output_vectors_24_o { O 22 vector } output_vectors_24_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40025 \
    name output_vectors_25 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_25 \
    op interface \
    ports { output_vectors_25_i { I 22 vector } output_vectors_25_o { O 22 vector } output_vectors_25_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40026 \
    name output_vectors_26 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_26 \
    op interface \
    ports { output_vectors_26_i { I 22 vector } output_vectors_26_o { O 22 vector } output_vectors_26_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40027 \
    name output_vectors_27 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_27 \
    op interface \
    ports { output_vectors_27_i { I 22 vector } output_vectors_27_o { O 22 vector } output_vectors_27_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40028 \
    name output_vectors_28 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_28 \
    op interface \
    ports { output_vectors_28_i { I 22 vector } output_vectors_28_o { O 22 vector } output_vectors_28_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40029 \
    name output_vectors_29 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_29 \
    op interface \
    ports { output_vectors_29_i { I 22 vector } output_vectors_29_o { O 22 vector } output_vectors_29_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40030 \
    name output_vectors_30 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_30 \
    op interface \
    ports { output_vectors_30_i { I 22 vector } output_vectors_30_o { O 22 vector } output_vectors_30_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40031 \
    name output_vectors_31 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_31 \
    op interface \
    ports { output_vectors_31_i { I 22 vector } output_vectors_31_o { O 22 vector } output_vectors_31_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40032 \
    name output_vectors_32 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_32 \
    op interface \
    ports { output_vectors_32_i { I 22 vector } output_vectors_32_o { O 22 vector } output_vectors_32_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40033 \
    name output_vectors_33 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_33 \
    op interface \
    ports { output_vectors_33_i { I 22 vector } output_vectors_33_o { O 22 vector } output_vectors_33_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40034 \
    name output_vectors_34 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_34 \
    op interface \
    ports { output_vectors_34_i { I 22 vector } output_vectors_34_o { O 22 vector } output_vectors_34_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40035 \
    name output_vectors_35 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_35 \
    op interface \
    ports { output_vectors_35_i { I 22 vector } output_vectors_35_o { O 22 vector } output_vectors_35_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40036 \
    name output_vectors_36 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_36 \
    op interface \
    ports { output_vectors_36_i { I 22 vector } output_vectors_36_o { O 22 vector } output_vectors_36_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40037 \
    name output_vectors_37 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_37 \
    op interface \
    ports { output_vectors_37_i { I 22 vector } output_vectors_37_o { O 22 vector } output_vectors_37_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40038 \
    name output_vectors_38 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_38 \
    op interface \
    ports { output_vectors_38_i { I 22 vector } output_vectors_38_o { O 22 vector } output_vectors_38_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40039 \
    name output_vectors_39 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_39 \
    op interface \
    ports { output_vectors_39_i { I 22 vector } output_vectors_39_o { O 22 vector } output_vectors_39_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40040 \
    name output_vectors_40 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_40 \
    op interface \
    ports { output_vectors_40_i { I 22 vector } output_vectors_40_o { O 22 vector } output_vectors_40_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40041 \
    name output_vectors_41 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_41 \
    op interface \
    ports { output_vectors_41_i { I 22 vector } output_vectors_41_o { O 22 vector } output_vectors_41_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40042 \
    name output_vectors_42 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_42 \
    op interface \
    ports { output_vectors_42_i { I 22 vector } output_vectors_42_o { O 22 vector } output_vectors_42_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40043 \
    name output_vectors_43 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_43 \
    op interface \
    ports { output_vectors_43_i { I 22 vector } output_vectors_43_o { O 22 vector } output_vectors_43_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40044 \
    name output_vectors_44 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_44 \
    op interface \
    ports { output_vectors_44_i { I 22 vector } output_vectors_44_o { O 22 vector } output_vectors_44_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40045 \
    name output_vectors_45 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_45 \
    op interface \
    ports { output_vectors_45_i { I 22 vector } output_vectors_45_o { O 22 vector } output_vectors_45_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40046 \
    name output_vectors_46 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_46 \
    op interface \
    ports { output_vectors_46_i { I 22 vector } output_vectors_46_o { O 22 vector } output_vectors_46_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40047 \
    name output_vectors_47 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_47 \
    op interface \
    ports { output_vectors_47_i { I 22 vector } output_vectors_47_o { O 22 vector } output_vectors_47_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40048 \
    name output_vectors_48 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_48 \
    op interface \
    ports { output_vectors_48_i { I 22 vector } output_vectors_48_o { O 22 vector } output_vectors_48_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40049 \
    name output_vectors_49 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_49 \
    op interface \
    ports { output_vectors_49_i { I 22 vector } output_vectors_49_o { O 22 vector } output_vectors_49_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40050 \
    name output_vectors_50 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_50 \
    op interface \
    ports { output_vectors_50_i { I 22 vector } output_vectors_50_o { O 22 vector } output_vectors_50_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40051 \
    name output_vectors_51 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_51 \
    op interface \
    ports { output_vectors_51_i { I 22 vector } output_vectors_51_o { O 22 vector } output_vectors_51_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40052 \
    name output_vectors_52 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_52 \
    op interface \
    ports { output_vectors_52_i { I 22 vector } output_vectors_52_o { O 22 vector } output_vectors_52_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40053 \
    name output_vectors_53 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_53 \
    op interface \
    ports { output_vectors_53_i { I 22 vector } output_vectors_53_o { O 22 vector } output_vectors_53_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40054 \
    name output_vectors_54 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_54 \
    op interface \
    ports { output_vectors_54_i { I 22 vector } output_vectors_54_o { O 22 vector } output_vectors_54_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40055 \
    name output_vectors_55 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_55 \
    op interface \
    ports { output_vectors_55_i { I 22 vector } output_vectors_55_o { O 22 vector } output_vectors_55_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40056 \
    name output_vectors_56 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_56 \
    op interface \
    ports { output_vectors_56_i { I 22 vector } output_vectors_56_o { O 22 vector } output_vectors_56_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40057 \
    name output_vectors_57 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_57 \
    op interface \
    ports { output_vectors_57_i { I 22 vector } output_vectors_57_o { O 22 vector } output_vectors_57_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40058 \
    name output_vectors_58 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_58 \
    op interface \
    ports { output_vectors_58_i { I 22 vector } output_vectors_58_o { O 22 vector } output_vectors_58_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40059 \
    name output_vectors_59 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_59 \
    op interface \
    ports { output_vectors_59_i { I 22 vector } output_vectors_59_o { O 22 vector } output_vectors_59_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40060 \
    name output_vectors_60 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_60 \
    op interface \
    ports { output_vectors_60_i { I 22 vector } output_vectors_60_o { O 22 vector } output_vectors_60_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40061 \
    name output_vectors_61 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_61 \
    op interface \
    ports { output_vectors_61_i { I 22 vector } output_vectors_61_o { O 22 vector } output_vectors_61_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40062 \
    name output_vectors_62 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_62 \
    op interface \
    ports { output_vectors_62_i { I 22 vector } output_vectors_62_o { O 22 vector } output_vectors_62_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40063 \
    name output_vectors_63 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_63 \
    op interface \
    ports { output_vectors_63_i { I 22 vector } output_vectors_63_o { O 22 vector } output_vectors_63_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40064 \
    name output_vectors_64 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_64 \
    op interface \
    ports { output_vectors_64_i { I 22 vector } output_vectors_64_o { O 22 vector } output_vectors_64_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40065 \
    name output_vectors_65 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_65 \
    op interface \
    ports { output_vectors_65_i { I 22 vector } output_vectors_65_o { O 22 vector } output_vectors_65_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40066 \
    name output_vectors_66 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_66 \
    op interface \
    ports { output_vectors_66_i { I 22 vector } output_vectors_66_o { O 22 vector } output_vectors_66_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40067 \
    name output_vectors_67 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_67 \
    op interface \
    ports { output_vectors_67_i { I 22 vector } output_vectors_67_o { O 22 vector } output_vectors_67_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40068 \
    name output_vectors_68 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_68 \
    op interface \
    ports { output_vectors_68_i { I 22 vector } output_vectors_68_o { O 22 vector } output_vectors_68_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40069 \
    name output_vectors_69 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_69 \
    op interface \
    ports { output_vectors_69_i { I 22 vector } output_vectors_69_o { O 22 vector } output_vectors_69_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40070 \
    name output_vectors_70 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_70 \
    op interface \
    ports { output_vectors_70_i { I 22 vector } output_vectors_70_o { O 22 vector } output_vectors_70_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40071 \
    name output_vectors_71 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_71 \
    op interface \
    ports { output_vectors_71_i { I 22 vector } output_vectors_71_o { O 22 vector } output_vectors_71_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40072 \
    name output_vectors_72 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_72 \
    op interface \
    ports { output_vectors_72_i { I 22 vector } output_vectors_72_o { O 22 vector } output_vectors_72_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40073 \
    name output_vectors_73 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_73 \
    op interface \
    ports { output_vectors_73_i { I 22 vector } output_vectors_73_o { O 22 vector } output_vectors_73_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40074 \
    name output_vectors_74 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_74 \
    op interface \
    ports { output_vectors_74_i { I 22 vector } output_vectors_74_o { O 22 vector } output_vectors_74_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40075 \
    name output_vectors_75 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_75 \
    op interface \
    ports { output_vectors_75_i { I 22 vector } output_vectors_75_o { O 22 vector } output_vectors_75_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40076 \
    name output_vectors_76 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_76 \
    op interface \
    ports { output_vectors_76_i { I 22 vector } output_vectors_76_o { O 22 vector } output_vectors_76_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40077 \
    name output_vectors_77 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_77 \
    op interface \
    ports { output_vectors_77_i { I 22 vector } output_vectors_77_o { O 22 vector } output_vectors_77_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40078 \
    name output_vectors_78 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_78 \
    op interface \
    ports { output_vectors_78_i { I 22 vector } output_vectors_78_o { O 22 vector } output_vectors_78_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40079 \
    name output_vectors_79 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_79 \
    op interface \
    ports { output_vectors_79_i { I 22 vector } output_vectors_79_o { O 22 vector } output_vectors_79_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40080 \
    name bias_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_0_val \
    op interface \
    ports { bias_0_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40081 \
    name bias_0_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_1_val \
    op interface \
    ports { bias_0_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40082 \
    name bias_0_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_2_val \
    op interface \
    ports { bias_0_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40083 \
    name bias_0_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_0_3_val \
    op interface \
    ports { bias_0_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40084 \
    name bias_1_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_0_val \
    op interface \
    ports { bias_1_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40085 \
    name bias_1_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_1_val \
    op interface \
    ports { bias_1_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40086 \
    name bias_1_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_2_val \
    op interface \
    ports { bias_1_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40087 \
    name bias_1_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_1_3_val \
    op interface \
    ports { bias_1_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40088 \
    name bias_2_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_0_val \
    op interface \
    ports { bias_2_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40089 \
    name bias_2_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_1_val \
    op interface \
    ports { bias_2_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40090 \
    name bias_2_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_2_val \
    op interface \
    ports { bias_2_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40091 \
    name bias_2_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_2_3_val \
    op interface \
    ports { bias_2_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40092 \
    name bias_3_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_0_val \
    op interface \
    ports { bias_3_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40093 \
    name bias_3_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_1_val \
    op interface \
    ports { bias_3_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40094 \
    name bias_3_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_2_val \
    op interface \
    ports { bias_3_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40095 \
    name bias_3_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_3_3_val \
    op interface \
    ports { bias_3_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40096 \
    name bias_4_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_0_val \
    op interface \
    ports { bias_4_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40097 \
    name bias_4_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_1_val \
    op interface \
    ports { bias_4_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40098 \
    name bias_4_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_2_val \
    op interface \
    ports { bias_4_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40099 \
    name bias_4_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_4_3_val \
    op interface \
    ports { bias_4_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40100 \
    name bias_5_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_0_val \
    op interface \
    ports { bias_5_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40101 \
    name bias_5_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_1_val \
    op interface \
    ports { bias_5_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40102 \
    name bias_5_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_2_val \
    op interface \
    ports { bias_5_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40103 \
    name bias_5_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_5_3_val \
    op interface \
    ports { bias_5_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40104 \
    name bias_6_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_0_val \
    op interface \
    ports { bias_6_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40105 \
    name bias_6_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_1_val \
    op interface \
    ports { bias_6_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40106 \
    name bias_6_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_2_val \
    op interface \
    ports { bias_6_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40107 \
    name bias_6_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_6_3_val \
    op interface \
    ports { bias_6_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40108 \
    name bias_7_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_0_val \
    op interface \
    ports { bias_7_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40109 \
    name bias_7_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_1_val \
    op interface \
    ports { bias_7_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40110 \
    name bias_7_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_2_val \
    op interface \
    ports { bias_7_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40111 \
    name bias_7_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_7_3_val \
    op interface \
    ports { bias_7_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40112 \
    name bias_8_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_0_val \
    op interface \
    ports { bias_8_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40113 \
    name bias_8_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_1_val \
    op interface \
    ports { bias_8_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40114 \
    name bias_8_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_2_val \
    op interface \
    ports { bias_8_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40115 \
    name bias_8_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_8_3_val \
    op interface \
    ports { bias_8_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40116 \
    name bias_9_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_0_val \
    op interface \
    ports { bias_9_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40117 \
    name bias_9_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_1_val \
    op interface \
    ports { bias_9_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40118 \
    name bias_9_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_2_val \
    op interface \
    ports { bias_9_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40119 \
    name bias_9_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_9_3_val \
    op interface \
    ports { bias_9_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40120 \
    name bias_10_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_0_val \
    op interface \
    ports { bias_10_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40121 \
    name bias_10_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_1_val \
    op interface \
    ports { bias_10_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40122 \
    name bias_10_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_2_val \
    op interface \
    ports { bias_10_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40123 \
    name bias_10_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_10_3_val \
    op interface \
    ports { bias_10_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40124 \
    name bias_11_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_0_val \
    op interface \
    ports { bias_11_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40125 \
    name bias_11_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_1_val \
    op interface \
    ports { bias_11_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40126 \
    name bias_11_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_2_val \
    op interface \
    ports { bias_11_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40127 \
    name bias_11_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_11_3_val \
    op interface \
    ports { bias_11_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40128 \
    name bias_12_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_0_val \
    op interface \
    ports { bias_12_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40129 \
    name bias_12_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_1_val \
    op interface \
    ports { bias_12_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40130 \
    name bias_12_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_2_val \
    op interface \
    ports { bias_12_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40131 \
    name bias_12_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_12_3_val \
    op interface \
    ports { bias_12_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40132 \
    name bias_13_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_0_val \
    op interface \
    ports { bias_13_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40133 \
    name bias_13_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_1_val \
    op interface \
    ports { bias_13_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40134 \
    name bias_13_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_2_val \
    op interface \
    ports { bias_13_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40135 \
    name bias_13_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_13_3_val \
    op interface \
    ports { bias_13_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40136 \
    name bias_14_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_0_val \
    op interface \
    ports { bias_14_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40137 \
    name bias_14_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_1_val \
    op interface \
    ports { bias_14_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40138 \
    name bias_14_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_2_val \
    op interface \
    ports { bias_14_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40139 \
    name bias_14_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_14_3_val \
    op interface \
    ports { bias_14_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40140 \
    name bias_15_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_0_val \
    op interface \
    ports { bias_15_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40141 \
    name bias_15_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_1_val \
    op interface \
    ports { bias_15_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40142 \
    name bias_15_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_2_val \
    op interface \
    ports { bias_15_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40143 \
    name bias_15_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_15_3_val \
    op interface \
    ports { bias_15_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40144 \
    name bias_16_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_0_val \
    op interface \
    ports { bias_16_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40145 \
    name bias_16_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_1_val \
    op interface \
    ports { bias_16_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40146 \
    name bias_16_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_2_val \
    op interface \
    ports { bias_16_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40147 \
    name bias_16_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_16_3_val \
    op interface \
    ports { bias_16_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40148 \
    name bias_17_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_0_val \
    op interface \
    ports { bias_17_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40149 \
    name bias_17_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_1_val \
    op interface \
    ports { bias_17_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40150 \
    name bias_17_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_2_val \
    op interface \
    ports { bias_17_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40151 \
    name bias_17_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_17_3_val \
    op interface \
    ports { bias_17_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40152 \
    name bias_18_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_0_val \
    op interface \
    ports { bias_18_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40153 \
    name bias_18_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_1_val \
    op interface \
    ports { bias_18_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40154 \
    name bias_18_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_2_val \
    op interface \
    ports { bias_18_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40155 \
    name bias_18_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_18_3_val \
    op interface \
    ports { bias_18_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40156 \
    name bias_19_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_0_val \
    op interface \
    ports { bias_19_0_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40157 \
    name bias_19_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_1_val \
    op interface \
    ports { bias_19_1_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40158 \
    name bias_19_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_2_val \
    op interface \
    ports { bias_19_2_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40159 \
    name bias_19_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_19_3_val \
    op interface \
    ports { bias_19_3_val { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40160 \
    name mux_case_79208732_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_79208732_phi_out \
    op interface \
    ports { mux_case_79208732_phi_out { O 22 vector } mux_case_79208732_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40161 \
    name mux_case_78207723_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_78207723_phi_out \
    op interface \
    ports { mux_case_78207723_phi_out { O 22 vector } mux_case_78207723_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40162 \
    name mux_case_77206714_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_77206714_phi_out \
    op interface \
    ports { mux_case_77206714_phi_out { O 22 vector } mux_case_77206714_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40163 \
    name mux_case_76205705_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_76205705_phi_out \
    op interface \
    ports { mux_case_76205705_phi_out { O 22 vector } mux_case_76205705_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40164 \
    name mux_case_75204696_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_75204696_phi_out \
    op interface \
    ports { mux_case_75204696_phi_out { O 22 vector } mux_case_75204696_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40165 \
    name mux_case_74203687_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_74203687_phi_out \
    op interface \
    ports { mux_case_74203687_phi_out { O 22 vector } mux_case_74203687_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40166 \
    name mux_case_73202678_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_73202678_phi_out \
    op interface \
    ports { mux_case_73202678_phi_out { O 22 vector } mux_case_73202678_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40167 \
    name mux_case_72201669_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_72201669_phi_out \
    op interface \
    ports { mux_case_72201669_phi_out { O 22 vector } mux_case_72201669_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40168 \
    name mux_case_71200660_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_71200660_phi_out \
    op interface \
    ports { mux_case_71200660_phi_out { O 22 vector } mux_case_71200660_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40169 \
    name mux_case_70199651_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_70199651_phi_out \
    op interface \
    ports { mux_case_70199651_phi_out { O 22 vector } mux_case_70199651_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40170 \
    name mux_case_69198642_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_69198642_phi_out \
    op interface \
    ports { mux_case_69198642_phi_out { O 22 vector } mux_case_69198642_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40171 \
    name mux_case_68197633_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_68197633_phi_out \
    op interface \
    ports { mux_case_68197633_phi_out { O 22 vector } mux_case_68197633_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40172 \
    name mux_case_67196624_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_67196624_phi_out \
    op interface \
    ports { mux_case_67196624_phi_out { O 22 vector } mux_case_67196624_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40173 \
    name mux_case_66195615_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_66195615_phi_out \
    op interface \
    ports { mux_case_66195615_phi_out { O 22 vector } mux_case_66195615_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40174 \
    name mux_case_65194606_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_65194606_phi_out \
    op interface \
    ports { mux_case_65194606_phi_out { O 22 vector } mux_case_65194606_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40175 \
    name mux_case_64193597_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_64193597_phi_out \
    op interface \
    ports { mux_case_64193597_phi_out { O 22 vector } mux_case_64193597_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40176 \
    name mux_case_63192588_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_63192588_phi_out \
    op interface \
    ports { mux_case_63192588_phi_out { O 22 vector } mux_case_63192588_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40177 \
    name mux_case_62191579_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_62191579_phi_out \
    op interface \
    ports { mux_case_62191579_phi_out { O 22 vector } mux_case_62191579_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40178 \
    name mux_case_61190570_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_61190570_phi_out \
    op interface \
    ports { mux_case_61190570_phi_out { O 22 vector } mux_case_61190570_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40179 \
    name mux_case_60189561_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_60189561_phi_out \
    op interface \
    ports { mux_case_60189561_phi_out { O 22 vector } mux_case_60189561_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40180 \
    name mux_case_59188552_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_59188552_phi_out \
    op interface \
    ports { mux_case_59188552_phi_out { O 22 vector } mux_case_59188552_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40181 \
    name mux_case_58187543_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_58187543_phi_out \
    op interface \
    ports { mux_case_58187543_phi_out { O 22 vector } mux_case_58187543_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40182 \
    name mux_case_57186534_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_57186534_phi_out \
    op interface \
    ports { mux_case_57186534_phi_out { O 22 vector } mux_case_57186534_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40183 \
    name mux_case_56185525_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_56185525_phi_out \
    op interface \
    ports { mux_case_56185525_phi_out { O 22 vector } mux_case_56185525_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40184 \
    name mux_case_55184516_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_55184516_phi_out \
    op interface \
    ports { mux_case_55184516_phi_out { O 22 vector } mux_case_55184516_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40185 \
    name mux_case_54183507_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_54183507_phi_out \
    op interface \
    ports { mux_case_54183507_phi_out { O 22 vector } mux_case_54183507_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40186 \
    name mux_case_53182498_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_53182498_phi_out \
    op interface \
    ports { mux_case_53182498_phi_out { O 22 vector } mux_case_53182498_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40187 \
    name mux_case_52181489_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_52181489_phi_out \
    op interface \
    ports { mux_case_52181489_phi_out { O 22 vector } mux_case_52181489_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40188 \
    name mux_case_51180480_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_51180480_phi_out \
    op interface \
    ports { mux_case_51180480_phi_out { O 22 vector } mux_case_51180480_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40189 \
    name mux_case_50179471_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_50179471_phi_out \
    op interface \
    ports { mux_case_50179471_phi_out { O 22 vector } mux_case_50179471_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40190 \
    name mux_case_49178462_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_49178462_phi_out \
    op interface \
    ports { mux_case_49178462_phi_out { O 22 vector } mux_case_49178462_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40191 \
    name mux_case_48177453_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_48177453_phi_out \
    op interface \
    ports { mux_case_48177453_phi_out { O 22 vector } mux_case_48177453_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40192 \
    name mux_case_47176444_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_47176444_phi_out \
    op interface \
    ports { mux_case_47176444_phi_out { O 22 vector } mux_case_47176444_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40193 \
    name mux_case_46175435_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_46175435_phi_out \
    op interface \
    ports { mux_case_46175435_phi_out { O 22 vector } mux_case_46175435_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40194 \
    name mux_case_45174426_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_45174426_phi_out \
    op interface \
    ports { mux_case_45174426_phi_out { O 22 vector } mux_case_45174426_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40195 \
    name mux_case_44173417_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_44173417_phi_out \
    op interface \
    ports { mux_case_44173417_phi_out { O 22 vector } mux_case_44173417_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40196 \
    name mux_case_43172408_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_43172408_phi_out \
    op interface \
    ports { mux_case_43172408_phi_out { O 22 vector } mux_case_43172408_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40197 \
    name mux_case_42171399_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_42171399_phi_out \
    op interface \
    ports { mux_case_42171399_phi_out { O 22 vector } mux_case_42171399_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40198 \
    name mux_case_41170390_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_41170390_phi_out \
    op interface \
    ports { mux_case_41170390_phi_out { O 22 vector } mux_case_41170390_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40199 \
    name mux_case_40169381_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_40169381_phi_out \
    op interface \
    ports { mux_case_40169381_phi_out { O 22 vector } mux_case_40169381_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40200 \
    name mux_case_39168371_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_39168371_phi_out \
    op interface \
    ports { mux_case_39168371_phi_out { O 22 vector } mux_case_39168371_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40201 \
    name mux_case_38167361_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_38167361_phi_out \
    op interface \
    ports { mux_case_38167361_phi_out { O 22 vector } mux_case_38167361_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40202 \
    name mux_case_37166351_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_37166351_phi_out \
    op interface \
    ports { mux_case_37166351_phi_out { O 22 vector } mux_case_37166351_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40203 \
    name mux_case_36165341_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_36165341_phi_out \
    op interface \
    ports { mux_case_36165341_phi_out { O 22 vector } mux_case_36165341_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40204 \
    name mux_case_35164331_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_35164331_phi_out \
    op interface \
    ports { mux_case_35164331_phi_out { O 22 vector } mux_case_35164331_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40205 \
    name mux_case_34163321_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_34163321_phi_out \
    op interface \
    ports { mux_case_34163321_phi_out { O 22 vector } mux_case_34163321_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40206 \
    name mux_case_33162311_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_33162311_phi_out \
    op interface \
    ports { mux_case_33162311_phi_out { O 22 vector } mux_case_33162311_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40207 \
    name mux_case_32161301_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_32161301_phi_out \
    op interface \
    ports { mux_case_32161301_phi_out { O 22 vector } mux_case_32161301_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40208 \
    name mux_case_31160291_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_31160291_phi_out \
    op interface \
    ports { mux_case_31160291_phi_out { O 22 vector } mux_case_31160291_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40209 \
    name mux_case_30159281_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_30159281_phi_out \
    op interface \
    ports { mux_case_30159281_phi_out { O 22 vector } mux_case_30159281_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40210 \
    name mux_case_29158271_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_29158271_phi_out \
    op interface \
    ports { mux_case_29158271_phi_out { O 22 vector } mux_case_29158271_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40211 \
    name mux_case_28157261_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_28157261_phi_out \
    op interface \
    ports { mux_case_28157261_phi_out { O 22 vector } mux_case_28157261_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40212 \
    name mux_case_27156251_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_27156251_phi_out \
    op interface \
    ports { mux_case_27156251_phi_out { O 22 vector } mux_case_27156251_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40213 \
    name mux_case_26155241_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_26155241_phi_out \
    op interface \
    ports { mux_case_26155241_phi_out { O 22 vector } mux_case_26155241_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40214 \
    name mux_case_25154231_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_25154231_phi_out \
    op interface \
    ports { mux_case_25154231_phi_out { O 22 vector } mux_case_25154231_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40215 \
    name mux_case_24153221_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_24153221_phi_out \
    op interface \
    ports { mux_case_24153221_phi_out { O 22 vector } mux_case_24153221_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40216 \
    name mux_case_23152211_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_23152211_phi_out \
    op interface \
    ports { mux_case_23152211_phi_out { O 22 vector } mux_case_23152211_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40217 \
    name mux_case_22151201_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_22151201_phi_out \
    op interface \
    ports { mux_case_22151201_phi_out { O 22 vector } mux_case_22151201_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40218 \
    name mux_case_21150191_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_21150191_phi_out \
    op interface \
    ports { mux_case_21150191_phi_out { O 22 vector } mux_case_21150191_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40219 \
    name mux_case_20149181_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_20149181_phi_out \
    op interface \
    ports { mux_case_20149181_phi_out { O 22 vector } mux_case_20149181_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40220 \
    name mux_case_19128172_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_19128172_phi_out \
    op interface \
    ports { mux_case_19128172_phi_out { O 22 vector } mux_case_19128172_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40221 \
    name mux_case_18127163_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_18127163_phi_out \
    op interface \
    ports { mux_case_18127163_phi_out { O 22 vector } mux_case_18127163_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40222 \
    name mux_case_17126154_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_17126154_phi_out \
    op interface \
    ports { mux_case_17126154_phi_out { O 22 vector } mux_case_17126154_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40223 \
    name mux_case_16125145_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_16125145_phi_out \
    op interface \
    ports { mux_case_16125145_phi_out { O 22 vector } mux_case_16125145_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40224 \
    name mux_case_15124136_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_15124136_phi_out \
    op interface \
    ports { mux_case_15124136_phi_out { O 22 vector } mux_case_15124136_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40225 \
    name mux_case_14123127_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_14123127_phi_out \
    op interface \
    ports { mux_case_14123127_phi_out { O 22 vector } mux_case_14123127_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40226 \
    name mux_case_13122118_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_13122118_phi_out \
    op interface \
    ports { mux_case_13122118_phi_out { O 22 vector } mux_case_13122118_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40227 \
    name mux_case_12121109_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_12121109_phi_out \
    op interface \
    ports { mux_case_12121109_phi_out { O 22 vector } mux_case_12121109_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40228 \
    name mux_case_11120100_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_11120100_phi_out \
    op interface \
    ports { mux_case_11120100_phi_out { O 22 vector } mux_case_11120100_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40229 \
    name mux_case_1011991_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1011991_phi_out \
    op interface \
    ports { mux_case_1011991_phi_out { O 22 vector } mux_case_1011991_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40230 \
    name mux_case_911882_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_911882_phi_out \
    op interface \
    ports { mux_case_911882_phi_out { O 22 vector } mux_case_911882_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40231 \
    name mux_case_811773_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_811773_phi_out \
    op interface \
    ports { mux_case_811773_phi_out { O 22 vector } mux_case_811773_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40232 \
    name mux_case_711664_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_711664_phi_out \
    op interface \
    ports { mux_case_711664_phi_out { O 22 vector } mux_case_711664_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40233 \
    name mux_case_611555_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_611555_phi_out \
    op interface \
    ports { mux_case_611555_phi_out { O 22 vector } mux_case_611555_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40234 \
    name mux_case_511446_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_511446_phi_out \
    op interface \
    ports { mux_case_511446_phi_out { O 22 vector } mux_case_511446_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40235 \
    name mux_case_411337_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_411337_phi_out \
    op interface \
    ports { mux_case_411337_phi_out { O 22 vector } mux_case_411337_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40236 \
    name mux_case_311228_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_311228_phi_out \
    op interface \
    ports { mux_case_311228_phi_out { O 22 vector } mux_case_311228_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40237 \
    name mux_case_211119_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_211119_phi_out \
    op interface \
    ports { mux_case_211119_phi_out { O 22 vector } mux_case_211119_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40238 \
    name mux_case_111010_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_111010_phi_out \
    op interface \
    ports { mux_case_111010_phi_out { O 22 vector } mux_case_111010_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40239 \
    name mux_case_01091_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_01091_phi_out \
    op interface \
    ports { mux_case_01091_phi_out { O 22 vector } mux_case_01091_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName network_top_flow_control_loop_pipe_sequential_init_U
set CompName network_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix network_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


