OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_decoder
Die area:                 ( 0 0 ) ( 102287 102287 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     388118
Number of terminals:      71
Number of snets:          2
Number of nets:           31970

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 246.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1327411.
[INFO DRT-0033] V1 shape region query size = 1065366.
[INFO DRT-0033] M2 shape region query size = 37766.
[INFO DRT-0033] V2 shape region query size = 9828.
[INFO DRT-0033] M3 shape region query size = 19656.
[INFO DRT-0033] V3 shape region query size = 6552.
[INFO DRT-0033] M4 shape region query size = 16446.
[INFO DRT-0033] V4 shape region query size = 6552.
[INFO DRT-0033] M5 shape region query size = 6737.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 824 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 236 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 31932 groups.
#scanned instances     = 388118
#unique  instances     = 242
#stdCellGenAp          = 8367
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 6645
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 96175
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:34, elapsed time = 00:00:33, memory = 891.73 (MB), peak = 891.73 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     334017

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 189 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 189 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 86030.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 72478.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 61130.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 37898.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 14135.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 5660.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 233.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 161528 vertical wires in 4 frboxes and 116036 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 12802 vertical wires in 4 frboxes and 7268 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:09, memory = 1877.96 (MB), peak = 1877.96 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.96 (MB), peak = 1877.96 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 3923.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:18, memory = 5636.55 (MB).
    Completing 30% with 1270 violations.
    elapsed time = 00:00:28, memory = 6569.13 (MB).
    Completing 40% with 1270 violations.
    elapsed time = 00:00:40, memory = 6574.41 (MB).
    Completing 50% with 1270 violations.
    elapsed time = 00:00:51, memory = 6628.12 (MB).
    Completing 60% with 2401 violations.
    elapsed time = 00:01:06, memory = 7168.85 (MB).
    Completing 70% with 2401 violations.
    elapsed time = 00:01:20, memory = 7252.91 (MB).
    Completing 80% with 3280 violations.
    elapsed time = 00:01:38, memory = 7717.39 (MB).
    Completing 90% with 3280 violations.
    elapsed time = 00:01:55, memory = 7728.96 (MB).
    Completing 100% with 4199 violations.
    elapsed time = 00:02:13, memory = 7224.39 (MB).
[INFO DRT-0199]   Number of violations = 18158.
[INFO DRT-0267] cpu time = 00:37:22, elapsed time = 00:02:15, memory = 7462.87 (MB), peak = 7962.15 (MB)
Total wire length = 130209 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9037 um.
Total wire length on LAYER M3 = 37698 um.
Total wire length on LAYER M4 = 32976 um.
Total wire length on LAYER M5 = 28827 um.
Total wire length on LAYER M6 = 19265 um.
Total wire length on LAYER M7 = 2405 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 273688.
Up-via summary (total 273688):.

-----------------
 Active         0
     M1     95755
     M2     99471
     M3     49922
     M4     18507
     M5      9279
     M6       754
     M7         0
     M8         0
     M9         0
-----------------
           273688


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18158 violations.
    elapsed time = 00:00:15, memory = 8472.14 (MB).
    Completing 20% with 18158 violations.
    elapsed time = 00:00:30, memory = 8486.52 (MB).
    Completing 30% with 11878 violations.
    elapsed time = 00:00:47, memory = 8890.22 (MB).
    Completing 40% with 11878 violations.
    elapsed time = 00:01:03, memory = 8895.99 (MB).
    Completing 50% with 11878 violations.
    elapsed time = 00:01:17, memory = 8318.77 (MB).
    Completing 60% with 7264 violations.
    elapsed time = 00:01:37, memory = 9192.52 (MB).
    Completing 70% with 7264 violations.
    elapsed time = 00:01:53, memory = 9205.07 (MB).
    Completing 80% with 3482 violations.
    elapsed time = 00:02:12, memory = 9403.14 (MB).
    Completing 90% with 3482 violations.
    elapsed time = 00:02:28, memory = 9453.51 (MB).
    Completing 100% with 406 violations.
    elapsed time = 00:02:45, memory = 8809.68 (MB).
[INFO DRT-0199]   Number of violations = 9353.
[INFO DRT-0267] cpu time = 00:46:07, elapsed time = 00:02:47, memory = 8869.23 (MB), peak = 9506.36 (MB)
Total wire length = 129489 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9563 um.
Total wire length on LAYER M3 = 37517 um.
Total wire length on LAYER M4 = 32398 um.
Total wire length on LAYER M5 = 28483 um.
Total wire length on LAYER M6 = 19134 um.
Total wire length on LAYER M7 = 2391 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 270842.
Up-via summary (total 270842):.

-----------------
 Active         0
     M1     95753
     M2    100068
     M3     47282
     M4     18153
     M5      8883
     M6       703
     M7         0
     M8         0
     M9         0
-----------------
           270842


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9353 violations.
    elapsed time = 00:00:14, memory = 9679.23 (MB).
    Completing 20% with 9353 violations.
    elapsed time = 00:00:29, memory = 9672.71 (MB).
    Completing 30% with 6885 violations.
    elapsed time = 00:00:46, memory = 9822.08 (MB).
    Completing 40% with 6885 violations.
    elapsed time = 00:01:02, memory = 9866.69 (MB).
    Completing 50% with 6885 violations.
    elapsed time = 00:01:17, memory = 9338.54 (MB).
    Completing 60% with 4284 violations.
    elapsed time = 00:01:37, memory = 10157.83 (MB).
    Completing 70% with 4284 violations.
    elapsed time = 00:01:52, memory = 10126.65 (MB).
    Completing 80% with 3027 violations.
    elapsed time = 00:02:09, memory = 10323.15 (MB).
    Completing 90% with 3027 violations.
    elapsed time = 00:02:25, memory = 10409.88 (MB).
    Completing 100% with 1480 violations.
    elapsed time = 00:02:41, memory = 9819.10 (MB).
[INFO DRT-0199]   Number of violations = 9307.
[INFO DRT-0267] cpu time = 00:44:50, elapsed time = 00:02:44, memory = 9897.47 (MB), peak = 10493.98 (MB)
Total wire length = 129089 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9583 um.
Total wire length on LAYER M3 = 37356 um.
Total wire length on LAYER M4 = 32341 um.
Total wire length on LAYER M5 = 28348 um.
Total wire length on LAYER M6 = 19073 um.
Total wire length on LAYER M7 = 2385 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269910.
Up-via summary (total 269910):.

-----------------
 Active         0
     M1     95753
     M2     99738
     M3     46970
     M4     17948
     M5      8824
     M6       677
     M7         0
     M8         0
     M9         0
-----------------
           269910


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9307 violations.
    elapsed time = 00:00:08, memory = 10818.49 (MB).
    Completing 20% with 9307 violations.
    elapsed time = 00:00:17, memory = 10902.51 (MB).
    Completing 30% with 6329 violations.
    elapsed time = 00:00:32, memory = 11035.84 (MB).
    Completing 40% with 6329 violations.
    elapsed time = 00:00:41, memory = 11139.23 (MB).
    Completing 50% with 6329 violations.
    elapsed time = 00:00:49, memory = 10615.71 (MB).
    Completing 60% with 4638 violations.
    elapsed time = 00:01:22, memory = 11298.09 (MB).
    Completing 70% with 4638 violations.
    elapsed time = 00:01:31, memory = 11297.95 (MB).
    Completing 80% with 1593 violations.
    elapsed time = 00:01:43, memory = 11402.85 (MB).
    Completing 90% with 1593 violations.
    elapsed time = 00:01:52, memory = 11424.07 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:02:06, memory = 10807.72 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:27:28, elapsed time = 00:02:07, memory = 10807.72 (MB), peak = 11509.95 (MB)
Total wire length = 129082 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9634 um.
Total wire length on LAYER M3 = 37371 um.
Total wire length on LAYER M4 = 32315 um.
Total wire length on LAYER M5 = 28325 um.
Total wire length on LAYER M6 = 19049 um.
Total wire length on LAYER M7 = 2386 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269759.
Up-via summary (total 269759):.

-----------------
 Active         0
     M1     95753
     M2     99776
     M3     46856
     M4     17905
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269759


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 10807.72 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 10807.72 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 10807.73 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 10807.73 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:56, memory = 10807.76 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:56, memory = 10807.76 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:56, memory = 10807.76 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:56, memory = 10807.76 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:56, memory = 10807.76 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:57, memory = 10807.76 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:58, memory = 10807.76 (MB), peak = 11509.95 (MB)
Total wire length = 129082 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9634 um.
Total wire length on LAYER M3 = 37371 um.
Total wire length on LAYER M4 = 32315 um.
Total wire length on LAYER M5 = 28325 um.
Total wire length on LAYER M6 = 19049 um.
Total wire length on LAYER M7 = 2386 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269759.
Up-via summary (total 269759):.

-----------------
 Active         0
     M1     95753
     M2     99776
     M3     46856
     M4     17905
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269759


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:36, memory = 10807.76 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:36, memory = 10807.76 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:36, memory = 10807.76 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:36, memory = 10807.76 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:36, memory = 10807.76 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:36, memory = 10807.76 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:36, memory = 10807.76 (MB), peak = 11509.95 (MB)
Total wire length = 129082 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9634 um.
Total wire length on LAYER M3 = 37371 um.
Total wire length on LAYER M4 = 32315 um.
Total wire length on LAYER M5 = 28325 um.
Total wire length on LAYER M6 = 19049 um.
Total wire length on LAYER M7 = 2386 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269759.
Up-via summary (total 269759):.

-----------------
 Active         0
     M1     95753
     M2     99776
     M3     46856
     M4     17905
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269759


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 10807.76 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 10807.76 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:34, memory = 10807.76 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:34, memory = 10807.76 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:34, memory = 10807.76 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:34, memory = 10807.76 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:34, memory = 10807.76 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:34, memory = 10807.76 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:34, memory = 10807.76 (MB), peak = 11509.95 (MB)
Total wire length = 129082 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9634 um.
Total wire length on LAYER M3 = 37371 um.
Total wire length on LAYER M4 = 32315 um.
Total wire length on LAYER M5 = 28325 um.
Total wire length on LAYER M6 = 19049 um.
Total wire length on LAYER M7 = 2386 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269759.
Up-via summary (total 269759):.

-----------------
 Active         0
     M1     95753
     M2     99776
     M3     46856
     M4     17905
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269759


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:04, memory = 10807.76 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:04, memory = 10807.76 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:27, memory = 10807.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:27, memory = 10807.76 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:27, memory = 10807.76 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:27, memory = 10807.76 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:27, memory = 10807.76 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:27, memory = 10807.76 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:27, memory = 10807.76 (MB), peak = 11509.95 (MB)
Total wire length = 129085 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9634 um.
Total wire length on LAYER M3 = 37372 um.
Total wire length on LAYER M4 = 32317 um.
Total wire length on LAYER M5 = 28326 um.
Total wire length on LAYER M6 = 19048 um.
Total wire length on LAYER M7 = 2386 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269772.
Up-via summary (total 269772):.

-----------------
 Active         0
     M1     95753
     M2     99781
     M3     46863
     M4     17906
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269772


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:01, memory = 10807.76 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:01, memory = 10807.76 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:11, memory = 10807.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:11, memory = 10807.76 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:11, memory = 10807.76 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:13, memory = 10807.76 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:13, memory = 10807.76 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:16, memory = 10807.76 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:16, memory = 10807.76 (MB), peak = 11509.95 (MB)
Total wire length = 129085 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9634 um.
Total wire length on LAYER M3 = 37370 um.
Total wire length on LAYER M4 = 32317 um.
Total wire length on LAYER M5 = 28327 um.
Total wire length on LAYER M6 = 19048 um.
Total wire length on LAYER M7 = 2386 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269769.
Up-via summary (total 269769):.

-----------------
 Active         0
     M1     95753
     M2     99779
     M3     46862
     M4     17906
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269769


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 10807.76 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:01, memory = 10807.76 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:01, memory = 10807.76 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:03, memory = 10807.76 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:03, memory = 10807.76 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:03, memory = 10807.76 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:07, memory = 10807.76 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:07, memory = 10807.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:09, memory = 10807.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 10807.76 (MB), peak = 11509.95 (MB)
Total wire length = 129083 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9632 um.
Total wire length on LAYER M3 = 37371 um.
Total wire length on LAYER M4 = 32317 um.
Total wire length on LAYER M5 = 28329 um.
Total wire length on LAYER M6 = 19047 um.
Total wire length on LAYER M7 = 2385 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269778.
Up-via summary (total 269778):.

-----------------
 Active         0
     M1     95753
     M2     99783
     M3     46865
     M4     17908
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269778


[INFO DRT-0198] Complete detail routing.
Total wire length = 129083 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9632 um.
Total wire length on LAYER M3 = 37371 um.
Total wire length on LAYER M4 = 32317 um.
Total wire length on LAYER M5 = 28329 um.
Total wire length on LAYER M6 = 19047 um.
Total wire length on LAYER M7 = 2385 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269778.
Up-via summary (total 269778):.

-----------------
 Active         0
     M1     95753
     M2     99783
     M3     46865
     M4     17908
     M5      8798
     M6       671
     M7         0
     M8         0
     M9         0
-----------------
           269778


[INFO DRT-0267] cpu time = 02:38:59, elapsed time = 00:12:59, memory = 10807.76 (MB), peak = 11509.95 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 13:53.70[h:]min:sec. CPU time: user 9966.83 sys 68.89 (1203%). Peak memory: 11786188KB.
