

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 553738, -- Miss = 258266, rate = 0.4664, -- PendHits = 11027, rate = 0.0199-- ResFail = 79436, rate = 0.1435
Error Per = 50 || Flushes = 5165 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 418344, -- Miss = 192601, rate = 0.4604, -- PendHits = 7501, rate = 0.0179-- ResFail = 57004, rate = 0.1363
Error Per = 50 || Flushes = 3852 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 520005, -- Miss = 241590, rate = 0.4646, -- PendHits = 9501, rate = 0.0183-- ResFail = 73651, rate = 0.1416
Error Per = 50 || Flushes = 4831 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 570712, -- Miss = 266265, rate = 0.4665, -- PendHits = 11264, rate = 0.0197-- ResFail = 83059, rate = 0.1455
Error Per = 50 || Flushes = 5325 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 425374, -- Miss = 197208, rate = 0.4636, -- PendHits = 7792, rate = 0.0183-- ResFail = 60318, rate = 0.1418
Error Per = 50 || Flushes = 3944 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 453225, -- Miss = 210005, rate = 0.4634, -- PendHits = 8121, rate = 0.0179-- ResFail = 65409, rate = 0.1443
Error Per = 50 || Flushes = 4200 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 540456, -- Miss = 250975, rate = 0.4644, -- PendHits = 9803, rate = 0.0181-- ResFail = 73420, rate = 0.1358
Error Per = 50 || Flushes = 5019 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 505544, -- Miss = 233819, rate = 0.4625, -- PendHits = 9375, rate = 0.0185-- ResFail = 69548, rate = 0.1376
Error Per = 50 || Flushes = 4676 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 527402, -- Miss = 244572, rate = 0.4637, -- PendHits = 9790, rate = 0.0186-- ResFail = 75006, rate = 0.1422
Error Per = 50 || Flushes = 4891 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 456932, -- Miss = 210392, rate = 0.4604, -- PendHits = 8451, rate = 0.0185-- ResFail = 64138, rate = 0.1404
Error Per = 50 || Flushes = 4207 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 467936, -- Miss = 216016, rate = 0.4616, -- PendHits = 8714, rate = 0.0186-- ResFail = 65765, rate = 0.1405
Error Per = 50 || Flushes = 4320 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 422197, -- Miss = 195052, rate = 0.4620, -- PendHits = 7684, rate = 0.0182-- ResFail = 61435, rate = 0.1455
Error Per = 50 || Flushes = 3901 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 514212, -- Miss = 238121, rate = 0.4631, -- PendHits = 9472, rate = 0.0184-- ResFail = 71429, rate = 0.1389
Error Per = 50 || Flushes = 4762 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 476504, -- Miss = 220802, rate = 0.4634, -- PendHits = 8800, rate = 0.0185-- ResFail = 67157, rate = 0.1409
Error Per = 50 || Flushes = 4416 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 550493, -- Miss = 254144, rate = 0.4617, -- PendHits = 10845, rate = 0.0197-- ResFail = 76449, rate = 0.1389
Error Per = 50 || Flushes = 5082 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 409256, -- Miss = 188602, rate = 0.4608, -- PendHits = 7245, rate = 0.0177-- ResFail = 58605, rate = 0.1432
Error Per = 50 || Flushes = 3772 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 524079, -- Miss = 244907, rate = 0.4673, -- PendHits = 10150, rate = 0.0194-- ResFail = 75661, rate = 0.1444
Error Per = 50 || Flushes = 4898 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 454081, -- Miss = 214370, rate = 0.4721, -- PendHits = 8558, rate = 0.0188-- ResFail = 69023, rate = 0.1520
Error Per = 50 || Flushes = 4287 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 500124, -- Miss = 233090, rate = 0.4661, -- PendHits = 9156, rate = 0.0183-- ResFail = 71653, rate = 0.1433
Error Per = 50 || Flushes = 4661 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 503070, -- Miss = 235039, rate = 0.4672, -- PendHits = 9395, rate = 0.0187-- ResFail = 73985, rate = 0.1471
Error Per = 50 || Flushes = 4700 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 648787, -- Miss = 306798, rate = 0.4729, -- PendHits = 13229, rate = 0.0204-- ResFail = 97356, rate = 0.1501
Error Per = 50 || Flushes = 6135 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 506791, -- Miss = 237085, rate = 0.4678, -- PendHits = 10048, rate = 0.0198-- ResFail = 76865, rate = 0.1517
Error Per = 50 || Flushes = 4741 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 527154, -- Miss = 245096, rate = 0.4649, -- PendHits = 9890, rate = 0.0188-- ResFail = 75647, rate = 0.1435
Error Per = 50 || Flushes = 4901 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 517459, -- Miss = 241813, rate = 0.4673, -- PendHits = 9853, rate = 0.0190-- ResFail = 75482, rate = 0.1459
Error Per = 50 || Flushes = 4836 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 518775, -- Miss = 242149, rate = 0.4668, -- PendHits = 10080, rate = 0.0194-- ResFail = 75639, rate = 0.1458
Error Per = 50 || Flushes = 4842 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 540661, -- Miss = 251127, rate = 0.4645, -- PendHits = 10522, rate = 0.0195-- ResFail = 76980, rate = 0.1424
Error Per = 50 || Flushes = 5022 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 408553, -- Miss = 187180, rate = 0.4582, -- PendHits = 7028, rate = 0.0172-- ResFail = 56196, rate = 0.1375
Error Per = 50 || Flushes = 3743 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 491704, -- Miss = 230600, rate = 0.4690, -- PendHits = 9615, rate = 0.0196-- ResFail = 73160, rate = 0.1488
Error Per = 50 || Flushes = 4612 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 579139, -- Miss = 271118, rate = 0.4681, -- PendHits = 11378, rate = 0.0196-- ResFail = 84184, rate = 0.1454
Error Per = 50 || Flushes = 5422 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 515695, -- Miss = 241424, rate = 0.4682, -- PendHits = 9688, rate = 0.0188-- ResFail = 76565, rate = 0.1485
Error Per = 50 || Flushes = 4828 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a10/spmv_base_L1D_50__webGoogle
Extracting PTX file and ptxas options    1: spmv_base_L1D_50__webGoogle.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a10/spmv_base_L1D_50__webGoogle
self exe links to: /home/pars/Documents/expSetups/a10/spmv_base_L1D_50__webGoogle
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a10/spmv_base_L1D_50__webGoogle
Running md5sum using "md5sum /home/pars/Documents/expSetups/a10/spmv_base_L1D_50__webGoogle "
self exe links to: /home/pars/Documents/expSetups/a10/spmv_base_L1D_50__webGoogle
Extracting specific PTX file named spmv_base_L1D_50__webGoogle.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x56234404337b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_50__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_50__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_50__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc7e062cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc7e062c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc7e062b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc7e062b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc7e062a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc7e062a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56234404337b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Simulation cycle for kernel 0 is = 2170000
Simulation cycle for kernel 0 is = 2175000
Simulation cycle for kernel 0 is = 2180000
Simulation cycle for kernel 0 is = 2185000
Simulation cycle for kernel 0 is = 2190000
Simulation cycle for kernel 0 is = 2195000
Simulation cycle for kernel 0 is = 2200000
Simulation cycle for kernel 0 is = 2205000
Simulation cycle for kernel 0 is = 2210000
Simulation cycle for kernel 0 is = 2215000
Simulation cycle for kernel 0 is = 2220000
Simulation cycle for kernel 0 is = 2225000
Simulation cycle for kernel 0 is = 2230000
Simulation cycle for kernel 0 is = 2235000
Simulation cycle for kernel 0 is = 2240000
Simulation cycle for kernel 0 is = 2245000
Simulation cycle for kernel 0 is = 2250000
Simulation cycle for kernel 0 is = 2255000
Simulation cycle for kernel 0 is = 2260000
Simulation cycle for kernel 0 is = 2265000
Simulation cycle for kernel 0 is = 2270000
Simulation cycle for kernel 0 is = 2275000
Simulation cycle for kernel 0 is = 2280000
Simulation cycle for kernel 0 is = 2285000
Simulation cycle for kernel 0 is = 2290000
Simulation cycle for kernel 0 is = 2295000
Simulation cycle for kernel 0 is = 2300000
Simulation cycle for kernel 0 is = 2305000
Simulation cycle for kernel 0 is = 2310000
Simulation cycle for kernel 0 is = 2315000
Simulation cycle for kernel 0 is = 2320000
Simulation cycle for kernel 0 is = 2325000
Simulation cycle for kernel 0 is = 2330000
Simulation cycle for kernel 0 is = 2335000
Simulation cycle for kernel 0 is = 2340000
Simulation cycle for kernel 0 is = 2345000
Simulation cycle for kernel 0 is = 2350000
Simulation cycle for kernel 0 is = 2355000
Simulation cycle for kernel 0 is = 2360000
Simulation cycle for kernel 0 is = 2365000
Simulation cycle for kernel 0 is = 2370000
Simulation cycle for kernel 0 is = 2375000
Simulation cycle for kernel 0 is = 2380000
Simulation cycle for kernel 0 is = 2385000
Simulation cycle for kernel 0 is = 2390000
Simulation cycle for kernel 0 is = 2395000
Simulation cycle for kernel 0 is = 2400000
Simulation cycle for kernel 0 is = 2405000
Simulation cycle for kernel 0 is = 2410000
Simulation cycle for kernel 0 is = 2415000
Simulation cycle for kernel 0 is = 2420000
Simulation cycle for kernel 0 is = 2425000
Simulation cycle for kernel 0 is = 2430000
Simulation cycle for kernel 0 is = 2435000
Simulation cycle for kernel 0 is = 2440000
Simulation cycle for kernel 0 is = 2445000
Simulation cycle for kernel 0 is = 2450000
Simulation cycle for kernel 0 is = 2455000
Simulation cycle for kernel 0 is = 2460000
Simulation cycle for kernel 0 is = 2465000
Simulation cycle for kernel 0 is = 2470000
Simulation cycle for kernel 0 is = 2475000
Simulation cycle for kernel 0 is = 2480000
Simulation cycle for kernel 0 is = 2485000
Simulation cycle for kernel 0 is = 2490000
Simulation cycle for kernel 0 is = 2495000
Simulation cycle for kernel 0 is = 2500000
Simulation cycle for kernel 0 is = 2505000
Simulation cycle for kernel 0 is = 2510000
Simulation cycle for kernel 0 is = 2515000
Simulation cycle for kernel 0 is = 2520000
Simulation cycle for kernel 0 is = 2525000
Simulation cycle for kernel 0 is = 2530000
Simulation cycle for kernel 0 is = 2535000
Simulation cycle for kernel 0 is = 2540000
Simulation cycle for kernel 0 is = 2545000
Simulation cycle for kernel 0 is = 2550000
Simulation cycle for kernel 0 is = 2555000
Simulation cycle for kernel 0 is = 2560000
Simulation cycle for kernel 0 is = 2565000
Simulation cycle for kernel 0 is = 2570000
Simulation cycle for kernel 0 is = 2575000
Simulation cycle for kernel 0 is = 2580000
Simulation cycle for kernel 0 is = 2585000
Simulation cycle for kernel 0 is = 2590000
Simulation cycle for kernel 0 is = 2595000
Simulation cycle for kernel 0 is = 2600000
Simulation cycle for kernel 0 is = 2605000
Simulation cycle for kernel 0 is = 2610000
Simulation cycle for kernel 0 is = 2615000
Simulation cycle for kernel 0 is = 2620000
Simulation cycle for kernel 0 is = 2625000
Simulation cycle for kernel 0 is = 2630000
Simulation cycle for kernel 0 is = 2635000
Simulation cycle for kernel 0 is = 2640000
Simulation cycle for kernel 0 is = 2645000
Simulation cycle for kernel 0 is = 2650000
Simulation cycle for kernel 0 is = 2655000
Simulation cycle for kernel 0 is = 2660000
Simulation cycle for kernel 0 is = 2665000
Simulation cycle for kernel 0 is = 2670000
Simulation cycle for kernel 0 is = 2675000
Simulation cycle for kernel 0 is = 2680000
Simulation cycle for kernel 0 is = 2685000
Simulation cycle for kernel 0 is = 2690000
Simulation cycle for kernel 0 is = 2695000
Simulation cycle for kernel 0 is = 2700000
Simulation cycle for kernel 0 is = 2705000
Simulation cycle for kernel 0 is = 2710000
Simulation cycle for kernel 0 is = 2715000
Simulation cycle for kernel 0 is = 2720000
Simulation cycle for kernel 0 is = 2725000
Simulation cycle for kernel 0 is = 2730000
Simulation cycle for kernel 0 is = 2735000
Simulation cycle for kernel 0 is = 2740000
Simulation cycle for kernel 0 is = 2745000
Simulation cycle for kernel 0 is = 2750000
Simulation cycle for kernel 0 is = 2755000
Simulation cycle for kernel 0 is = 2760000
Simulation cycle for kernel 0 is = 2765000
Simulation cycle for kernel 0 is = 2770000
Simulation cycle for kernel 0 is = 2775000
Simulation cycle for kernel 0 is = 2780000
Simulation cycle for kernel 0 is = 2785000
Simulation cycle for kernel 0 is = 2790000
Simulation cycle for kernel 0 is = 2795000
Simulation cycle for kernel 0 is = 2800000
Simulation cycle for kernel 0 is = 2805000
Simulation cycle for kernel 0 is = 2810000
Simulation cycle for kernel 0 is = 2815000
Simulation cycle for kernel 0 is = 2820000
Simulation cycle for kernel 0 is = 2825000
Simulation cycle for kernel 0 is = 2830000
Simulation cycle for kernel 0 is = 2835000
Simulation cycle for kernel 0 is = 2840000
Simulation cycle for kernel 0 is = 2845000
Simulation cycle for kernel 0 is = 2850000
Simulation cycle for kernel 0 is = 2855000
Simulation cycle for kernel 0 is = 2860000
Simulation cycle for kernel 0 is = 2865000
Simulation cycle for kernel 0 is = 2870000
Simulation cycle for kernel 0 is = 2875000
Simulation cycle for kernel 0 is = 2880000
Simulation cycle for kernel 0 is = 2885000
Simulation cycle for kernel 0 is = 2890000
Simulation cycle for kernel 0 is = 2895000
Simulation cycle for kernel 0 is = 2900000
Simulation cycle for kernel 0 is = 2905000
Simulation cycle for kernel 0 is = 2910000
Simulation cycle for kernel 0 is = 2915000
Simulation cycle for kernel 0 is = 2920000
Simulation cycle for kernel 0 is = 2925000
Simulation cycle for kernel 0 is = 2930000
Simulation cycle for kernel 0 is = 2935000
Simulation cycle for kernel 0 is = 2940000
Simulation cycle for kernel 0 is = 2945000
Simulation cycle for kernel 0 is = 2950000
Simulation cycle for kernel 0 is = 2955000
Simulation cycle for kernel 0 is = 2960000
Simulation cycle for kernel 0 is = 2965000
Simulation cycle for kernel 0 is = 2970000
Simulation cycle for kernel 0 is = 2975000
Simulation cycle for kernel 0 is = 2980000
Simulation cycle for kernel 0 is = 2985000
Simulation cycle for kernel 0 is = 2990000
Simulation cycle for kernel 0 is = 2995000
Simulation cycle for kernel 0 is = 3000000
Simulation cycle for kernel 0 is = 3005000
Simulation cycle for kernel 0 is = 3010000
Simulation cycle for kernel 0 is = 3015000
Simulation cycle for kernel 0 is = 3020000
Simulation cycle for kernel 0 is = 3025000
Simulation cycle for kernel 0 is = 3030000
Simulation cycle for kernel 0 is = 3035000
Simulation cycle for kernel 0 is = 3040000
Simulation cycle for kernel 0 is = 3045000
Simulation cycle for kernel 0 is = 3050000
Simulation cycle for kernel 0 is = 3055000
Simulation cycle for kernel 0 is = 3060000
Simulation cycle for kernel 0 is = 3065000
Simulation cycle for kernel 0 is = 3070000
Simulation cycle for kernel 0 is = 3075000
Simulation cycle for kernel 0 is = 3080000
Simulation cycle for kernel 0 is = 3085000
Simulation cycle for kernel 0 is = 3090000
Simulation cycle for kernel 0 is = 3095000
Simulation cycle for kernel 0 is = 3100000
Simulation cycle for kernel 0 is = 3105000
Simulation cycle for kernel 0 is = 3110000
Simulation cycle for kernel 0 is = 3115000
Simulation cycle for kernel 0 is = 3120000
Simulation cycle for kernel 0 is = 3125000
Simulation cycle for kernel 0 is = 3130000
Simulation cycle for kernel 0 is = 3135000
Simulation cycle for kernel 0 is = 3140000
Simulation cycle for kernel 0 is = 3145000
Simulation cycle for kernel 0 is = 3150000
Simulation cycle for kernel 0 is = 3155000
Simulation cycle for kernel 0 is = 3160000
Simulation cycle for kernel 0 is = 3165000
Simulation cycle for kernel 0 is = 3170000
Simulation cycle for kernel 0 is = 3175000
Simulation cycle for kernel 0 is = 3180000
Simulation cycle for kernel 0 is = 3185000
Simulation cycle for kernel 0 is = 3190000
Simulation cycle for kernel 0 is = 3195000
Simulation cycle for kernel 0 is = 3200000
Simulation cycle for kernel 0 is = 3205000
Simulation cycle for kernel 0 is = 3210000
Simulation cycle for kernel 0 is = 3215000
Simulation cycle for kernel 0 is = 3220000
Simulation cycle for kernel 0 is = 3225000
Simulation cycle for kernel 0 is = 3230000
Simulation cycle for kernel 0 is = 3235000
Simulation cycle for kernel 0 is = 3240000
Simulation cycle for kernel 0 is = 3245000
Simulation cycle for kernel 0 is = 3250000
Simulation cycle for kernel 0 is = 3255000
Simulation cycle for kernel 0 is = 3260000
Simulation cycle for kernel 0 is = 3265000
Simulation cycle for kernel 0 is = 3270000
Simulation cycle for kernel 0 is = 3275000
Simulation cycle for kernel 0 is = 3280000
Simulation cycle for kernel 0 is = 3285000
Simulation cycle for kernel 0 is = 3290000
Simulation cycle for kernel 0 is = 3295000
Simulation cycle for kernel 0 is = 3300000
Simulation cycle for kernel 0 is = 3305000
Simulation cycle for kernel 0 is = 3310000
Simulation cycle for kernel 0 is = 3315000
Simulation cycle for kernel 0 is = 3320000
Simulation cycle for kernel 0 is = 3325000
Simulation cycle for kernel 0 is = 3330000
Simulation cycle for kernel 0 is = 3335000
Simulation cycle for kernel 0 is = 3340000
Simulation cycle for kernel 0 is = 3345000
Simulation cycle for kernel 0 is = 3350000
Simulation cycle for kernel 0 is = 3355000
Simulation cycle for kernel 0 is = 3360000
Simulation cycle for kernel 0 is = 3365000
Simulation cycle for kernel 0 is = 3370000
Simulation cycle for kernel 0 is = 3375000
Simulation cycle for kernel 0 is = 3380000
Simulation cycle for kernel 0 is = 3385000
Simulation cycle for kernel 0 is = 3390000
Simulation cycle for kernel 0 is = 3395000
Simulation cycle for kernel 0 is = 3400000
Simulation cycle for kernel 0 is = 3405000
Simulation cycle for kernel 0 is = 3410000
Simulation cycle for kernel 0 is = 3415000
Simulation cycle for kernel 0 is = 3420000
Simulation cycle for kernel 0 is = 3425000
Simulation cycle for kernel 0 is = 3430000
Simulation cycle for kernel 0 is = 3435000
Simulation cycle for kernel 0 is = 3440000
Simulation cycle for kernel 0 is = 3445000
Simulation cycle for kernel 0 is = 3450000
Simulation cycle for kernel 0 is = 3455000
Simulation cycle for kernel 0 is = 3460000
Simulation cycle for kernel 0 is = 3465000
Simulation cycle for kernel 0 is = 3470000
Simulation cycle for kernel 0 is = 3475000
Simulation cycle for kernel 0 is = 3480000
Simulation cycle for kernel 0 is = 3485000
Simulation cycle for kernel 0 is = 3490000
Simulation cycle for kernel 0 is = 3495000
Simulation cycle for kernel 0 is = 3500000
Simulation cycle for kernel 0 is = 3505000
Simulation cycle for kernel 0 is = 3510000
Simulation cycle for kernel 0 is = 3515000
Simulation cycle for kernel 0 is = 3520000
Simulation cycle for kernel 0 is = 3525000
Simulation cycle for kernel 0 is = 3530000
Simulation cycle for kernel 0 is = 3535000
Simulation cycle for kernel 0 is = 3540000
Simulation cycle for kernel 0 is = 3545000
Simulation cycle for kernel 0 is = 3550000
Simulation cycle for kernel 0 is = 3555000
Simulation cycle for kernel 0 is = 3560000
Simulation cycle for kernel 0 is = 3565000
Simulation cycle for kernel 0 is = 3570000
Simulation cycle for kernel 0 is = 3575000
Simulation cycle for kernel 0 is = 3580000
Simulation cycle for kernel 0 is = 3585000
Simulation cycle for kernel 0 is = 3590000
Simulation cycle for kernel 0 is = 3595000
Simulation cycle for kernel 0 is = 3600000
Simulation cycle for kernel 0 is = 3605000
Simulation cycle for kernel 0 is = 3610000
Simulation cycle for kernel 0 is = 3615000
Simulation cycle for kernel 0 is = 3620000
Simulation cycle for kernel 0 is = 3625000
Simulation cycle for kernel 0 is = 3630000
Simulation cycle for kernel 0 is = 3635000
Simulation cycle for kernel 0 is = 3640000
Simulation cycle for kernel 0 is = 3645000
Simulation cycle for kernel 0 is = 3650000
Simulation cycle for kernel 0 is = 3655000
Simulation cycle for kernel 0 is = 3660000
Simulation cycle for kernel 0 is = 3665000
Simulation cycle for kernel 0 is = 3670000
Simulation cycle for kernel 0 is = 3675000
Simulation cycle for kernel 0 is = 3680000
Simulation cycle for kernel 0 is = 3685000
Simulation cycle for kernel 0 is = 3690000
Simulation cycle for kernel 0 is = 3695000
Simulation cycle for kernel 0 is = 3700000
Simulation cycle for kernel 0 is = 3705000
Simulation cycle for kernel 0 is = 3710000
Simulation cycle for kernel 0 is = 3715000
Simulation cycle for kernel 0 is = 3720000
Simulation cycle for kernel 0 is = 3725000
Simulation cycle for kernel 0 is = 3730000
Simulation cycle for kernel 0 is = 3735000
Simulation cycle for kernel 0 is = 3740000
Simulation cycle for kernel 0 is = 3745000
Simulation cycle for kernel 0 is = 3750000
Simulation cycle for kernel 0 is = 3755000
Simulation cycle for kernel 0 is = 3760000
Simulation cycle for kernel 0 is = 3765000
Simulation cycle for kernel 0 is = 3770000
Simulation cycle for kernel 0 is = 3775000
Simulation cycle for kernel 0 is = 3780000
Simulation cycle for kernel 0 is = 3785000
Simulation cycle for kernel 0 is = 3790000
Simulation cycle for kernel 0 is = 3795000
Simulation cycle for kernel 0 is = 3800000
Simulation cycle for kernel 0 is = 3805000
Simulation cycle for kernel 0 is = 3810000
Simulation cycle for kernel 0 is = 3815000
Simulation cycle for kernel 0 is = 3820000
Simulation cycle for kernel 0 is = 3825000
Simulation cycle for kernel 0 is = 3830000
Simulation cycle for kernel 0 is = 3835000
Simulation cycle for kernel 0 is = 3840000
Simulation cycle for kernel 0 is = 3845000
Simulation cycle for kernel 0 is = 3850000
Simulation cycle for kernel 0 is = 3855000
Simulation cycle for kernel 0 is = 3860000
Simulation cycle for kernel 0 is = 3865000
Simulation cycle for kernel 0 is = 3870000
Simulation cycle for kernel 0 is = 3875000
Simulation cycle for kernel 0 is = 3880000
Simulation cycle for kernel 0 is = 3885000
Simulation cycle for kernel 0 is = 3890000
Simulation cycle for kernel 0 is = 3895000
Simulation cycle for kernel 0 is = 3900000
Simulation cycle for kernel 0 is = 3905000
Simulation cycle for kernel 0 is = 3910000
Simulation cycle for kernel 0 is = 3915000
Simulation cycle for kernel 0 is = 3920000
Simulation cycle for kernel 0 is = 3925000
Simulation cycle for kernel 0 is = 3930000
Simulation cycle for kernel 0 is = 3935000
Simulation cycle for kernel 0 is = 3940000
Simulation cycle for kernel 0 is = 3945000
Simulation cycle for kernel 0 is = 3950000
Simulation cycle for kernel 0 is = 3955000
Simulation cycle for kernel 0 is = 3960000
Simulation cycle for kernel 0 is = 3965000
Simulation cycle for kernel 0 is = 3970000
Simulation cycle for kernel 0 is = 3975000
Simulation cycle for kernel 0 is = 3980000
Simulation cycle for kernel 0 is = 3985000
Simulation cycle for kernel 0 is = 3990000
Simulation cycle for kernel 0 is = 3995000
Simulation cycle for kernel 0 is = 4000000
Simulation cycle for kernel 0 is = 4005000
Simulation cycle for kernel 0 is = 4010000
Simulation cycle for kernel 0 is = 4015000
Simulation cycle for kernel 0 is = 4020000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 4021998
gpu_sim_insn = 74062928
gpu_ipc =      18.4145
gpu_tot_sim_cycle = 4021998
gpu_tot_sim_insn = 74062928
gpu_tot_ipc =      18.4145
gpu_tot_issued_cta = 3580
gpu_occupancy = 28.3916% 
gpu_tot_occupancy = 28.3916% 
max_total_param_size = 0
gpu_stall_dramfull = 70050
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5591
partiton_level_parallism_total  =       1.5591
partiton_level_parallism_util =       2.6559
partiton_level_parallism_util_total  =       2.6559
L2_BW  =      68.1019 GB/Sec
L2_BW_total  =      68.1019 GB/Sec
gpu_total_sim_rate=3760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 562484, Miss = 242384, Miss_rate = 0.431, Pending_hits = 10840, Reservation_fails = 78505
	L1D_cache_core[1]: Access = 417958, Miss = 177626, Miss_rate = 0.425, Pending_hits = 7862, Reservation_fails = 62230
	L1D_cache_core[2]: Access = 487564, Miss = 205147, Miss_rate = 0.421, Pending_hits = 9057, Reservation_fails = 71328
	L1D_cache_core[3]: Access = 513886, Miss = 212507, Miss_rate = 0.414, Pending_hits = 9750, Reservation_fails = 71612
	L1D_cache_core[4]: Access = 430408, Miss = 184999, Miss_rate = 0.430, Pending_hits = 8143, Reservation_fails = 62232
	L1D_cache_core[5]: Access = 508650, Miss = 214836, Miss_rate = 0.422, Pending_hits = 9782, Reservation_fails = 70523
	L1D_cache_core[6]: Access = 512158, Miss = 220326, Miss_rate = 0.430, Pending_hits = 9835, Reservation_fails = 72039
	L1D_cache_core[7]: Access = 480759, Miss = 206617, Miss_rate = 0.430, Pending_hits = 9316, Reservation_fails = 66834
	L1D_cache_core[8]: Access = 557319, Miss = 250384, Miss_rate = 0.449, Pending_hits = 11385, Reservation_fails = 84178
	L1D_cache_core[9]: Access = 495629, Miss = 209603, Miss_rate = 0.423, Pending_hits = 9372, Reservation_fails = 69355
	L1D_cache_core[10]: Access = 456521, Miss = 185633, Miss_rate = 0.407, Pending_hits = 8245, Reservation_fails = 61876
	L1D_cache_core[11]: Access = 471064, Miss = 203558, Miss_rate = 0.432, Pending_hits = 9043, Reservation_fails = 66194
	L1D_cache_core[12]: Access = 503024, Miss = 209581, Miss_rate = 0.417, Pending_hits = 9585, Reservation_fails = 70014
	L1D_cache_core[13]: Access = 485641, Miss = 198321, Miss_rate = 0.408, Pending_hits = 9015, Reservation_fails = 65757
	L1D_cache_core[14]: Access = 523742, Miss = 224540, Miss_rate = 0.429, Pending_hits = 10091, Reservation_fails = 73620
	L1D_cache_core[15]: Access = 524499, Miss = 229803, Miss_rate = 0.438, Pending_hits = 10438, Reservation_fails = 79093
	L1D_cache_core[16]: Access = 520865, Miss = 215867, Miss_rate = 0.414, Pending_hits = 9607, Reservation_fails = 68615
	L1D_cache_core[17]: Access = 455670, Miss = 184069, Miss_rate = 0.404, Pending_hits = 8209, Reservation_fails = 61405
	L1D_cache_core[18]: Access = 497158, Miss = 202964, Miss_rate = 0.408, Pending_hits = 9137, Reservation_fails = 68785
	L1D_cache_core[19]: Access = 519282, Miss = 227627, Miss_rate = 0.438, Pending_hits = 10271, Reservation_fails = 76662
	L1D_cache_core[20]: Access = 515054, Miss = 214714, Miss_rate = 0.417, Pending_hits = 9651, Reservation_fails = 70680
	L1D_cache_core[21]: Access = 510338, Miss = 211293, Miss_rate = 0.414, Pending_hits = 9791, Reservation_fails = 70358
	L1D_cache_core[22]: Access = 460776, Miss = 197187, Miss_rate = 0.428, Pending_hits = 8651, Reservation_fails = 68836
	L1D_cache_core[23]: Access = 521613, Miss = 220526, Miss_rate = 0.423, Pending_hits = 10014, Reservation_fails = 73195
	L1D_cache_core[24]: Access = 482040, Miss = 193394, Miss_rate = 0.401, Pending_hits = 8674, Reservation_fails = 64670
	L1D_cache_core[25]: Access = 501085, Miss = 209867, Miss_rate = 0.419, Pending_hits = 9540, Reservation_fails = 69605
	L1D_cache_core[26]: Access = 504682, Miss = 224857, Miss_rate = 0.446, Pending_hits = 10093, Reservation_fails = 76436
	L1D_cache_core[27]: Access = 453539, Miss = 184049, Miss_rate = 0.406, Pending_hits = 8295, Reservation_fails = 62161
	L1D_cache_core[28]: Access = 454782, Miss = 182859, Miss_rate = 0.402, Pending_hits = 8179, Reservation_fails = 61752
	L1D_cache_core[29]: Access = 526613, Miss = 225561, Miss_rate = 0.428, Pending_hits = 10379, Reservation_fails = 76752
	L1D_total_cache_accesses = 14854803
	L1D_total_cache_misses = 6270699
	L1D_total_cache_miss_rate = 0.4221
	L1D_total_cache_pending_hits = 282250
	L1D_total_cache_reservation_fails = 2095302
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8301814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 282250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4836322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2095199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1319863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 282250
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 85885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14740249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1561402
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 533797
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 103
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17830, 9478, 10957, 11567, 8567, 25561, 24790, 17772, 19202, 20351, 25819, 18117, 13895, 20623, 17595, 25669, 13871, 14857, 16510, 17943, 17160, 14166, 29253, 17624, 15693, 21256, 21546, 20444, 21662, 17892, 14139, 14313, 
gpgpu_n_tot_thrd_icount = 503888576
gpgpu_n_tot_w_icount = 15746518
gpgpu_n_stall_shd_mem = 3546171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6156185
gpgpu_n_mem_write_global = 114554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18048963
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5498880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3173701
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 372470
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1239296	W0_Idle:64063938	W0_Scoreboard:279797124	W1:8787456	W2:1766996	W3:913537	W4:611094	W5:447238	W6:343457	W7:282916	W8:234298	W9:197718	W10:166559	W11:139192	W12:111819	W13:81026	W14:61511	W15:42019	W16:33424	W17:28836	W18:32487	W19:41835	W20:55598	W21:69364	W22:80053	W23:85518	W24:82794	W25:74976	W26:61902	W27:45519	W28:32208	W29:19400	W30:9520	W31:3641	W32:802607
single_issue_nums: WS0:3959339	WS1:3867972	WS2:3997493	WS3:3921714	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49249480 {8:6156185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4582160 {40:114554,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 246247400 {40:6156185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 916432 {8:114554,}
maxmflatency = 3851 
max_icnt2mem_latency = 1712 
maxmrqlatency = 3174 
max_icnt2sh_latency = 127 
averagemflatency = 340 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:3033125 	58911 	111109 	245530 	414717 	188445 	55281 	27767 	16605 	857 	83 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1973154 	4206995 	54481 	31995 	4114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5746557 	422932 	75573 	14882 	9756 	1039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5142220 	572424 	328426 	188966 	37243 	1460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	3992 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        64        49        54        64        64        64        64        64        64        38        38        41        28        64        64 
dram[1]:        51        56        35        60        64        64        64        64        64        64        27        39        31        30        64        64 
dram[2]:        42        57        64        64        64        64        64        64        64        64        41        27        29        38        64        64 
dram[3]:        41        64        35        60        64        64        64        64        64        64        30        31        35        35        64        64 
dram[4]:        44        64        45        49        64        64        64        64        64        64        31        27        31        26        64        64 
dram[5]:        46        56        56        58        64        64        64        64        64        64        31        26        28        29        64        64 
dram[6]:        51        62        62        40        64        64        64        64        64        64        31        28        24        31        64        64 
dram[7]:        46        64        40        58        64        64        64        64        64        64        27        35        32        24        64        64 
dram[8]:        43        64        43        51        64        64        64        64        64        64        32        32        25        36        64        64 
dram[9]:        56        64        56        58        64        64        64        64        64        64        31        30        26        29        64        64 
dram[10]:        56        64        62        39        64        64        64        64        64        64        35        28        32        32        64        64 
dram[11]:        50        40        41        58        64        64        64        64        64        64        33        28        37        32        64        64 
maximum service time to same row:
dram[0]:    205910    160243    241419    223992    231452    224629    183672    157995    186930    137997    230831    226689    250863    263384    221279    237682 
dram[1]:    457057    210341    251653    265245    171016    224185    129467    118902    150466    165829    222954    155922    229533    328796    140738    264039 
dram[2]:    223103    147824    218459    150557    101852    145201    138992    141480    247073    193642    167376    183145    243518    279852    219772    271124 
dram[3]:    233387    139748    212850    217026    217994    265551    159734    155195    189730    215646    144744    153326    169097    246233     88149    127312 
dram[4]:    215268    234784    128917    236622    207128    172172    177427    185916    231233    308946    144519    170548    241139    241474    212969    263877 
dram[5]:    160263    211628    225189    153936    229941    202741    192336    141595    226026    248525    174276    161683    243547    242518     78582    233654 
dram[6]:    216389    151328    262746    278346    248677    230383    158105    225591    219137    234633    100681    135030    176354    215581    156630    274193 
dram[7]:    262705    187422    215020     74542    225697    230383    257144    227461    157045    175240    137388    190059    241399    240240    120853    286986 
dram[8]:    234858    309136    238460    233089    233394    253295    227151    164758    149690    115108    222279    150816    245222    250056    273883    178329 
dram[9]:    232904    231090    179732    213700    160731    217260    230128    142686    136934    180724    167212    178874    225200    250956    207030    336746 
dram[10]:    270110    220300    233721    249458    203710    277579    231776    193639    141566    144694    231303    199814    219930    255020    150680    219567 
dram[11]:    210340    169661    211379    229380     76864    280253    159984    206397    142469    117865    137650    212064    222999    177778    252271    276785 
average row accesses per activate:
dram[0]:  1.307762  1.315585  1.298167  1.313102  1.305282  1.320335  1.302333  1.304868  1.271269  1.277130  1.276674  1.284316  1.292628  1.296728  1.322785  1.320414 
dram[1]:  1.318356  1.309275  1.296028  1.295468  1.319528  1.311555  1.305919  1.313371  1.280060  1.272869  1.278386  1.276715  1.294786  1.300901  1.316942  1.326911 
dram[2]:  1.312952  1.320465  1.304896  1.307767  1.305274  1.309903  1.314842  1.316053  1.280345  1.276005  1.280539  1.285076  1.284868  1.290473  1.323408  1.324632 
dram[3]:  1.312152  1.304909  1.307303  1.307193  1.308900  1.302381  1.302271  1.313976  1.272060  1.270581  1.283997  1.277369  1.293020  1.285381  1.318781  1.320410 
dram[4]:  1.309499  1.303186  1.300116  1.305657  1.298638  1.306447  1.302090  1.315088  1.269924  1.270526  1.272789  1.281026  1.274896  1.292878  1.303368  1.322339 
dram[5]:  1.302126  1.305483  1.310128  1.314273  1.307765  1.304238  1.313429  1.321019  1.268771  1.284357  1.277113  1.281255  1.292940  1.301549  1.324524  1.332734 
dram[6]:  1.306381  1.300812  1.310704  1.297898  1.302800  1.309244  1.306165  1.306204  1.269035  1.278399  1.280711  1.284937  1.291159  1.291087  1.322889  1.329851 
dram[7]:  1.299474  1.303370  1.303056  1.310143  1.306117  1.304369  1.313367  1.299951  1.281366  1.277961  1.282165  1.285583  1.283707  1.286049  1.320041  1.312353 
dram[8]:  1.293680  1.305987  1.291203  1.297931  1.299738  1.305118  1.296709  1.315753  1.265913  1.276479  1.273463  1.282681  1.287844  1.293232  1.319635  1.329719 
dram[9]:  1.309293  1.305634  1.301328  1.303453  1.302050  1.311430  1.306553  1.310016  1.270228  1.276422  1.269254  1.276301  1.294943  1.293760  1.319149  1.318854 
dram[10]:  1.305033  1.311084  1.298437  1.304603  1.312472  1.298087  1.307320  1.320187  1.273622  1.286976  1.274430  1.284520  1.293974  1.290745  1.323982  1.330411 
dram[11]:  1.317145  1.309249  1.304053  1.296964  1.300860  1.302819  1.306851  1.304096  1.278424  1.277507  1.278987  1.285907  1.290266  1.301541  1.315707  1.313273 
average row locality = 4152455/3197425 = 1.298687
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21543     21215     21105     20839     20563     20815     20567     21111     22122     22216     22411     22162     21540     21531     20322     20998 
dram[1]:     21145     21613     21486     21693     20884     20854     20927     20581     22723     22718     22611     22939     21953     21658     21185     20638 
dram[2]:     21272     21186     21068     21388     20820     20690     20666     20851     22408     22893     22656     22571     21749     21971     20685     21050 
dram[3]:     21504     21586     21567     21407     20623     20698     20959     20605     22720     22513     22716     22947     21620     21885     20835     20853 
dram[4]:     20923     21440     21119     21272     21116     20831     20847     20975     22260     22573     22224     22420     22140     21562     21240     20648 
dram[5]:     21581     21390     21495     21021     20469     20969     20356     20345     22803     22304     22913     22515     21296     21608     20790     20605 
dram[6]:     21153     21454     21110     21526     20934     20491     21042     20656     22323     22848     22125     22752     21872     21478     21162     20718 
dram[7]:     21322     20995     21389     21115     20844     21202     20401     20936     22253     22366     22667     22167     21596     21781     20563     21109 
dram[8]:     21580     21698     21429     21560     20671     20841     20899     20437     22926     22405     22842     22689     21621     21751     20648     20932 
dram[9]:     21300     21509     21310     21522     20875     20693     21031     20980     22541     22718     22747     22906     21539     21558     20921     20881 
dram[10]:     21700     21192     21710     20968     20723     20690     20645     20443     22757     22149     22718     22443     21604     21621     20559     20630 
dram[11]:     20915     21387     21219     21430     20742     20606     20878     20998     22503     22626     22370     22686     21760     21644     20892     20747 
total dram reads = 4123945
bank skew: 22947/20322 = 1.13
chip skew: 345608/341060 = 1.01
number of total write accesses:
dram[0]:       632       632       584       588       576       576       576       576       572       576       576       576       596       596       640       636 
dram[1]:       628       620       584       584       576       576       576       576       576       576       572       576       596       596       640       640 
dram[2]:       632       632       588       588       576       576       576       576       576       576       576       576       596       596       640       640 
dram[3]:       628       636       584       584       576       576       572       576       576       576       572       576       592       596       640       640 
dram[4]:       624       636       588       584       576       576       576       576       576       576       576       576       596       592       640       636 
dram[5]:       632       628       588       592       576       576       576       576       576       576       576       576       600       600       640       636 
dram[6]:       632       636       588       580       576       576       576       576       576       576       576       572       600       596       636       632 
dram[7]:       628       640       576       584       576       576       576       576       576       576       576       572       600       600       636       636 
dram[8]:       636       636       586       576       572       576       576       576       576       576       576       576       600       584       640       640 
dram[9]:       632       632       580       576       576       572       572       576       576       576       576       576       600       600       636       640 
dram[10]:       632       636       576       588       576       572       576       576       576       576       576       576       596       600       640       636 
dram[11]:       632       632       576       580       568       576       576       576       572       572       576       576       600       596       632       636 
total dram writes = 114038
bank skew: 640/568 = 1.13
chip skew: 9524/9476 = 1.01
average mf latency per bank:
dram[0]:        507       497       502       494       515       508       495       503       498       506       505       508       510       504       498       509
dram[1]:        500       502       500       497       496       502       505       508       518       498       500       505       503       509       512       498
dram[2]:        498       501       497       501       504       507       494       507       504       513       505       501       511       510       511       505
dram[3]:        506       504       504       491       499       499       499       490       510       498       508       503       519       516       514       502
dram[4]:        498       498       497       510       511       504       501       514       508       512       504       495       505       506       510       499
dram[5]:        501       503       499       493       500       503       504       495       505       507       504       503       503       510       505       515
dram[6]:        496       498       498       504       500       501       502       508       510       497       497       505       510       512       507       509
dram[7]:        510       509       510       495       512       507       509       500       504       512       507       502       513       502       520       512
dram[8]:        496       509       503       498       495       514       505       494       509       494       502       506       507       508       508       509
dram[9]:        496       495       494       497       505       491       495       505       506       505       504       500       505       502       510       497
dram[10]:        506       499       502       493       499       503       496       495       505       498       499       509       503       514       499       510
dram[11]:        502       499       494       501       499       492       514       503       513       509       502       499       504       508       507       504
maximum mf latency per bank:
dram[0]:       2859      2644      2893      2512      3044      2723      2672      2663      2533      2802      2934      2601      2679      3155      2678      2661
dram[1]:       2525      2848      2498      2441      2412      2588      2305      2657      2732      2840      2798      2754      2681      3018      2636      2601
dram[2]:       2717      2656      2848      2581      2573      2516      2661      2588      3002      2798      2891      2905      2781      2778      2563      2504
dram[3]:       2849      2375      2808      2536      2964      2311      2753      2498      3060      2359      3043      2392      3076      2459      3042      2455
dram[4]:       2551      2565      2589      2506      2706      2494      2532      2705      2687      2612      2425      2512      2611      2576      2360      2376
dram[5]:       2820      2855      2512      2959      2220      2820      2294      3012      2488      2888      2498      2752      2633      3042      2711      2695
dram[6]:       2416      2561      2598      2643      2319      2606      2381      2425      2696      2720      2509      2796      2502      2453      2516      2478
dram[7]:       2879      2554      2914      2780      2905      2782      2975      2468      2950      2595      2953      2666      3072      2753      3851      2551
dram[8]:       2467      2830      2821      2743      2524      2633      2595      2525      2611      2525      2362      2912      2509      2547      2426      2455
dram[9]:       2262      2494      2425      2514      2345      2140      2417      2366      2573      2165      2502      2480      2609      2322      2621      2150
dram[10]:       2502      2700      2501      2340      2358      2502      2573      2642      2600      2588      2399      2606      2520      2519      2566      2356
dram[11]:       2508      2552      2508      2530      2503      2392      2400      2341      2710      2659      2860      2633      2527      3031      2487      2390

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9469528 n_act=264193 n_pre=264177 n_ref_event=4572360550251980812 n_req=343437 n_rd=341060 n_rd_L2_A=0 n_write=0 n_wr_bk=9508 bw_util=0.136
n_activity=6505030 dram_eff=0.2156
bk0: 21543a 9224695i bk1: 21215a 9251091i bk2: 21105a 9245707i bk3: 20839a 9272487i bk4: 20563a 9283389i bk5: 20815a 9284074i bk6: 20567a 9285094i bk7: 21111a 9260566i bk8: 22122a 9176279i bk9: 22216a 9168415i bk10: 22411a 9154188i bk11: 22162a 9170874i bk12: 21540a 9213169i bk13: 21531a 9219956i bk14: 20322a 9298326i bk15: 20998a 9265806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.230764
Row_Buffer_Locality_read = 0.232132
Row_Buffer_Locality_write = 0.034497
Bank_Level_Parallism = 2.972630
Bank_Level_Parallism_Col = 1.576386
Bank_Level_Parallism_Ready = 1.065554
write_to_read_ratio_blp_rw_average = 0.017480
GrpLevelPara = 1.433894 

BW Util details:
bwutil = 0.135954 
total_CMD = 10314287 
util_bw = 1402272 
Wasted_Col = 3432806 
Wasted_Row = 1095241 
Idle = 4383968 

BW Util Bottlenecks: 
RCDc_limit = 4810957 
RCDWRc_limit = 22410 
WTRc_limit = 141412 
RTWc_limit = 73732 
CCDLc_limit = 232374 
rwq = 0 
CCDLc_limit_alone = 221804 
WTRc_limit_alone = 133907 
RTWc_limit_alone = 70667 

Commands details: 
total_CMD = 10314287 
n_nop = 9469528 
Read = 341060 
Write = 0 
L2_Alloc = 0 
L2_WB = 9508 
n_act = 264193 
n_pre = 264177 
n_ref = 4572360550251980812 
n_req = 343437 
total_req = 350568 

Dual Bus Interface Util: 
issued_total_row = 528370 
issued_total_col = 350568 
Row_Bus_Util =  0.051227 
CoL_Bus_Util = 0.033989 
Either_Row_CoL_Bus_Util = 0.081902 
Issued_on_Two_Bus_Simul_Util = 0.003314 
issued_two_Eff = 0.040460 
queue_avg = 0.728603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.728603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9459632 n_act=267619 n_pre=267603 n_ref_event=0 n_req=347981 n_rd=345608 n_rd_L2_A=0 n_write=0 n_wr_bk=9492 bw_util=0.1377
n_activity=6514969 dram_eff=0.218
bk0: 21145a 9254340i bk1: 21613a 9224403i bk2: 21486a 9216915i bk3: 21693a 9211705i bk4: 20884a 9269047i bk5: 20854a 9270211i bk6: 20927a 9262692i bk7: 20581a 9283147i bk8: 22723a 9143975i bk9: 22718a 9134552i bk10: 22611a 9138548i bk11: 22939a 9123844i bk12: 21953a 9181153i bk13: 21658a 9210406i bk14: 21185a 9241284i bk15: 20638a 9285025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.230955
Row_Buffer_Locality_read = 0.232252
Row_Buffer_Locality_write = 0.042141
Bank_Level_Parallism = 3.016908
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.065616
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.137712 
total_CMD = 10314287 
util_bw = 1420400 
Wasted_Col = 3449964 
Wasted_Row = 1081294 
Idle = 4362629 

BW Util Bottlenecks: 
RCDc_limit = 4859841 
RCDWRc_limit = 21876 
WTRc_limit = 143522 
RTWc_limit = 76023 
CCDLc_limit = 238890 
rwq = 0 
CCDLc_limit_alone = 228240 
WTRc_limit_alone = 136084 
RTWc_limit_alone = 72811 

Commands details: 
total_CMD = 10314287 
n_nop = 9459632 
Read = 345608 
Write = 0 
L2_Alloc = 0 
L2_WB = 9492 
n_act = 267619 
n_pre = 267603 
n_ref = 0 
n_req = 347981 
total_req = 355100 

Dual Bus Interface Util: 
issued_total_row = 535222 
issued_total_col = 355100 
Row_Bus_Util =  0.051891 
CoL_Bus_Util = 0.034428 
Either_Row_CoL_Bus_Util = 0.082861 
Issued_on_Two_Bus_Simul_Util = 0.003458 
issued_two_Eff = 0.041733 
queue_avg = 0.757911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.757911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9463709 n_act=266059 n_pre=266043 n_ref_event=0 n_req=346304 n_rd=343924 n_rd_L2_A=0 n_write=0 n_wr_bk=9520 bw_util=0.1371
n_activity=6505563 dram_eff=0.2173
bk0: 21272a 9244966i bk1: 21186a 9255747i bk2: 21068a 9251066i bk3: 21388a 9238607i bk4: 20820a 9269240i bk5: 20690a 9277976i bk6: 20666a 9281833i bk7: 20851a 9281784i bk8: 22408a 9155700i bk9: 22893a 9132442i bk10: 22656a 9141005i bk11: 22571a 9148857i bk12: 21749a 9189080i bk13: 21971a 9183605i bk14: 20685a 9279078i bk15: 21050a 9264201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.231736
Row_Buffer_Locality_read = 0.233086
Row_Buffer_Locality_write = 0.036555
Bank_Level_Parallism = 2.995998
Bank_Level_Parallism_Col = 1.562719
Bank_Level_Parallism_Ready = 1.064838
write_to_read_ratio_blp_rw_average = 0.017331
GrpLevelPara = 1.436720 

BW Util details:
bwutil = 0.137070 
total_CMD = 10314287 
util_bw = 1413776 
Wasted_Col = 3443478 
Wasted_Row = 1086653 
Idle = 4370380 

BW Util Bottlenecks: 
RCDc_limit = 4838787 
RCDWRc_limit = 22011 
WTRc_limit = 145106 
RTWc_limit = 74265 
CCDLc_limit = 237020 
rwq = 0 
CCDLc_limit_alone = 226188 
WTRc_limit_alone = 137412 
RTWc_limit_alone = 71127 

Commands details: 
total_CMD = 10314287 
n_nop = 9463709 
Read = 343924 
Write = 0 
L2_Alloc = 0 
L2_WB = 9520 
n_act = 266059 
n_pre = 266043 
n_ref = 0 
n_req = 346304 
total_req = 353444 

Dual Bus Interface Util: 
issued_total_row = 532102 
issued_total_col = 353444 
Row_Bus_Util =  0.051589 
CoL_Bus_Util = 0.034267 
Either_Row_CoL_Bus_Util = 0.082466 
Issued_on_Two_Bus_Simul_Util = 0.003390 
issued_two_Eff = 0.041111 
queue_avg = 0.766721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.766721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9460170 n_act=267638 n_pre=267622 n_ref_event=0 n_req=347413 n_rd=345038 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1375
n_activity=6505491 dram_eff=0.218
bk0: 21504a 9228325i bk1: 21586a 9219809i bk2: 21567a 9217173i bk3: 21407a 9231011i bk4: 20623a 9274400i bk5: 20698a 9271328i bk6: 20959a 9252187i bk7: 20605a 9290083i bk8: 22720a 9134622i bk9: 22513a 9140152i bk10: 22716a 9133543i bk11: 22947a 9117709i bk12: 21620a 9198676i bk13: 21885a 9182610i bk14: 20835a 9256030i bk15: 20853a 9265651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229649
Row_Buffer_Locality_read = 0.230905
Row_Buffer_Locality_write = 0.047158
Bank_Level_Parallism = 3.028895
Bank_Level_Parallism_Col = 1.567683
Bank_Level_Parallism_Ready = 1.064199
write_to_read_ratio_blp_rw_average = 0.016638
GrpLevelPara = 1.441471 

BW Util details:
bwutil = 0.137494 
total_CMD = 10314287 
util_bw = 1418152 
Wasted_Col = 3443017 
Wasted_Row = 1079327 
Idle = 4373791 

BW Util Bottlenecks: 
RCDc_limit = 4856480 
RCDWRc_limit = 21552 
WTRc_limit = 147323 
RTWc_limit = 72012 
CCDLc_limit = 238333 
rwq = 0 
CCDLc_limit_alone = 227391 
WTRc_limit_alone = 139346 
RTWc_limit_alone = 69047 

Commands details: 
total_CMD = 10314287 
n_nop = 9460170 
Read = 345038 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 267638 
n_pre = 267622 
n_ref = 0 
n_req = 347413 
total_req = 354538 

Dual Bus Interface Util: 
issued_total_row = 535260 
issued_total_col = 354538 
Row_Bus_Util =  0.051895 
CoL_Bus_Util = 0.034373 
Either_Row_CoL_Bus_Util = 0.082809 
Issued_on_Two_Bus_Simul_Util = 0.003459 
issued_two_Eff = 0.041775 
queue_avg = 0.786225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.786225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9462198 n_act=267183 n_pre=267167 n_ref_event=0 n_req=345966 n_rd=343590 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.1369
n_activity=6511433 dram_eff=0.2169
bk0: 20923a 9258601i bk1: 21440a 9225501i bk2: 21119a 9241573i bk3: 21272a 9238197i bk4: 21116a 9249374i bk5: 20831a 9274720i bk6: 20847a 9260259i bk7: 20975a 9266369i bk8: 22260a 9160273i bk9: 22573a 9139885i bk10: 22224a 9157639i bk11: 22420a 9153579i bk12: 22140a 9165658i bk13: 21562a 9213931i bk14: 21240a 9228330i bk15: 20648a 9280321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227736
Row_Buffer_Locality_read = 0.229064
Row_Buffer_Locality_write = 0.035774
Bank_Level_Parallism = 3.009546
Bank_Level_Parallism_Col = 1.566575
Bank_Level_Parallism_Ready = 1.064542
write_to_read_ratio_blp_rw_average = 0.017316
GrpLevelPara = 1.439621 

BW Util details:
bwutil = 0.136934 
total_CMD = 10314287 
util_bw = 1412376 
Wasted_Col = 3447390 
Wasted_Row = 1085179 
Idle = 4369342 

BW Util Bottlenecks: 
RCDc_limit = 4851640 
RCDWRc_limit = 22036 
WTRc_limit = 142339 
RTWc_limit = 74591 
CCDLc_limit = 236290 
rwq = 0 
CCDLc_limit_alone = 225331 
WTRc_limit_alone = 134614 
RTWc_limit_alone = 71357 

Commands details: 
total_CMD = 10314287 
n_nop = 9462198 
Read = 343590 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 267183 
n_pre = 267167 
n_ref = 0 
n_req = 345966 
total_req = 353094 

Dual Bus Interface Util: 
issued_total_row = 534350 
issued_total_col = 353094 
Row_Bus_Util =  0.051807 
CoL_Bus_Util = 0.034233 
Either_Row_CoL_Bus_Util = 0.082612 
Issued_on_Two_Bus_Simul_Util = 0.003428 
issued_two_Eff = 0.041492 
queue_avg = 0.745901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.745901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9467783 n_act=264904 n_pre=264888 n_ref_event=0 n_req=344841 n_rd=342460 n_rd_L2_A=0 n_write=0 n_wr_bk=9524 bw_util=0.1365
n_activity=6501853 dram_eff=0.2165
bk0: 21581a 9222101i bk1: 21390a 9231124i bk2: 21495a 9228810i bk3: 21021a 9262004i bk4: 20469a 9282654i bk5: 20969a 9254727i bk6: 20356a 9302593i bk7: 20345a 9305094i bk8: 22803a 9128380i bk9: 22304a 9166695i bk10: 22913a 9123697i bk11: 22515a 9147829i bk12: 21296a 9218728i bk13: 21608a 9215610i bk14: 20790a 9273550i bk15: 20605a 9293275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.231826
Row_Buffer_Locality_read = 0.233163
Row_Buffer_Locality_write = 0.039479
Bank_Level_Parallism = 2.996149
Bank_Level_Parallism_Col = 1.563971
Bank_Level_Parallism_Ready = 1.063861
write_to_read_ratio_blp_rw_average = 0.017352
GrpLevelPara = 1.437494 

BW Util details:
bwutil = 0.136503 
total_CMD = 10314287 
util_bw = 1407936 
Wasted_Col = 3427399 
Wasted_Row = 1089529 
Idle = 4389423 

BW Util Bottlenecks: 
RCDc_limit = 4812438 
RCDWRc_limit = 22081 
WTRc_limit = 143227 
RTWc_limit = 73726 
CCDLc_limit = 237325 
rwq = 0 
CCDLc_limit_alone = 226478 
WTRc_limit_alone = 135477 
RTWc_limit_alone = 70629 

Commands details: 
total_CMD = 10314287 
n_nop = 9467783 
Read = 342460 
Write = 0 
L2_Alloc = 0 
L2_WB = 9524 
n_act = 264904 
n_pre = 264888 
n_ref = 0 
n_req = 344841 
total_req = 351984 

Dual Bus Interface Util: 
issued_total_row = 529792 
issued_total_col = 351984 
Row_Bus_Util =  0.051365 
CoL_Bus_Util = 0.034126 
Either_Row_CoL_Bus_Util = 0.082071 
Issued_on_Two_Bus_Simul_Util = 0.003420 
issued_two_Eff = 0.041668 
queue_avg = 0.755259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.755259
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9463339 n_act=266450 n_pre=266434 n_ref_event=0 n_req=346020 n_rd=343644 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.137
n_activity=6509146 dram_eff=0.217
bk0: 21153a 9244975i bk1: 21454a 9227281i bk2: 21110a 9250719i bk3: 21526a 9224766i bk4: 20934a 9256572i bk5: 20491a 9287396i bk6: 21042a 9256592i bk7: 20656a 9281320i bk8: 22323a 9151171i bk9: 22848a 9132045i bk10: 22125a 9168611i bk11: 22752a 9134763i bk12: 21872a 9183919i bk13: 21478a 9208936i bk14: 21162a 9247929i bk15: 20718a 9278787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229975
Row_Buffer_Locality_read = 0.231280
Row_Buffer_Locality_write = 0.041246
Bank_Level_Parallism = 3.008765
Bank_Level_Parallism_Col = 1.565376
Bank_Level_Parallism_Ready = 1.064797
write_to_read_ratio_blp_rw_average = 0.017285
GrpLevelPara = 1.438873 

BW Util details:
bwutil = 0.136955 
total_CMD = 10314287 
util_bw = 1412592 
Wasted_Col = 3442688 
Wasted_Row = 1084442 
Idle = 4374565 

BW Util Bottlenecks: 
RCDc_limit = 4842775 
RCDWRc_limit = 21765 
WTRc_limit = 145306 
RTWc_limit = 74338 
CCDLc_limit = 238237 
rwq = 0 
CCDLc_limit_alone = 227545 
WTRc_limit_alone = 137649 
RTWc_limit_alone = 71303 

Commands details: 
total_CMD = 10314287 
n_nop = 9463339 
Read = 343644 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 266450 
n_pre = 266434 
n_ref = 0 
n_req = 346020 
total_req = 353148 

Dual Bus Interface Util: 
issued_total_row = 532884 
issued_total_col = 353148 
Row_Bus_Util =  0.051665 
CoL_Bus_Util = 0.034239 
Either_Row_CoL_Bus_Util = 0.082502 
Issued_on_Two_Bus_Simul_Util = 0.003401 
issued_two_Eff = 0.041229 
queue_avg = 0.777425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9465617 n_act=265949 n_pre=265933 n_ref_event=0 n_req=345082 n_rd=342706 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.1366
n_activity=6506403 dram_eff=0.2165
bk0: 21322a 9227868i bk1: 20995a 9251869i bk2: 21389a 9225905i bk3: 21115a 9253132i bk4: 20844a 9264820i bk5: 21202a 9242285i bk6: 20401a 9289562i bk7: 20936a 9261573i bk8: 22253a 9166173i bk9: 22366a 9154587i bk10: 22667a 9139079i bk11: 22167a 9164709i bk12: 21596a 9194665i bk13: 21781a 9187951i bk14: 20563a 9275505i bk15: 21109a 9242052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229340
Row_Buffer_Locality_read = 0.230638
Row_Buffer_Locality_write = 0.042088
Bank_Level_Parallism = 3.009052
Bank_Level_Parallism_Col = 1.567232
Bank_Level_Parallism_Ready = 1.066800
write_to_read_ratio_blp_rw_average = 0.017912
GrpLevelPara = 1.439047 

BW Util details:
bwutil = 0.136591 
total_CMD = 10314287 
util_bw = 1408840 
Wasted_Col = 3439859 
Wasted_Row = 1088159 
Idle = 4377429 

BW Util Bottlenecks: 
RCDc_limit = 4836112 
RCDWRc_limit = 21993 
WTRc_limit = 145737 
RTWc_limit = 79409 
CCDLc_limit = 236857 
rwq = 0 
CCDLc_limit_alone = 225430 
WTRc_limit_alone = 137743 
RTWc_limit_alone = 75976 

Commands details: 
total_CMD = 10314287 
n_nop = 9465617 
Read = 342706 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 265949 
n_pre = 265933 
n_ref = 0 
n_req = 345082 
total_req = 352210 

Dual Bus Interface Util: 
issued_total_row = 531882 
issued_total_col = 352210 
Row_Bus_Util =  0.051568 
CoL_Bus_Util = 0.034148 
Either_Row_CoL_Bus_Util = 0.082281 
Issued_on_Two_Bus_Simul_Util = 0.003434 
issued_two_Eff = 0.041738 
queue_avg = 0.792087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.792087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9459178 n_act=268151 n_pre=268135 n_ref_event=0 n_req=347305 n_rd=344929 n_rd_L2_A=0 n_write=0 n_wr_bk=9502 bw_util=0.1375
n_activity=6518170 dram_eff=0.2175
bk0: 21580a 9213848i bk1: 21698a 9211470i bk2: 21429a 9216838i bk3: 21560a 9223053i bk4: 20671a 9268729i bk5: 20841a 9266680i bk6: 20899a 9256455i bk7: 20437a 9302427i bk8: 22926a 9119951i bk9: 22405a 9159835i bk10: 22842a 9129437i bk11: 22689a 9141891i bk12: 21621a 9198592i bk13: 21751a 9201265i bk14: 20648a 9276313i bk15: 20932a 9272686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227935
Row_Buffer_Locality_read = 0.229259
Row_Buffer_Locality_write = 0.035774
Bank_Level_Parallism = 3.014148
Bank_Level_Parallism_Col = 1.565095
Bank_Level_Parallism_Ready = 1.061266
write_to_read_ratio_blp_rw_average = 0.017339
GrpLevelPara = 1.439167 

BW Util details:
bwutil = 0.137452 
total_CMD = 10314287 
util_bw = 1417724 
Wasted_Col = 3456268 
Wasted_Row = 1080168 
Idle = 4360127 

BW Util Bottlenecks: 
RCDc_limit = 4872691 
RCDWRc_limit = 22149 
WTRc_limit = 146747 
RTWc_limit = 75508 
CCDLc_limit = 237690 
rwq = 0 
CCDLc_limit_alone = 226497 
WTRc_limit_alone = 138633 
RTWc_limit_alone = 72429 

Commands details: 
total_CMD = 10314287 
n_nop = 9459178 
Read = 344929 
Write = 0 
L2_Alloc = 0 
L2_WB = 9502 
n_act = 268151 
n_pre = 268135 
n_ref = 0 
n_req = 347305 
total_req = 354431 

Dual Bus Interface Util: 
issued_total_row = 536286 
issued_total_col = 354431 
Row_Bus_Util =  0.051994 
CoL_Bus_Util = 0.034363 
Either_Row_CoL_Bus_Util = 0.082905 
Issued_on_Two_Bus_Simul_Util = 0.003452 
issued_two_Eff = 0.041641 
queue_avg = 0.758086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.758086
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9460620 n_act=267788 n_pre=267772 n_ref_event=0 n_req=347405 n_rd=345031 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.1375
n_activity=6517143 dram_eff=0.2176
bk0: 21300a 9237778i bk1: 21509a 9225257i bk2: 21310a 9233791i bk3: 21522a 9227848i bk4: 20875a 9257319i bk5: 20693a 9275998i bk6: 21031a 9253452i bk7: 20980a 9262797i bk8: 22541a 9140811i bk9: 22718a 9133963i bk10: 22747a 9121233i bk11: 22906a 9119268i bk12: 21539a 9207732i bk13: 21558a 9205725i bk14: 20921a 9257964i bk15: 20881a 9263389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229194
Row_Buffer_Locality_read = 0.230513
Row_Buffer_Locality_write = 0.037489
Bank_Level_Parallism = 3.021646
Bank_Level_Parallism_Col = 1.567536
Bank_Level_Parallism_Ready = 1.063668
write_to_read_ratio_blp_rw_average = 0.017685
GrpLevelPara = 1.439735 

BW Util details:
bwutil = 0.137490 
total_CMD = 10314287 
util_bw = 1418108 
Wasted_Col = 3451931 
Wasted_Row = 1080941 
Idle = 4363307 

BW Util Bottlenecks: 
RCDc_limit = 4863311 
RCDWRc_limit = 22012 
WTRc_limit = 142790 
RTWc_limit = 76569 
CCDLc_limit = 240412 
rwq = 0 
CCDLc_limit_alone = 228975 
WTRc_limit_alone = 134707 
RTWc_limit_alone = 73215 

Commands details: 
total_CMD = 10314287 
n_nop = 9460620 
Read = 345031 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 267788 
n_pre = 267772 
n_ref = 0 
n_req = 347405 
total_req = 354527 

Dual Bus Interface Util: 
issued_total_row = 535560 
issued_total_col = 354527 
Row_Bus_Util =  0.051924 
CoL_Bus_Util = 0.034372 
Either_Row_CoL_Bus_Util = 0.082765 
Issued_on_Two_Bus_Simul_Util = 0.003531 
issued_two_Eff = 0.042663 
queue_avg = 0.748712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.748712
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9466818 n_act=265279 n_pre=265263 n_ref_event=0 n_req=344929 n_rd=342552 n_rd_L2_A=0 n_write=0 n_wr_bk=9508 bw_util=0.1365
n_activity=6507411 dram_eff=0.2164
bk0: 21700a 9208439i bk1: 21192a 9245262i bk2: 21710a 9211943i bk3: 20968a 9257033i bk4: 20723a 9279561i bk5: 20690a 9267374i bk6: 20645a 9280918i bk7: 20443a 9301928i bk8: 22757a 9138126i bk9: 22149a 9182698i bk10: 22718a 9131794i bk11: 22443a 9150479i bk12: 21604a 9203662i bk13: 21621a 9199409i bk14: 20559a 9286564i bk15: 20630a 9285886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.230934
Row_Buffer_Locality_read = 0.232263
Row_Buffer_Locality_write = 0.039546
Bank_Level_Parallism = 2.996852
Bank_Level_Parallism_Col = 1.564490
Bank_Level_Parallism_Ready = 1.065203
write_to_read_ratio_blp_rw_average = 0.017829
GrpLevelPara = 1.437069 

BW Util details:
bwutil = 0.136533 
total_CMD = 10314287 
util_bw = 1408240 
Wasted_Col = 3433658 
Wasted_Row = 1089130 
Idle = 4383259 

BW Util Bottlenecks: 
RCDc_limit = 4825103 
RCDWRc_limit = 22004 
WTRc_limit = 143428 
RTWc_limit = 77944 
CCDLc_limit = 237880 
rwq = 0 
CCDLc_limit_alone = 226891 
WTRc_limit_alone = 135817 
RTWc_limit_alone = 74566 

Commands details: 
total_CMD = 10314287 
n_nop = 9466818 
Read = 342552 
Write = 0 
L2_Alloc = 0 
L2_WB = 9508 
n_act = 265279 
n_pre = 265263 
n_ref = 0 
n_req = 344929 
total_req = 352060 

Dual Bus Interface Util: 
issued_total_row = 530542 
issued_total_col = 352060 
Row_Bus_Util =  0.051438 
CoL_Bus_Util = 0.034133 
Either_Row_CoL_Bus_Util = 0.082165 
Issued_on_Two_Bus_Simul_Util = 0.003406 
issued_two_Eff = 0.041456 
queue_avg = 0.769404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.769404
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10314287 n_nop=9464560 n_act=266296 n_pre=266280 n_ref_event=0 n_req=345772 n_rd=343403 n_rd_L2_A=0 n_write=0 n_wr_bk=9476 bw_util=0.1369
n_activity=6507950 dram_eff=0.2169
bk0: 20915a 9263518i bk1: 21387a 9231466i bk2: 21219a 9238343i bk3: 21430a 9219720i bk4: 20742a 9263113i bk5: 20606a 9274668i bk6: 20878a 9264802i bk7: 20998a 9257044i bk8: 22503a 9148957i bk9: 22626a 9143699i bk10: 22370a 9151801i bk11: 22686a 9140286i bk12: 21760a 9196185i bk13: 21644a 9212704i bk14: 20892a 9258470i bk15: 20747a 9265130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229874
Row_Buffer_Locality_read = 0.231204
Row_Buffer_Locality_write = 0.037146
Bank_Level_Parallism = 3.009701
Bank_Level_Parallism_Col = 1.565629
Bank_Level_Parallism_Ready = 1.065587
write_to_read_ratio_blp_rw_average = 0.017389
GrpLevelPara = 1.438385 

BW Util details:
bwutil = 0.136851 
total_CMD = 10314287 
util_bw = 1411516 
Wasted_Col = 3438816 
Wasted_Row = 1088959 
Idle = 4374996 

BW Util Bottlenecks: 
RCDc_limit = 4838495 
RCDWRc_limit = 22043 
WTRc_limit = 144123 
RTWc_limit = 73766 
CCDLc_limit = 235970 
rwq = 0 
CCDLc_limit_alone = 224984 
WTRc_limit_alone = 136240 
RTWc_limit_alone = 70663 

Commands details: 
total_CMD = 10314287 
n_nop = 9464560 
Read = 343403 
Write = 0 
L2_Alloc = 0 
L2_WB = 9476 
n_act = 266296 
n_pre = 266280 
n_ref = 0 
n_req = 345772 
total_req = 352879 

Dual Bus Interface Util: 
issued_total_row = 532576 
issued_total_col = 352879 
Row_Bus_Util =  0.051635 
CoL_Bus_Util = 0.034213 
Either_Row_CoL_Bus_Util = 0.082383 
Issued_on_Two_Bus_Simul_Util = 0.003464 
issued_two_Eff = 0.042046 
queue_avg = 0.753842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.753842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 258561, Miss = 172334, Miss_rate = 0.667, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[1]: Access = 259844, Miss = 173095, Miss_rate = 0.666, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[2]: Access = 264413, Miss = 175030, Miss_rate = 0.662, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[3]: Access = 261566, Miss = 174927, Miss_rate = 0.669, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[4]: Access = 259697, Miss = 173507, Miss_rate = 0.668, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[5]: Access = 263185, Miss = 174828, Miss_rate = 0.664, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[6]: Access = 262827, Miss = 174797, Miss_rate = 0.665, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[7]: Access = 260951, Miss = 174666, Miss_rate = 0.669, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[8]: Access = 262393, Miss = 174028, Miss_rate = 0.663, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[9]: Access = 262354, Miss = 173961, Miss_rate = 0.663, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[10]: Access = 261440, Miss = 173909, Miss_rate = 0.665, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[11]: Access = 258359, Miss = 172885, Miss_rate = 0.669, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[12]: Access = 260536, Miss = 173865, Miss_rate = 0.667, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[13]: Access = 260868, Miss = 174099, Miss_rate = 0.667, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[14]: Access = 260685, Miss = 173187, Miss_rate = 0.664, Pending_hits = 422, Reservation_fails = 1
L2_cache_bank[15]: Access = 260199, Miss = 173787, Miss_rate = 0.668, Pending_hits = 372, Reservation_fails = 8
L2_cache_bank[16]: Access = 262960, Miss = 174700, Miss_rate = 0.664, Pending_hits = 630, Reservation_fails = 338
L2_cache_bank[17]: Access = 262300, Miss = 174539, Miss_rate = 0.665, Pending_hits = 359, Reservation_fails = 139
L2_cache_bank[18]: Access = 262446, Miss = 174460, Miss_rate = 0.665, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[19]: Access = 261711, Miss = 174956, Miss_rate = 0.669, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[20]: Access = 261502, Miss = 174611, Miss_rate = 0.668, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[21]: Access = 259227, Miss = 172272, Miss_rate = 0.665, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[22]: Access = 261462, Miss = 173495, Miss_rate = 0.664, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[23]: Access = 261253, Miss = 174392, Miss_rate = 0.668, Pending_hits = 376, Reservation_fails = 0
L2_total_cache_accesses = 6270739
L2_total_cache_misses = 4176330
L2_total_cache_miss_rate = 0.6660
L2_total_cache_pending_hits = 9463
L2_total_cache_reservation_fails = 486
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2022777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1636026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2487919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9463
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6156185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 486
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=6270739
icnt_total_pkts_simt_to_mem=6270739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6270739
Req_Network_cycles = 4021998
Req_Network_injected_packets_per_cycle =       1.5591 
Req_Network_conflicts_per_cycle =       0.0923
Req_Network_conflicts_per_cycle_util =       0.1572
Req_Bank_Level_Parallism =       2.6558
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0353
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1089

Reply_Network_injected_packets_num = 6270739
Reply_Network_cycles = 4021998
Reply_Network_injected_packets_per_cycle =        1.5591
Reply_Network_conflicts_per_cycle =        1.1069
Reply_Network_conflicts_per_cycle_util =       1.8739
Reply_Bank_Level_Parallism =       2.6394
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1078
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0520
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 28 min, 17 sec (19697 sec)
gpgpu_simulation_rate = 3760 (inst/sec)
gpgpu_simulation_rate = 204 (cycle/sec)
gpgpu_silicon_slowdown = 6691176x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 19675846.7570 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 2.569254]
Verifying...
	runtime [serial] = 73.609000 ms.
Total element = 916428, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 9 || elements whose %1 < err <= %5 = 228 || elements whose %5 < err <= %10 = 501 || elements whose %10 < err = 23797 || total err Element = 24535
	[max error  0.999998, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
