{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606660410728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606660410728 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cam_proj_migration 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"cam_proj_migration\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606660410897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606660411014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606660411014 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606660411466 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606660412444 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606660412880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606660414319 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606660414568 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 87 " "No exact pin location assignment(s) for 13 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606660414950 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606660429167 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1606660429676 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1606660429676 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1606660429676 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1606660429676 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 65 global CLKCTRL_G4 " "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 65 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606660429882 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 1 global CLKCTRL_G0 " "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606660429882 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 167 global CLKCTRL_G5 " "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 167 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606660429882 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 81 global CLKCTRL_G6 " "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 81 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606660429882 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606660429882 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk50~inputCLKENA0 1345 global CLKCTRL_G7 " "clk50~inputCLKENA0 with 1345 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606660429882 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 835 global CLKCTRL_G9 " "rst~inputCLKENA0 with 835 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606660429882 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606660429882 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCLK_cam~inputCLKENA0 79 global CLKCTRL_G3 " "PCLK_cam~inputCLKENA0 with 79 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606660429882 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606660429882 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606660429882 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AJ4 " "Refclk input I/O pad rst is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606660429884 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606660429884 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PCLK_cam~inputCLKENA0 CLKCTRL_G3 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PCLK_cam~inputCLKENA0, placed at CLKCTRL_G3" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PCLK_cam PIN_AG6 " "Refclk input I/O pad PCLK_cam is placed onto PIN_AG6" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606660429884 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606660429884 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1606660429884 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606660429884 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606660432987 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45s1 " "Entity dcfifo_45s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606660433004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606660433004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606660433004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_97u1 " "Entity dcfifo_97u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606660433004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606660433004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606660433004 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606660433004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_7f9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_7f9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606660433036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606660433036 ""}  } { { "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606660433036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_5f9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_5f9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606660433048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606660433048 ""}  } { { "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606660433048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606660433048 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606660433049 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606660433052 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606660433089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606660433089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606660433127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606660433130 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606660433174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606660433682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606660433708 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606660433744 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606660433759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606660433828 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606660433845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606660434728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "22 Block RAM " "Packed 22 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606660434738 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 DSP block " "Packed 100 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606660434738 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1606660434738 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606660434738 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606660435632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606660442482 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606660444640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606660465712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606660482256 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606660495361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606660495361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606660498736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.8% " "3e+03 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1606660513505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/17.1/labs/hlimds/lab3/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606660517935 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606660517935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606660665009 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606660665009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:41 " "Fitter routing operations ending: elapsed time is 00:02:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606660665018 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.14 " "Total time spent on timing analysis during the Fitter is 23.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606660676517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606660676627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606660681567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606660681571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606660686078 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606660701114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/labs/hlimds/lab3/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_migration.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/labs/hlimds/lab3/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj_migration.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606660702438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6757 " "Peak virtual memory: 6757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606660705018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 17:38:25 2020 " "Processing ended: Sun Nov 29 17:38:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606660705018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:59 " "Elapsed time: 00:04:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606660705018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:09 " "Total CPU time (on all processors): 00:08:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606660705018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606660705018 ""}
