;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, @-20
	JMN @12, #300
	JMN @12, #300
	SLT @8, 2
	SPL 0, -200
	MOV -1, <-20
	JMN 210, 30
	SUB @121, 103
	SUB @121, 103
	ADD 280, 730
	ADD 298, 21
	CMP -207, <-160
	DJN -8, @-20
	MOV -1, <-20
	ADD 298, 21
	SUB @127, @106
	JMP <127, #106
	DAT #210, #60
	SUB #270, <1
	SUB #12, @200
	SUB #12, @300
	SLT 20, @12
	JMN <121, #106
	SLT <121, 103
	SUB -17, <-20
	MOV @-127, 0
	SLT @8, 2
	SUB @121, 106
	SUB @128, -173
	MOV 20, @12
	CMP 400, 839
	ADD 210, 60
	SLT 210, 60
	ADD 210, 60
	MOV 20, @12
	SUB <0, <7
	ADD #270, <1
	SUB @0, @2
	SUB -207, <-120
	ADD 210, 60
	SUB @0, @2
	CMP -207, <-120
	SUB @0, @2
	SUB #72, @200
	SLT -1, <-20
	SLT <121, 103
	SUB #72, @200
