// Seed: 2092685292
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_4, id_5 = 1 & id_3, id_6;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg   id_12 = id_2;
  uwire id_13 = 1'd0;
  wire  id_14;
  module_0(
      id_3, id_11, id_6
  );
  if (id_8) begin
    always #id_15 id_6 = 1;
  end else wire id_16;
  wire id_17 = id_9;
  id_18(
      .id_0(1),
      .id_1(1),
      .id_2(id_7),
      .id_3(1),
      .id_4(id_4 == 1'b0),
      .id_5(1 * "" * id_2 - id_6),
      .id_6(id_2 & id_3)
  );
  initial id_2 <= 1;
endmodule
