// Seed: 2374569369
module module_0 (
    output wire id_0,
    input supply0 id_1
);
  logic id_3;
  assign id_0 = -1;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd12
) (
    input  uwire id_0,
    output tri0  _id_1,
    input  tri0  id_2,
    output wand  id_3
    , id_7,
    input  wire  id_4,
    input  tri0  id_5
);
  wire id_8;
  logic [1 : id_1] id_9;
  ;
  and primCall (id_3, id_5, id_9, id_4, id_2);
  module_0 modCall_1 (
      id_3,
      id_0
  );
  always begin : LABEL_0
    id_7 <= #(1'b0) -1;
  end
endmodule
