<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/run/media/HPP/softwaredata/code/FPGA/TangPrimer-20K-example/UART/impl/gwsynthesis/uart_Hello.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/run/media/HPP/softwaredata/code/FPGA/TangPrimer-20K-example/UART/src/top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 29 21:48:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>314</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>308</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>132.420(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.448</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.517</td>
</tr>
<tr>
<td>2</td>
<td>2.464</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.501</td>
</tr>
<tr>
<td>3</td>
<td>2.464</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.501</td>
</tr>
<tr>
<td>4</td>
<td>2.464</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.501</td>
</tr>
<tr>
<td>5</td>
<td>2.469</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.496</td>
</tr>
<tr>
<td>6</td>
<td>2.469</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.496</td>
</tr>
<tr>
<td>7</td>
<td>2.493</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.472</td>
</tr>
<tr>
<td>8</td>
<td>2.501</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.464</td>
</tr>
<tr>
<td>9</td>
<td>2.562</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.403</td>
</tr>
<tr>
<td>10</td>
<td>2.679</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.286</td>
</tr>
<tr>
<td>11</td>
<td>2.718</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.247</td>
</tr>
<tr>
<td>12</td>
<td>2.746</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.219</td>
</tr>
<tr>
<td>13</td>
<td>2.818</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.147</td>
</tr>
<tr>
<td>14</td>
<td>2.876</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.089</td>
</tr>
<tr>
<td>15</td>
<td>2.897</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.068</td>
</tr>
<tr>
<td>16</td>
<td>2.897</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.068</td>
</tr>
<tr>
<td>17</td>
<td>2.984</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.981</td>
</tr>
<tr>
<td>18</td>
<td>2.984</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.981</td>
</tr>
<tr>
<td>19</td>
<td>2.989</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.976</td>
</tr>
<tr>
<td>20</td>
<td>3.014</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/rx_data_valid_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.951</td>
</tr>
<tr>
<td>21</td>
<td>3.075</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.890</td>
</tr>
<tr>
<td>22</td>
<td>3.097</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.868</td>
</tr>
<tr>
<td>23</td>
<td>3.097</td>
<td>uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.868</td>
</tr>
<tr>
<td>24</td>
<td>3.177</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/rx_data_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.788</td>
</tr>
<tr>
<td>25</td>
<td>3.190</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/rx_data_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.775</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>uart_tx_inst/bit_cnt_0_s1/Q</td>
<td>uart_tx_inst/bit_cnt_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>uart_tx_inst/cycle_cnt_14_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_15_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>wait_cnt_15_s2/Q</td>
<td>wait_cnt_15_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>wait_cnt_3_s1/Q</td>
<td>wait_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>wait_cnt_5_s1/Q</td>
<td>wait_cnt_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>wait_cnt_11_s1/Q</td>
<td>wait_cnt_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>wait_cnt_17_s1/Q</td>
<td>wait_cnt_17_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>wait_cnt_26_s1/Q</td>
<td>wait_cnt_26_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>uart_tx_inst/bit_cnt_2_s1/Q</td>
<td>uart_tx_inst/bit_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>uart_tx_inst/cycle_cnt_0_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>uart_tx_inst/cycle_cnt_13_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>uart_rx_inst/cycle_cnt_3_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>uart_rx_inst/cycle_cnt_8_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>uart_rx_inst/cycle_cnt_14_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>wait_cnt_18_s2/Q</td>
<td>wait_cnt_18_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>wait_cnt_23_s2/Q</td>
<td>wait_cnt_23_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>wait_cnt_7_s1/Q</td>
<td>wait_cnt_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>wait_cnt_21_s1/Q</td>
<td>wait_cnt_21_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>wait_cnt_29_s1/Q</td>
<td>wait_cnt_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.428</td>
<td>uart_rx_inst/cycle_cnt_1_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.428</td>
<td>wait_cnt_0_s2/Q</td>
<td>wait_cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>25</td>
<td>0.428</td>
<td>wait_cnt_19_s2/Q</td>
<td>wait_cnt_19_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>state_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>tx_cnt_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>wait_cnt_29_s1</td>
</tr>
<tr>
<td>4</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>wait_cnt_17_s1</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>tx_data_4_s2</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>tx_data_5_s2</td>
</tr>
<tr>
<td>9</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>uart_rx_inst/n166_s4/I3</td>
</tr>
<tr>
<td>11.876</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n166_s4/F</td>
</tr>
<tr>
<td>11.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.695, 49.160%; route: 3.589, 47.754%; tC2Q: 0.232, 3.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.312</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>uart_rx_inst/n167_s2/I2</td>
</tr>
<tr>
<td>11.861</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n167_s2/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 48.980%; route: 3.595, 47.927%; tC2Q: 0.232, 3.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.312</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>uart_rx_inst/n164_s2/I2</td>
</tr>
<tr>
<td>11.861</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n164_s2/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>uart_rx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 48.980%; route: 3.595, 47.927%; tC2Q: 0.232, 3.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.312</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td>uart_rx_inst/n159_s2/I2</td>
</tr>
<tr>
<td>11.861</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n159_s2/F</td>
</tr>
<tr>
<td>11.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td>uart_rx_inst/cycle_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C40[1][B]</td>
<td>uart_rx_inst/cycle_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 48.980%; route: 3.595, 47.927%; tC2Q: 0.232, 3.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td>uart_rx_inst/n163_s4/I3</td>
</tr>
<tr>
<td>11.855</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n163_s4/F</td>
</tr>
<tr>
<td>11.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][B]</td>
<td>uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[1][B]</td>
<td>uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 49.018%; route: 3.589, 47.887%; tC2Q: 0.232, 3.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.306</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>uart_rx_inst/n158_s2/I3</td>
</tr>
<tr>
<td>11.855</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n158_s2/F</td>
</tr>
<tr>
<td>11.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>uart_rx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>uart_rx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 49.018%; route: 3.589, 47.887%; tC2Q: 0.232, 3.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.282</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td>uart_rx_inst/n161_s2/I3</td>
</tr>
<tr>
<td>11.831</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n161_s2/F</td>
</tr>
<tr>
<td>11.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td>uart_rx_inst/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[0][B]</td>
<td>uart_rx_inst/cycle_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 49.174%; route: 3.566, 47.721%; tC2Q: 0.232, 3.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>uart_rx_inst/n160_s2/I3</td>
</tr>
<tr>
<td>11.823</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n160_s2/F</td>
</tr>
<tr>
<td>11.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 49.229%; route: 3.557, 47.663%; tC2Q: 0.232, 3.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.300</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/n156_s2/I3</td>
</tr>
<tr>
<td>11.762</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n156_s2/F</td>
</tr>
<tr>
<td>11.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 48.456%; route: 3.584, 48.410%; tC2Q: 0.232, 3.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>uart_rx_inst/n162_s2/I2</td>
</tr>
<tr>
<td>11.645</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n162_s2/F</td>
</tr>
<tr>
<td>11.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>uart_rx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.496, 47.988%; route: 3.557, 48.827%; tC2Q: 0.232, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.058</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>uart_rx_inst/n154_s2/I2</td>
</tr>
<tr>
<td>11.607</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n154_s2/F</td>
</tr>
<tr>
<td>11.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.674, 50.698%; route: 3.341, 46.101%; tC2Q: 0.232, 3.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.116</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>uart_rx_inst/n165_s2/I3</td>
</tr>
<tr>
<td>11.578</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n165_s2/F</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 49.692%; route: 3.400, 47.094%; tC2Q: 0.232, 3.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.866</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>11.044</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>uart_rx_inst/n157_s2/I2</td>
</tr>
<tr>
<td>11.506</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n157_s2/F</td>
</tr>
<tr>
<td>11.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>uart_rx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.602, 50.402%; route: 3.313, 46.352%; tC2Q: 0.232, 3.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[2][B]</td>
<td>uart_tx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>11.448</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n174_s2/F</td>
</tr>
<tr>
<td>11.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[2][B]</td>
<td>uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[2][B]</td>
<td>uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.611, 50.947%; route: 3.245, 45.780%; tC2Q: 0.232, 3.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>uart_tx_inst/n163_s2/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n163_s2/F</td>
</tr>
<tr>
<td>11.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[0][B]</td>
<td>uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.590, 50.801%; route: 3.245, 45.916%; tC2Q: 0.232, 3.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>uart_tx_inst/n161_s2/I3</td>
</tr>
<tr>
<td>11.427</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n161_s2/F</td>
</tr>
<tr>
<td>11.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>uart_tx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.590, 50.801%; route: 3.245, 45.916%; tC2Q: 0.232, 3.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[1][B]</td>
<td>uart_tx_inst/n168_s2/I2</td>
</tr>
<tr>
<td>11.340</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C40[1][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n168_s2/F</td>
</tr>
<tr>
<td>11.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[1][B]</td>
<td>uart_tx_inst/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[1][B]</td>
<td>uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.503, 50.188%; route: 3.245, 46.488%; tC2Q: 0.232, 3.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td>uart_tx_inst/n162_s2/I2</td>
</tr>
<tr>
<td>11.340</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n162_s2/F</td>
</tr>
<tr>
<td>11.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.503, 50.188%; route: 3.245, 46.488%; tC2Q: 0.232, 3.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.296</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>uart_rx_inst/n168_s4/I2</td>
</tr>
<tr>
<td>10.851</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s4/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>uart_rx_inst/n155_s2/I3</td>
</tr>
<tr>
<td>11.335</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n155_s2/F</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>uart_rx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 51.421%; route: 3.157, 45.253%; tC2Q: 0.232, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.201</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>uart_rx_inst/n76_s2/I0</td>
</tr>
<tr>
<td>10.756</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n76_s2/F</td>
</tr>
<tr>
<td>11.310</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_valid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>uart_rx_inst/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>uart_rx_inst/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.125, 44.961%; route: 3.594, 51.702%; tC2Q: 0.232, 3.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[2][A]</td>
<td>uart_tx_inst/n171_s2/I2</td>
</tr>
<tr>
<td>11.249</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n171_s2/F</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[2][A]</td>
<td>uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C40[2][A]</td>
<td>uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.412, 49.530%; route: 3.245, 47.102%; tC2Q: 0.232, 3.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td>uart_tx_inst/n169_s2/I3</td>
</tr>
<tr>
<td>11.227</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n169_s2/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td>uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C40[1][B]</td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.590, 52.280%; route: 3.045, 44.342%; tC2Q: 0.232, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>5.261</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>uart_tx_inst/tx_data_ready_s5/I2</td>
</tr>
<tr>
<td>5.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s5/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>uart_tx_inst/tx_data_ready_s4/I0</td>
</tr>
<tr>
<td>6.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>uart_tx_inst/next_state_1_s6/I1</td>
</tr>
<tr>
<td>7.602</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_1_s6/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][B]</td>
<td>uart_tx_inst/next_state_0_s8/I2</td>
</tr>
<tr>
<td>8.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C40[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>8.516</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][A]</td>
<td>uart_tx_inst/n138_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C40[0][B]</td>
<td>uart_tx_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>9.100</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>9.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C40[1][A]</td>
<td>uart_tx_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>uart_tx_inst/n175_s4/I2</td>
</tr>
<tr>
<td>10.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s4/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td>uart_tx_inst/n164_s6/I3</td>
</tr>
<tr>
<td>11.227</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n164_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td>uart_tx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C40[0][A]</td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.590, 52.280%; route: 3.045, 44.342%; tC2Q: 0.232, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.201</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>uart_rx_inst/n76_s2/I0</td>
</tr>
<tr>
<td>10.771</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n76_s2/F</td>
</tr>
<tr>
<td>11.147</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.140, 46.263%; route: 3.415, 50.319%; tC2Q: 0.232, 3.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>5.172</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s6/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>uart_rx_inst/bit_cnt_2_s4/I0</td>
</tr>
<tr>
<td>6.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>6.834</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>uart_rx_inst/next_state_2_s12/I2</td>
</tr>
<tr>
<td>7.205</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>uart_rx_inst/next_state_1_s13/I0</td>
</tr>
<tr>
<td>8.570</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/next_state_1_s13/F</td>
</tr>
<tr>
<td>8.715</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][B]</td>
<td>uart_rx_inst/n56_s0/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n56_s0/COUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>uart_rx_inst/n57_s0/CIN</td>
</tr>
<tr>
<td>9.300</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n57_s0/COUT</td>
</tr>
<tr>
<td>10.201</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>uart_rx_inst/n76_s2/I0</td>
</tr>
<tr>
<td>10.771</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n76_s2/F</td>
</tr>
<tr>
<td>11.135</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.140, 46.349%; route: 3.403, 50.227%; tC2Q: 0.232, 3.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R39C41[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>uart_tx_inst/n118_s3/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n118_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>uart_tx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C40[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>uart_tx_inst/n161_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n161_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>uart_tx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C40[0][A]</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>uart_rx_inst/n168_s5/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n168_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n156_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_15_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>uart_rx_inst/n153_s2/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n153_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[1][A]</td>
<td>wait_cnt_15_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_15_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[1][A]</td>
<td>n155_s8/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C40[1][A]</td>
<td style=" background: #97FFFF;">n155_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[1][A]</td>
<td>wait_cnt_15_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C40[1][A]</td>
<td>wait_cnt_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>wait_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>n179_s5/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">n179_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>wait_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>wait_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>wait_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_5_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>n175_s5/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" background: #97FFFF;">n175_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>wait_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>wait_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>wait_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_11_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>n163_s5/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td style=" background: #97FFFF;">n163_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>wait_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>wait_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>wait_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C41[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_17_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>n151_s5/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td style=" background: #97FFFF;">n151_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>wait_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>wait_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>wait_cnt_26_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C41[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_26_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>n133_s5/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">n133_s5/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>wait_cnt_26_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>wait_cnt_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R38C41[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>uart_tx_inst/n116_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n116_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R38C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>uart_tx_inst/n175_s5/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n175_s5/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C40[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_13_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td>uart_tx_inst/n162_s2/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n162_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C40[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>uart_rx_inst/n165_s2/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n165_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>uart_rx_inst/n160_s2/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n160_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C41[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>uart_rx_inst/n154_s2/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n154_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_18_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td>wait_cnt_18_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_18_s2/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td>n149_s8/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" background: #97FFFF;">n149_s8/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[0][A]</td>
<td>wait_cnt_18_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C40[0][A]</td>
<td>wait_cnt_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_23_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_23_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>wait_cnt_23_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C39[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_23_s2/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>n139_s8/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td style=" background: #97FFFF;">n139_s8/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_23_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>wait_cnt_23_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>wait_cnt_23_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>wait_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_7_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>n171_s5/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">n171_s5/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>wait_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>wait_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>wait_cnt_21_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_21_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>n143_s5/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td style=" background: #97FFFF;">n143_s5/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>wait_cnt_21_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>wait_cnt_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>wait_cnt_29_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_29_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>n127_s5/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">n127_s5/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" font-weight:bold;">wait_cnt_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>wait_cnt_29_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>wait_cnt_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>uart_rx_inst/n167_s2/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n167_s2/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>wait_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>n185_s8/I2</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">n185_s8/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>wait_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>wait_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_cnt_19_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_cnt_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>wait_cnt_19_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_19_s2/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>n147_s8/I2</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" background: #97FFFF;">n147_s8/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">wait_cnt_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>wait_cnt_19_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>wait_cnt_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>tx_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>tx_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>wait_cnt_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>wait_cnt_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>wait_cnt_29_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>wait_cnt_17_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>wait_cnt_17_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>wait_cnt_17_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_data_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>tx_data_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>tx_data_4_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_data_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>tx_data_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>tx_data_5_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>120</td>
<td>clk_d</td>
<td>2.448</td>
<td>2.274</td>
</tr>
<tr>
<td>26</td>
<td>n125_13</td>
<td>7.224</td>
<td>0.979</td>
</tr>
<tr>
<td>25</td>
<td>state[0]</td>
<td>7.224</td>
<td>0.716</td>
</tr>
<tr>
<td>24</td>
<td>state[1]</td>
<td>7.343</td>
<td>0.736</td>
</tr>
<tr>
<td>22</td>
<td>n125_36</td>
<td>8.140</td>
<td>0.715</td>
</tr>
<tr>
<td>14</td>
<td>n168_8</td>
<td>2.448</td>
<td>0.460</td>
</tr>
<tr>
<td>13</td>
<td>n175_8</td>
<td>2.876</td>
<td>0.717</td>
</tr>
<tr>
<td>12</td>
<td>state[1]</td>
<td>3.294</td>
<td>0.692</td>
</tr>
<tr>
<td>12</td>
<td>state[0]</td>
<td>4.424</td>
<td>0.442</td>
</tr>
<tr>
<td>12</td>
<td>bit_cnt[0]</td>
<td>3.410</td>
<td>0.462</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R34C40</td>
<td>77.78%</td>
</tr>
<tr>
<td>R30C41</td>
<td>73.61%</td>
</tr>
<tr>
<td>R26C40</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C41</td>
<td>70.83%</td>
</tr>
<tr>
<td>R21C41</td>
<td>70.83%</td>
</tr>
<tr>
<td>R27C40</td>
<td>69.44%</td>
</tr>
<tr>
<td>R17C40</td>
<td>68.06%</td>
</tr>
<tr>
<td>R38C41</td>
<td>68.06%</td>
</tr>
<tr>
<td>R22C40</td>
<td>66.67%</td>
</tr>
<tr>
<td>R18C41</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
