const
  PCMSK2* = MappedIoRegister8(ioPtr8(0x6D))
  UCSR2A* = MappedIoRegister8(ioPtr8(0xD0))
  UCSR2B* = MappedIoRegister8(ioPtr8(0XD1))
  UCSR2C* = MappedIoRegister8(ioPtr8(0xD2))
  UBRR2*  = MappedIoRegister16(ioPtr16(0xD4))
  UBRR2L* = MappedIoRegister8(ioPtr8(0xD4))
  UBRR2H* = MappedIoRegister8(ioPtr8(0xD5))
  UDR2*   = MappedIoRegister8(ioPtr8(0XD6))
  PINH*   = MappedIoRegister8(ioPtr8(0x100))
  DDRH*   = MappedIoRegister8(ioPtr8(0x101))
  PORTH*  = MappedIoRegister8(ioPtr8(0x102))
  PINJ*   = MappedIoRegister8(ioPtr8(0x103))
  DDRJ*   = MappedIoRegister8(ioPtr8(0x104))
  PORTJ*  = MappedIoRegister8(ioPtr8(0x105))
  PINK*   = MappedIoRegister8(ioPtr8(0x106))
  DDRK*   = MappedIoRegister8(ioPtr8(0x107))
  PORTK*  = MappedIoRegister8(ioPtr8(0x108))
  PINL*   = MappedIoRegister8(ioPtr8(0x109))
  DDRL*   = MappedIoRegister8(ioPtr8(0x10A))
  PORTL*  = MappedIoRegister8(ioPtr8(0x10B))
  UCSR3A* = MappedIoRegister8(ioPtr8(0x130))
  UCSR3B* = MappedIoRegister8(ioPtr8(0X131))
  UCSR3C* = MappedIoRegister8(ioPtr8(0x132))
  UBRR3*  = MappedIoRegister16(ioPtr16(0x134))
  UBRR3L* = MappedIoRegister8(ioPtr8(0x134))
  UBRR3H* = MappedIoRegister8(ioPtr8(0x135))
  UDR3*   = MappedIoRegister8(ioPtr8(0X136))

let
  portH* = Port(direction: DDRH, output: PORTH, input: PINH)
  portJ* = Port(direction: DDRJ, output: PORTJ, input: PINJ)
  portK* = Port(direction: DDRK, output: PORTK, input: PINK)
  portL* = Port(direction: DDRL, output: PORTL, input: PINL)
