Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  5 22:58:20 2022
| Host         : DESKTOP-OJM4LJN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.155        0.000                      0                 1619        0.263        0.000                      0                 1619        4.614        0.000                       0                   236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.865}      11.729          85.259          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.155        0.000                      0                 1619        0.263        0.000                      0                 1619        4.614        0.000                       0                   236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.931ns  (logic 8.341ns (76.309%)  route 2.590ns (23.691%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  datapath/reg_adder/multOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.918    datapath/reg_adder/multOp_i_3_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.035 r  datapath/reg_adder/multOp_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.035    datapath/reg_adder/multOp_i_2__0_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.358 r  datapath/reg_adder/multOp_i_1__0/O[1]
                         net (fo=1, routed)           0.688    16.047    datapath/EMA9_inst/A[21]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544    16.202    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.202    
                         arrival time                         -16.047    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.742ns  (logic 8.140ns (75.779%)  route 2.602ns (24.221%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  datapath/reg_adder/multOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.918    datapath/reg_adder/multOp_i_3_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.157 r  datapath/reg_adder/multOp_i_2__0/O[2]
                         net (fo=1, routed)           0.701    15.858    datapath/EMA9_inst/A[18]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.539    16.207    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -15.858    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 8.224ns (76.944%)  route 2.464ns (23.056%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  datapath/reg_adder/multOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.918    datapath/reg_adder/multOp_i_3_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.241 r  datapath/reg_adder/multOp_i_2__0/O[1]
                         net (fo=1, routed)           0.563    15.804    datapath/EMA9_inst/A[17]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.544    16.202    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.202    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 8.237ns (76.996%)  route 2.461ns (23.004%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  datapath/reg_adder/multOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.918    datapath/reg_adder/multOp_i_3_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.035 r  datapath/reg_adder/multOp_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.035    datapath/reg_adder/multOp_i_2__0_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  datapath/reg_adder/multOp_i_1__0/O[0]
                         net (fo=1, routed)           0.560    15.814    datapath/EMA9_inst/A[20]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.533    16.213    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.665ns  (logic 8.216ns (77.040%)  route 2.449ns (22.960%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  datapath/reg_adder/multOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.918    datapath/reg_adder/multOp_i_3_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.233 r  datapath/reg_adder/multOp_i_2__0/O[3]
                         net (fo=1, routed)           0.548    15.781    datapath/EMA9_inst/A[19]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.545    16.201    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.628ns  (logic 8.023ns (75.492%)  route 2.605ns (24.508%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.040 r  datapath/reg_adder/multOp_i_3/O[2]
                         net (fo=1, routed)           0.704    15.744    datapath/EMA9_inst/A[14]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.539    16.207    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -15.744    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 8.107ns (76.689%)  route 2.464ns (23.311%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.124 r  datapath/reg_adder/multOp_i_3/O[1]
                         net (fo=1, routed)           0.563    15.687    datapath/EMA9_inst/A[13]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.544    16.202    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.202    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 8.120ns (76.825%)  route 2.449ns (23.174%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  datapath/reg_adder/multOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.918    datapath/reg_adder/multOp_i_3_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.137 r  datapath/reg_adder/multOp_i_2__0/O[0]
                         net (fo=1, routed)           0.548    15.685    datapath/EMA9_inst/A[16]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.533    16.213    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 8.099ns (76.785%)  route 2.449ns (23.215%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  datapath/reg_adder/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.801    datapath/reg_adder/multOp_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.116 r  datapath/reg_adder/multOp_i_3/O[3]
                         net (fo=1, routed)           0.548    15.664    datapath/EMA9_inst/A[15]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.545    16.201    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                         -15.664    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/EMA9_inst/multOp/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.729ns  (clk rise@11.729ns - clk rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 7.906ns (75.323%)  route 2.590ns (24.677%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 16.324 - 11.729 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.837     5.116    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.322 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.324    datapath/EMA12_inst/mult2_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.842 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=4, routed)           0.980    11.823    datapath/EMA12_inst/P[0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.947 r  datapath/EMA12_inst/plusOp__0_carry_i_3/O
                         net (fo=2, routed)           0.438    12.384    datapath/EMA12_inst/output_reg[3]_0[0]
    SLICE_X16Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.508 r  datapath/EMA12_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.508    datapath/EMA12_inst_n_59
    SLICE_X16Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.041 r  datapath/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.041    datapath/plusOp__0_carry_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.364 r  datapath/plusOp__0_carry__0/O[1]
                         net (fo=4, routed)           0.481    13.845    datapath/plusOp__0_carry__0_n_6
    SLICE_X12Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.151 r  datapath/multOp_i_18__0/O
                         net (fo=1, routed)           0.000    14.151    datapath/reg_adder/output_reg[7]_1[1]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.684 r  datapath/reg_adder/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.684    datapath/reg_adder/multOp_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.923 r  datapath/reg_adder/multOp_i_4/O[2]
                         net (fo=1, routed)           0.689    15.612    datapath/EMA9_inst/A[10]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.729    11.729 r  
    AA9                                               0.000    11.729 r  clk (IN)
                         net (fo=0)                   0.000    11.729    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.603 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.575    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.666 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.658    16.324    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA9_inst/multOp/CLK
                         clock pessimism              0.458    16.781    
                         clock uncertainty           -0.035    16.746    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.539    16.207    datapath/EMA9_inst/multOp
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -15.612    
  -------------------------------------------------------------------
                         slack                                  0.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 datapath/reg1/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg1/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.591     1.516    datapath/reg1/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  datapath/reg1/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  datapath/reg1/output_reg[0]/Q
                         net (fo=3, routed)           0.168     1.825    datapath/RAM_A/output_reg[19]_0[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  datapath/RAM_A/output[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    datapath/reg1/temp_reg[8]
    SLICE_X9Y12          FDRE                                         r  datapath/reg1/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.859     2.032    datapath/reg1/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  datapath/reg1/output_reg[0]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.091     1.607    datapath/reg1/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath/reg_adder/output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg_adder/output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.589     1.514    datapath/reg_adder/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  datapath/reg_adder/output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  datapath/reg_adder/output_reg[19]/Q
                         net (fo=2, routed)           0.120     1.775    datapath/EMA12_inst/output_reg[19]_0[3]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  datapath/EMA12_inst/output_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    datapath/reg_adder/output_reg[19]_0[3]
    SLICE_X13Y16         FDRE                                         r  datapath/reg_adder/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.856     2.029    datapath/reg_adder/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  datapath/reg_adder/output_reg[19]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.105     1.619    datapath/reg_adder/output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 controller_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            controller_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.622     1.547    controller_inst/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  controller_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  controller_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.170     1.858    controller_inst/out[0]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.903 r  controller_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    controller_inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  controller_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.891     2.064    controller_inst/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  controller_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.518     1.547    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.091     1.638    controller_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 datapath/reg_adder/output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg_adder/output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.513    datapath/reg_adder/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  datapath/reg_adder/output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  datapath/reg_adder/output_reg[20]/Q
                         net (fo=2, routed)           0.115     1.769    datapath/reg_adder/output_reg[20]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  datapath/reg_adder/output_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    datapath/reg_adder/output_reg[20]_i_1_n_7
    SLICE_X13Y17         FDRE                                         r  datapath/reg_adder/output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.855     2.028    datapath/reg_adder/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  datapath/reg_adder/output_reg[20]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.105     1.618    datapath/reg_adder/output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 datapath/reg_adder/output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg_adder/output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.589     1.514    datapath/reg_adder/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  datapath/reg_adder/output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  datapath/reg_adder/output_reg[18]/Q
                         net (fo=2, routed)           0.122     1.776    datapath/EMA12_inst/output_reg[19]_0[2]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  datapath/EMA12_inst/output_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    datapath/reg_adder/output_reg[19]_0[2]
    SLICE_X13Y16         FDRE                                         r  datapath/reg_adder/output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.856     2.029    datapath/reg_adder/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  datapath/reg_adder/output_reg[18]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.105     1.619    datapath/reg_adder/output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 datapath/reg1/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg1/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.591     1.516    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  datapath/reg1/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  datapath/reg1/output_reg[3]/Q
                         net (fo=2, routed)           0.148     1.828    datapath/RAM_A/output_reg[19]_0[3]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  datapath/RAM_A/multOp_i_28/O
                         net (fo=1, routed)           0.000     1.873    datapath/RAM_A/multOp_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.937 r  datapath/RAM_A/multOp_i_9/O[3]
                         net (fo=1, routed)           0.000     1.937    datapath/reg1/O[2]
    SLICE_X10Y12         FDRE                                         r  datapath/reg1/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.859     2.032    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  datapath/reg1/output_reg[3]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.134     1.650    datapath/reg1/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 datapath/reg1/output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg1/output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.515    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  datapath/reg1/output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  datapath/reg1/output_reg[7]/Q
                         net (fo=2, routed)           0.148     1.827    datapath/RAM_A/output_reg[19]_0[7]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  datapath/RAM_A/output[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.872    datapath/RAM_A/output[4]_i_2__0_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.936 r  datapath/RAM_A/output_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.936    datapath/reg1/temp_reg[8]_0[3]
    SLICE_X10Y13         FDRE                                         r  datapath/reg1/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.858     2.031    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  datapath/reg1/output_reg[7]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.134     1.649    datapath/reg1/output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 datapath/reg1/output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg1/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.515    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  datapath/reg1/output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  datapath/reg1/output_reg[11]/Q
                         net (fo=2, routed)           0.149     1.828    datapath/RAM_A/output_reg[19]_0[11]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  datapath/RAM_A/output[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.873    datapath/RAM_A/output[8]_i_2__0_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.937 r  datapath/RAM_A/output_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.937    datapath/reg1/temp_reg[8]_1[3]
    SLICE_X10Y14         FDRE                                         r  datapath/reg1/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.858     2.031    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  datapath/reg1/output_reg[11]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.134     1.649    datapath/reg1/output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 datapath/reg1/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            datapath/reg1/output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.590     1.515    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  datapath/reg1/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  datapath/reg1/output_reg[15]/Q
                         net (fo=2, routed)           0.149     1.828    datapath/RAM_A/output_reg[19]_0[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  datapath/RAM_A/output[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.873    datapath/RAM_A/output[12]_i_2__0_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.937 r  datapath/RAM_A/output_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.937    datapath/reg1/temp_reg[8]_2[3]
    SLICE_X10Y15         FDRE                                         r  datapath/reg1/output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.857     2.030    datapath/reg1/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  datapath/reg1/output_reg[15]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.134     1.649    datapath/reg1/output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 controller_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Destination:            controller_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.865ns period=11.729ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.622     1.547    controller_inst/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  controller_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  controller_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=64, routed)          0.205     1.892    controller_inst/out[1]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  controller_inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    controller_inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  controller_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.891     2.064    controller_inst/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  controller_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.518     1.547    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.091     1.638    controller_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.865 }
Period(ns):         11.729
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         11.729      9.574      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X5Y7     controller_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X5Y9     controller_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X5Y15    controller_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         11.729      10.729     SLICE_X5Y15    controller_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X7Y6     datapath/couter_i/temp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X7Y8     datapath/couter_i/temp_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X7Y8     datapath/couter_i/temp_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X7Y9     datapath/couter_i/temp_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         11.729      10.729     SLICE_X7Y9     datapath/couter_i/temp_reg[13]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X4Y18    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X4Y18    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X4Y18    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X4Y18    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X6Y18    datapath/RAM_A/ram_memory_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.864       4.614      SLICE_X6Y18    datapath/RAM_A/ram_memory_reg_0_255_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X6Y17    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X2Y11    datapath/RAM_A/ram_memory_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X2Y11    datapath/RAM_A/ram_memory_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X2Y11    datapath/RAM_A/ram_memory_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X2Y11    datapath/RAM_A/ram_memory_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X8Y17    datapath/RAM_A/ram_memory_reg_256_511_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.865       4.615      SLICE_X8Y17    datapath/RAM_A/ram_memory_reg_256_511_10_10/RAMS64E_B/CLK



