Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 20:57:25 2023
| Host         : Chenxuan-RazerBlade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_RISCV_timing_summary_routed.rpt -pb CPU_RISCV_timing_summary_routed.pb -rpx CPU_RISCV_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RISCV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  224         
SYNTH-10   Warning           Wide multiplier                                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7596)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10062)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7596)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CENTER (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 1215 register/latch pins with no clock driven by root clock pin: CLK_Sel[0] (HIGH)

 There are 1215 register/latch pins with no clock driven by root clock pin: CLK_Sel[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DOWN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LEFT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RIGHT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UP (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FPGADigit/div/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter1/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter2/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter3/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter4/D2/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Interrupter5/D2/q_reg/Q (HIGH)

 There are 1215 register/latch pins with no clock driven by root clock pin: divider1/clk_N_reg/Q (HIGH)

 There are 1215 register/latch pins with no clock driven by root clock pin: divider2/clk_N_reg/Q (HIGH)

 There are 1215 register/latch pins with no clock driven by root clock pin: divider3/clk_N_reg/Q (HIGH)

 There are 1215 register/latch pins with no clock driven by root clock pin: divider4/clk_N_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: interren/IE/ram_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10062)
----------------------------------------------------
 There are 10062 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.052        0.000                      0                   58        0.083        0.000                      0                   58        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.052        0.000                      0                   58        0.083        0.000                      0                   58        7.192        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.029ns  (logic 5.473ns (36.416%)  route 9.556ns (63.584%))
  Logic Levels:           21  (CARRY4=6 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.612     1.614    vga_display/CLK
    SLICE_X53Y68         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.667     2.737    vga_display/Q[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  vga_display/RAM_reg_0_127_0_0_i_245/O
                         net (fo=4, routed)           0.446     3.308    vga_display/RAM_reg_0_127_0_0_i_245_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     3.432 r  vga_display/RAM_reg_0_127_0_0_i_250/O
                         net (fo=12, routed)          0.718     4.149    Mem/vaddr_y[5]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.273 r  Mem/RAM_reg_0_127_0_0_i_255/O
                         net (fo=4, routed)           0.589     4.862    Mem/y_counter_reg[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  Mem/RAM_reg_0_127_0_0_i_253/O
                         net (fo=1, routed)           0.568     5.554    Mem/RAM_reg_0_127_0_0_i_253_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.952 r  Mem/RAM_reg_0_127_0_0_i_129/CO[3]
                         net (fo=1, routed)           0.000     5.952    Mem/RAM_reg_0_127_0_0_i_129_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.265 f  Mem/RAM_reg_0_127_0_0_i_49/O[3]
                         net (fo=33, routed)          0.639     6.904    Mem/RAM_reg_0_127_0_0_i_49_n_4
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.306     7.210 r  Mem/RAM_reg_0_127_0_0_i_248/O
                         net (fo=1, routed)           0.000     7.210    Mem/RAM_reg_0_127_0_0_i_248_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.760 r  Mem/RAM_reg_0_127_0_0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.760    Mem/RAM_reg_0_127_0_0_i_117_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.982 r  Mem/RAM_reg_0_127_0_0_i_44/O[0]
                         net (fo=3, routed)           0.775     8.757    vga_display/RAM_reg_0_127_0_0_i_42[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.299     9.056 r  vga_display/RAM_reg_0_127_0_0_i_239/O
                         net (fo=1, routed)           0.000     9.056    Mem/RAM_reg_0_127_0_0_i_42_1[2]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.432 r  Mem/RAM_reg_0_127_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.432    Mem/RAM_reg_0_127_0_0_i_109_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.661 r  Mem/RAM_reg_0_127_0_0_i_42/CO[2]
                         net (fo=35, routed)          0.633    10.294    Mem/RAM_reg_0_127_0_0_i_42_n_1
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.310    10.604 r  Mem/RAM_reg_0_127_0_0_i_48/O
                         net (fo=13, routed)          0.626    11.230    Mem/RAM_reg_0_127_0_0_i_48_n_0
    SLICE_X57Y70         LUT5 (Prop_lut5_I0_O)        0.124    11.354 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.986    12.340    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.464 r  Mem/RAM_reg_0_127_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.464    Mem/RAM_reg_0_127_13_13/DPO1
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    12.678 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.602    Mem/vdata3[13]
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.297    13.899 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.899    Mem/vga[11]_i_49_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    14.111 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.757    14.868    Mem/vga_reg[11]_i_17_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.299    15.167 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.438    15.605    Mem/vga[11]_i_9_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.729 r  Mem/vga[11]_i_4/O
                         net (fo=1, routed)           0.460    16.190    vga_display/vga_reg[11]_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  vga_display/vga[11]_i_1/O
                         net (fo=2, routed)           0.330    16.643    vga_display/vga[11]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  vga_display/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.491    16.879    vga_display/CLK
    SLICE_X51Y75         FDRE                                         r  vga_display/vga_reg[11]_lopt_replica/C
                         clock pessimism              0.007    16.886    
                         clock uncertainty           -0.132    16.754    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)       -0.058    16.696    vga_display/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.696    
                         arrival time                         -16.643    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 5.473ns (36.577%)  route 9.490ns (63.423%))
  Logic Levels:           21  (CARRY4=6 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.612     1.614    vga_display/CLK
    SLICE_X53Y68         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.667     2.737    vga_display/Q[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  vga_display/RAM_reg_0_127_0_0_i_245/O
                         net (fo=4, routed)           0.446     3.308    vga_display/RAM_reg_0_127_0_0_i_245_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     3.432 r  vga_display/RAM_reg_0_127_0_0_i_250/O
                         net (fo=12, routed)          0.718     4.149    Mem/vaddr_y[5]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.273 r  Mem/RAM_reg_0_127_0_0_i_255/O
                         net (fo=4, routed)           0.589     4.862    Mem/y_counter_reg[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  Mem/RAM_reg_0_127_0_0_i_253/O
                         net (fo=1, routed)           0.568     5.554    Mem/RAM_reg_0_127_0_0_i_253_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.952 r  Mem/RAM_reg_0_127_0_0_i_129/CO[3]
                         net (fo=1, routed)           0.000     5.952    Mem/RAM_reg_0_127_0_0_i_129_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.265 f  Mem/RAM_reg_0_127_0_0_i_49/O[3]
                         net (fo=33, routed)          0.639     6.904    Mem/RAM_reg_0_127_0_0_i_49_n_4
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.306     7.210 r  Mem/RAM_reg_0_127_0_0_i_248/O
                         net (fo=1, routed)           0.000     7.210    Mem/RAM_reg_0_127_0_0_i_248_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.760 r  Mem/RAM_reg_0_127_0_0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.760    Mem/RAM_reg_0_127_0_0_i_117_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.982 r  Mem/RAM_reg_0_127_0_0_i_44/O[0]
                         net (fo=3, routed)           0.775     8.757    vga_display/RAM_reg_0_127_0_0_i_42[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.299     9.056 r  vga_display/RAM_reg_0_127_0_0_i_239/O
                         net (fo=1, routed)           0.000     9.056    Mem/RAM_reg_0_127_0_0_i_42_1[2]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.432 r  Mem/RAM_reg_0_127_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.432    Mem/RAM_reg_0_127_0_0_i_109_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.661 r  Mem/RAM_reg_0_127_0_0_i_42/CO[2]
                         net (fo=35, routed)          0.633    10.294    Mem/RAM_reg_0_127_0_0_i_42_n_1
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.310    10.604 r  Mem/RAM_reg_0_127_0_0_i_48/O
                         net (fo=13, routed)          0.626    11.230    Mem/RAM_reg_0_127_0_0_i_48_n_0
    SLICE_X57Y70         LUT5 (Prop_lut5_I0_O)        0.124    11.354 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.986    12.340    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.464 r  Mem/RAM_reg_0_127_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.464    Mem/RAM_reg_0_127_13_13/DPO1
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    12.678 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.602    Mem/vdata3[13]
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.297    13.899 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.899    Mem/vga[11]_i_49_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    14.111 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.757    14.868    Mem/vga_reg[11]_i_17_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.299    15.167 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.589    15.756    Mem/vga[11]_i_9_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.880 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    16.032    vga_display/vdata[0]
    SLICE_X51Y74         LUT3 (Prop_lut3_I2_O)        0.124    16.156 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.422    16.577    vga_display/vga[7]_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.491    16.879    vga_display/CLK
    SLICE_X51Y74         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_3/C
                         clock pessimism              0.007    16.886    
                         clock uncertainty           -0.132    16.754    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)       -0.058    16.696    vga_display/vga_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.696    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.956ns  (logic 5.473ns (36.594%)  route 9.483ns (63.406%))
  Logic Levels:           21  (CARRY4=6 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.612     1.614    vga_display/CLK
    SLICE_X53Y68         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.667     2.737    vga_display/Q[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  vga_display/RAM_reg_0_127_0_0_i_245/O
                         net (fo=4, routed)           0.446     3.308    vga_display/RAM_reg_0_127_0_0_i_245_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     3.432 r  vga_display/RAM_reg_0_127_0_0_i_250/O
                         net (fo=12, routed)          0.718     4.149    Mem/vaddr_y[5]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.273 r  Mem/RAM_reg_0_127_0_0_i_255/O
                         net (fo=4, routed)           0.589     4.862    Mem/y_counter_reg[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  Mem/RAM_reg_0_127_0_0_i_253/O
                         net (fo=1, routed)           0.568     5.554    Mem/RAM_reg_0_127_0_0_i_253_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.952 r  Mem/RAM_reg_0_127_0_0_i_129/CO[3]
                         net (fo=1, routed)           0.000     5.952    Mem/RAM_reg_0_127_0_0_i_129_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.265 f  Mem/RAM_reg_0_127_0_0_i_49/O[3]
                         net (fo=33, routed)          0.639     6.904    Mem/RAM_reg_0_127_0_0_i_49_n_4
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.306     7.210 r  Mem/RAM_reg_0_127_0_0_i_248/O
                         net (fo=1, routed)           0.000     7.210    Mem/RAM_reg_0_127_0_0_i_248_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.760 r  Mem/RAM_reg_0_127_0_0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.760    Mem/RAM_reg_0_127_0_0_i_117_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.982 r  Mem/RAM_reg_0_127_0_0_i_44/O[0]
                         net (fo=3, routed)           0.775     8.757    vga_display/RAM_reg_0_127_0_0_i_42[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.299     9.056 r  vga_display/RAM_reg_0_127_0_0_i_239/O
                         net (fo=1, routed)           0.000     9.056    Mem/RAM_reg_0_127_0_0_i_42_1[2]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.432 r  Mem/RAM_reg_0_127_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.432    Mem/RAM_reg_0_127_0_0_i_109_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.661 r  Mem/RAM_reg_0_127_0_0_i_42/CO[2]
                         net (fo=35, routed)          0.633    10.294    Mem/RAM_reg_0_127_0_0_i_42_n_1
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.310    10.604 r  Mem/RAM_reg_0_127_0_0_i_48/O
                         net (fo=13, routed)          0.626    11.230    Mem/RAM_reg_0_127_0_0_i_48_n_0
    SLICE_X57Y70         LUT5 (Prop_lut5_I0_O)        0.124    11.354 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.986    12.340    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.464 r  Mem/RAM_reg_0_127_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.464    Mem/RAM_reg_0_127_13_13/DPO1
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    12.678 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.602    Mem/vdata3[13]
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.297    13.899 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.899    Mem/vga[11]_i_49_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    14.111 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.757    14.868    Mem/vga_reg[11]_i_17_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.299    15.167 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.589    15.756    Mem/vga[11]_i_9_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.880 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    16.032    vga_display/vdata[0]
    SLICE_X51Y74         LUT3 (Prop_lut3_I2_O)        0.124    16.156 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.415    16.570    vga_display/vga[7]_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.491    16.879    vga_display/CLK
    SLICE_X51Y74         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_2/C
                         clock pessimism              0.007    16.886    
                         clock uncertainty           -0.132    16.754    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)       -0.062    16.692    vga_display/vga_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.692    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.916ns  (logic 5.473ns (36.692%)  route 9.443ns (63.308%))
  Logic Levels:           21  (CARRY4=6 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 16.881 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.612     1.614    vga_display/CLK
    SLICE_X53Y68         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.667     2.737    vga_display/Q[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  vga_display/RAM_reg_0_127_0_0_i_245/O
                         net (fo=4, routed)           0.446     3.308    vga_display/RAM_reg_0_127_0_0_i_245_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     3.432 r  vga_display/RAM_reg_0_127_0_0_i_250/O
                         net (fo=12, routed)          0.718     4.149    Mem/vaddr_y[5]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.273 r  Mem/RAM_reg_0_127_0_0_i_255/O
                         net (fo=4, routed)           0.589     4.862    Mem/y_counter_reg[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  Mem/RAM_reg_0_127_0_0_i_253/O
                         net (fo=1, routed)           0.568     5.554    Mem/RAM_reg_0_127_0_0_i_253_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.952 r  Mem/RAM_reg_0_127_0_0_i_129/CO[3]
                         net (fo=1, routed)           0.000     5.952    Mem/RAM_reg_0_127_0_0_i_129_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.265 f  Mem/RAM_reg_0_127_0_0_i_49/O[3]
                         net (fo=33, routed)          0.639     6.904    Mem/RAM_reg_0_127_0_0_i_49_n_4
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.306     7.210 r  Mem/RAM_reg_0_127_0_0_i_248/O
                         net (fo=1, routed)           0.000     7.210    Mem/RAM_reg_0_127_0_0_i_248_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.760 r  Mem/RAM_reg_0_127_0_0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.760    Mem/RAM_reg_0_127_0_0_i_117_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.982 r  Mem/RAM_reg_0_127_0_0_i_44/O[0]
                         net (fo=3, routed)           0.775     8.757    vga_display/RAM_reg_0_127_0_0_i_42[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.299     9.056 r  vga_display/RAM_reg_0_127_0_0_i_239/O
                         net (fo=1, routed)           0.000     9.056    Mem/RAM_reg_0_127_0_0_i_42_1[2]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.432 r  Mem/RAM_reg_0_127_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.432    Mem/RAM_reg_0_127_0_0_i_109_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.661 r  Mem/RAM_reg_0_127_0_0_i_42/CO[2]
                         net (fo=35, routed)          0.633    10.294    Mem/RAM_reg_0_127_0_0_i_42_n_1
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.310    10.604 r  Mem/RAM_reg_0_127_0_0_i_48/O
                         net (fo=13, routed)          0.626    11.230    Mem/RAM_reg_0_127_0_0_i_48_n_0
    SLICE_X57Y70         LUT5 (Prop_lut5_I0_O)        0.124    11.354 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.986    12.340    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.464 r  Mem/RAM_reg_0_127_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.464    Mem/RAM_reg_0_127_13_13/DPO1
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    12.678 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.602    Mem/vdata3[13]
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.297    13.899 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.899    Mem/vga[11]_i_49_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    14.111 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.757    14.868    Mem/vga_reg[11]_i_17_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.299    15.167 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.589    15.756    Mem/vga[11]_i_9_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.880 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    16.032    vga_display/vdata[0]
    SLICE_X51Y74         LUT3 (Prop_lut3_I2_O)        0.124    16.156 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.375    16.531    vga_display/vga[7]_i_1_n_0
    SLICE_X49Y74         FDRE                                         r  vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.493    16.881    vga_display/CLK
    SLICE_X49Y74         FDRE                                         r  vga_display/vga_reg[7]/C
                         clock pessimism              0.007    16.888    
                         clock uncertainty           -0.132    16.756    
    SLICE_X49Y74         FDRE (Setup_fdre_C_D)       -0.047    16.709    vga_display/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         16.709    
                         arrival time                         -16.531    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.916ns  (logic 5.473ns (36.692%)  route 9.443ns (63.308%))
  Logic Levels:           21  (CARRY4=6 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 16.881 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.612     1.614    vga_display/CLK
    SLICE_X53Y68         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.667     2.737    vga_display/Q[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  vga_display/RAM_reg_0_127_0_0_i_245/O
                         net (fo=4, routed)           0.446     3.308    vga_display/RAM_reg_0_127_0_0_i_245_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     3.432 r  vga_display/RAM_reg_0_127_0_0_i_250/O
                         net (fo=12, routed)          0.718     4.149    Mem/vaddr_y[5]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.273 r  Mem/RAM_reg_0_127_0_0_i_255/O
                         net (fo=4, routed)           0.589     4.862    Mem/y_counter_reg[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  Mem/RAM_reg_0_127_0_0_i_253/O
                         net (fo=1, routed)           0.568     5.554    Mem/RAM_reg_0_127_0_0_i_253_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.952 r  Mem/RAM_reg_0_127_0_0_i_129/CO[3]
                         net (fo=1, routed)           0.000     5.952    Mem/RAM_reg_0_127_0_0_i_129_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.265 f  Mem/RAM_reg_0_127_0_0_i_49/O[3]
                         net (fo=33, routed)          0.639     6.904    Mem/RAM_reg_0_127_0_0_i_49_n_4
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.306     7.210 r  Mem/RAM_reg_0_127_0_0_i_248/O
                         net (fo=1, routed)           0.000     7.210    Mem/RAM_reg_0_127_0_0_i_248_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.760 r  Mem/RAM_reg_0_127_0_0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.760    Mem/RAM_reg_0_127_0_0_i_117_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.982 r  Mem/RAM_reg_0_127_0_0_i_44/O[0]
                         net (fo=3, routed)           0.775     8.757    vga_display/RAM_reg_0_127_0_0_i_42[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.299     9.056 r  vga_display/RAM_reg_0_127_0_0_i_239/O
                         net (fo=1, routed)           0.000     9.056    Mem/RAM_reg_0_127_0_0_i_42_1[2]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.432 r  Mem/RAM_reg_0_127_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.432    Mem/RAM_reg_0_127_0_0_i_109_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.661 r  Mem/RAM_reg_0_127_0_0_i_42/CO[2]
                         net (fo=35, routed)          0.633    10.294    Mem/RAM_reg_0_127_0_0_i_42_n_1
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.310    10.604 r  Mem/RAM_reg_0_127_0_0_i_48/O
                         net (fo=13, routed)          0.626    11.230    Mem/RAM_reg_0_127_0_0_i_48_n_0
    SLICE_X57Y70         LUT5 (Prop_lut5_I0_O)        0.124    11.354 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.986    12.340    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.464 r  Mem/RAM_reg_0_127_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.464    Mem/RAM_reg_0_127_13_13/DPO1
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    12.678 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.602    Mem/vdata3[13]
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.297    13.899 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.899    Mem/vga[11]_i_49_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    14.111 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.757    14.868    Mem/vga_reg[11]_i_17_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.299    15.167 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.589    15.756    Mem/vga[11]_i_9_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.880 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    16.032    vga_display/vdata[0]
    SLICE_X51Y74         LUT3 (Prop_lut3_I2_O)        0.124    16.156 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.375    16.531    vga_display/vga[7]_i_1_n_0
    SLICE_X49Y74         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.493    16.881    vga_display/CLK
    SLICE_X49Y74         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica/C
                         clock pessimism              0.007    16.888    
                         clock uncertainty           -0.132    16.756    
    SLICE_X49Y74         FDRE (Setup_fdre_C_D)       -0.043    16.713    vga_display/vga_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.713    
                         arrival time                         -16.531    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.699ns  (logic 5.473ns (37.233%)  route 9.226ns (62.767%))
  Logic Levels:           21  (CARRY4=6 LUT1=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.612     1.614    vga_display/CLK
    SLICE_X53Y68         FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.667     2.737    vga_display/Q[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  vga_display/RAM_reg_0_127_0_0_i_245/O
                         net (fo=4, routed)           0.446     3.308    vga_display/RAM_reg_0_127_0_0_i_245_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     3.432 r  vga_display/RAM_reg_0_127_0_0_i_250/O
                         net (fo=12, routed)          0.718     4.149    Mem/vaddr_y[5]
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.273 r  Mem/RAM_reg_0_127_0_0_i_255/O
                         net (fo=4, routed)           0.589     4.862    Mem/y_counter_reg[1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  Mem/RAM_reg_0_127_0_0_i_253/O
                         net (fo=1, routed)           0.568     5.554    Mem/RAM_reg_0_127_0_0_i_253_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.952 r  Mem/RAM_reg_0_127_0_0_i_129/CO[3]
                         net (fo=1, routed)           0.000     5.952    Mem/RAM_reg_0_127_0_0_i_129_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.265 f  Mem/RAM_reg_0_127_0_0_i_49/O[3]
                         net (fo=33, routed)          0.639     6.904    Mem/RAM_reg_0_127_0_0_i_49_n_4
    SLICE_X53Y70         LUT1 (Prop_lut1_I0_O)        0.306     7.210 r  Mem/RAM_reg_0_127_0_0_i_248/O
                         net (fo=1, routed)           0.000     7.210    Mem/RAM_reg_0_127_0_0_i_248_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.760 r  Mem/RAM_reg_0_127_0_0_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.760    Mem/RAM_reg_0_127_0_0_i_117_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.982 r  Mem/RAM_reg_0_127_0_0_i_44/O[0]
                         net (fo=3, routed)           0.775     8.757    vga_display/RAM_reg_0_127_0_0_i_42[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.299     9.056 r  vga_display/RAM_reg_0_127_0_0_i_239/O
                         net (fo=1, routed)           0.000     9.056    Mem/RAM_reg_0_127_0_0_i_42_1[2]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.432 r  Mem/RAM_reg_0_127_0_0_i_109/CO[3]
                         net (fo=1, routed)           0.000     9.432    Mem/RAM_reg_0_127_0_0_i_109_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.661 r  Mem/RAM_reg_0_127_0_0_i_42/CO[2]
                         net (fo=35, routed)          0.633    10.294    Mem/RAM_reg_0_127_0_0_i_42_n_1
    SLICE_X52Y70         LUT3 (Prop_lut3_I0_O)        0.310    10.604 r  Mem/RAM_reg_0_127_0_0_i_48/O
                         net (fo=13, routed)          0.626    11.230    Mem/RAM_reg_0_127_0_0_i_48_n_0
    SLICE_X57Y70         LUT5 (Prop_lut5_I0_O)        0.124    11.354 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.986    12.340    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X50Y67         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.464 r  Mem/RAM_reg_0_127_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.464    Mem/RAM_reg_0_127_13_13/DPO1
    SLICE_X50Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    12.678 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.602    Mem/vdata3[13]
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.297    13.899 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.899    Mem/vga[11]_i_49_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    14.111 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.757    14.868    Mem/vga_reg[11]_i_17_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.299    15.167 r  Mem/vga[11]_i_9/O
                         net (fo=2, routed)           0.438    15.605    Mem/vga[11]_i_9_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.729 r  Mem/vga[11]_i_4/O
                         net (fo=1, routed)           0.460    16.190    vga_display/vga_reg[11]_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  vga_display/vga[11]_i_1/O
                         net (fo=2, routed)           0.000    16.314    vga_display/vga[11]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.491    16.879    vga_display/CLK
    SLICE_X51Y75         FDRE                                         r  vga_display/vga_reg[11]/C
                         clock pessimism              0.007    16.886    
                         clock uncertainty           -0.132    16.754    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.031    16.785    vga_display/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.785    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             10.278ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.704ns (15.080%)  route 3.964ns (84.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.607     1.609    vga_display/CLK
    SLICE_X57Y77         FDRE                                         r  vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456     2.065 r  vga_display/x_counter_reg[2]/Q
                         net (fo=3, routed)           1.391     3.456    vga_display/x_counter[2]
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.580 r  vga_display/x_counter[11]_i_4/O
                         net (fo=1, routed)           1.099     4.679    vga_display/x_counter[11]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          1.475     6.278    vga_display/p_0_in
    SLICE_X51Y68         FDRE                                         r  vga_display/y_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.498    16.886    vga_display/CLK
    SLICE_X51Y68         FDRE                                         r  vga_display/y_counter_reg[3]/C
                         clock pessimism              0.007    16.893    
                         clock uncertainty           -0.132    16.761    
    SLICE_X51Y68         FDRE (Setup_fdre_C_CE)      -0.205    16.556    vga_display/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 10.278    

Slack (MET) :             10.278ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.704ns (15.080%)  route 3.964ns (84.920%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.607     1.609    vga_display/CLK
    SLICE_X57Y77         FDRE                                         r  vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456     2.065 r  vga_display/x_counter_reg[2]/Q
                         net (fo=3, routed)           1.391     3.456    vga_display/x_counter[2]
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.580 r  vga_display/x_counter[11]_i_4/O
                         net (fo=1, routed)           1.099     4.679    vga_display/x_counter[11]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          1.475     6.278    vga_display/p_0_in
    SLICE_X51Y68         FDRE                                         r  vga_display/y_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.498    16.886    vga_display/CLK
    SLICE_X51Y68         FDRE                                         r  vga_display/y_counter_reg[7]/C
                         clock pessimism              0.007    16.893    
                         clock uncertainty           -0.132    16.761    
    SLICE_X51Y68         FDRE (Setup_fdre_C_CE)      -0.205    16.556    vga_display/y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 10.278    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.704ns (15.506%)  route 3.836ns (84.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.885 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.607     1.609    vga_display/CLK
    SLICE_X57Y77         FDRE                                         r  vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456     2.065 r  vga_display/x_counter_reg[2]/Q
                         net (fo=3, routed)           1.391     3.456    vga_display/x_counter[2]
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.580 r  vga_display/x_counter[11]_i_4/O
                         net (fo=1, routed)           1.099     4.679    vga_display/x_counter[11]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          1.347     6.149    vga_display/p_0_in
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497    16.885    vga_display/CLK
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[10]/C
                         clock pessimism              0.007    16.892    
                         clock uncertainty           -0.132    16.760    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    16.555    vga_display/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         16.555    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.704ns (15.506%)  route 3.836ns (84.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.885 - 15.385 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.607     1.609    vga_display/CLK
    SLICE_X57Y77         FDRE                                         r  vga_display/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.456     2.065 r  vga_display/x_counter_reg[2]/Q
                         net (fo=3, routed)           1.391     3.456    vga_display/x_counter[2]
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.580 r  vga_display/x_counter[11]_i_4/O
                         net (fo=1, routed)           1.099     4.679    vga_display/x_counter[11]_i_4_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          1.347     6.149    vga_display/p_0_in
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497    16.885    vga_display/CLK
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[8]/C
                         clock pessimism              0.007    16.892    
                         clock uncertainty           -0.132    16.760    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.205    16.555    vga_display/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         16.555    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 10.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.187%)  route 0.255ns (57.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.553     0.555    vga_display/CLK
    SLICE_X52Y70         FDRE                                         r  vga_display/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga_display/y_counter_reg[6]/Q
                         net (fo=11, routed)          0.255     0.950    vga_display/y_counter_reg_n_0_[6]
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.995 r  vga_display/y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.995    vga_display/y_counter[7]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  vga_display/y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.824     0.826    vga_display/CLK
    SLICE_X51Y68         FDRE                                         r  vga_display/y_counter_reg[7]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.092     0.913    vga_display/y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.697%)  route 0.283ns (60.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.556     0.558    vga_display/CLK
    SLICE_X51Y68         FDRE                                         r  vga_display/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vga_display/y_counter_reg[3]/Q
                         net (fo=23, routed)          0.283     0.981    vga_display/Q[3]
    SLICE_X52Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.026 r  vga_display/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.026    vga_display/y_counter[6]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  vga_display/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.821     0.823    vga_display/CLK
    SLICE_X52Y70         FDRE                                         r  vga_display/y_counter_reg[6]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.091     0.909    vga_display/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.026%)  route 0.114ns (37.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.555     0.557    vga_display/CLK
    SLICE_X55Y68         FDRE                                         r  vga_display/y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vga_display/y_counter_reg[4]/Q
                         net (fo=14, routed)          0.114     0.811    vga_display/Q[4]
    SLICE_X54Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.856 r  vga_display/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.856    vga_display/y_counter[5]_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  vga_display/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.823     0.825    vga_display/CLK
    SLICE_X54Y68         FDRE                                         r  vga_display/y_counter_reg[5]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.121     0.691    vga_display/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.280%)  route 0.357ns (60.720%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.553     0.555    vga_display/CLK
    SLICE_X52Y70         FDRE                                         r  vga_display/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga_display/y_counter_reg[6]/Q
                         net (fo=11, routed)          0.307     1.002    vga_display/y_counter_reg_n_0_[6]
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.047 r  vga_display/y_counter[10]_i_2/O
                         net (fo=3, routed)           0.050     1.098    vga_display/y_counter[10]_i_2_n_0
    SLICE_X51Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.143 r  vga_display/y_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.143    vga_display/y_counter[8]_i_1_n_0
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.823     0.825    vga_display/CLK
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[8]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.092     0.912    vga_display/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.643%)  route 0.402ns (68.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.555     0.557    vga_display/CLK
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vga_display/y_counter_reg[8]/Q
                         net (fo=10, routed)          0.216     0.914    vga_display/y_counter_reg_n_0_[8]
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.959 r  vga_display/v_sync_i_1/O
                         net (fo=2, routed)           0.186     1.144    vga_display/v_sync0
    SLICE_X52Y68         FDRE                                         r  vga_display/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.823     0.825    vga_display/CLK
    SLICE_X52Y68         FDRE                                         r  vga_display/v_sync_reg/C
                         clock pessimism             -0.005     0.820    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.070     0.890    vga_display/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.554     0.556    vga_display/CLK
    SLICE_X57Y79         FDRE                                         r  vga_display/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vga_display/x_counter_reg[9]/Q
                         net (fo=5, routed)           0.117     0.814    vga_display/x_counter[9]
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.929 r  vga_display/x_counter_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.929    vga_display/p_1_in[9]
    SLICE_X57Y79         FDRE                                         r  vga_display/x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.822     0.824    vga_display/CLK
    SLICE_X57Y79         FDRE                                         r  vga_display/x_counter_reg[9]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.105     0.661    vga_display/x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.553     0.555    vga_display/CLK
    SLICE_X57Y78         FDRE                                         r  vga_display/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga_display/x_counter_reg[8]/Q
                         net (fo=4, routed)           0.130     0.826    vga_display/x_counter[8]
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.934 r  vga_display/x_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    vga_display/p_1_in[8]
    SLICE_X57Y78         FDRE                                         r  vga_display/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.821     0.823    vga_display/CLK
    SLICE_X57Y78         FDRE                                         r  vga_display/x_counter_reg[8]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.105     0.660    vga_display/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.553     0.555    vga_display/CLK
    SLICE_X57Y77         FDRE                                         r  vga_display/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga_display/x_counter_reg[4]/Q
                         net (fo=5, routed)           0.132     0.828    vga_display/x_counter[4]
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.936 r  vga_display/x_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.936    vga_display/p_1_in[4]
    SLICE_X57Y77         FDRE                                         r  vga_display/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.820     0.822    vga_display/CLK
    SLICE_X57Y77         FDRE                                         r  vga_display/x_counter_reg[4]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.105     0.660    vga_display/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.809%)  route 0.127ns (33.191%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.553     0.555    vga_display/CLK
    SLICE_X57Y78         FDRE                                         r  vga_display/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vga_display/x_counter_reg[5]/Q
                         net (fo=4, routed)           0.127     0.823    vga_display/x_counter[5]
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.938 r  vga_display/x_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.938    vga_display/p_1_in[5]
    SLICE_X57Y78         FDRE                                         r  vga_display/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.821     0.823    vga_display/CLK
    SLICE_X57Y78         FDRE                                         r  vga_display/x_counter_reg[5]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.105     0.660    vga_display/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.555     0.557    vga_display/CLK
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vga_display/y_counter_reg[10]/Q
                         net (fo=6, routed)           0.193     0.890    vga_display/y_counter_reg_n_0_[10]
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.935 r  vga_display/y_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.935    vga_display/y_counter[10]_i_1_n_0
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.823     0.825    vga_display/CLK
    SLICE_X51Y69         FDRE                                         r  vga_display/y_counter_reg[10]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.091     0.648    vga_display/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X52Y78     vga_display/h_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X52Y81     vga_display/h_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X52Y68     vga_display/v_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X52Y74     vga_display/v_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y82     vga_display/vga_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y82     vga_display/vga_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y75     vga_display/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X51Y75     vga_display/vga_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y78     vga_display/h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y78     vga_display/h_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y81     vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y81     vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y68     vga_display/v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y68     vga_display/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y74     vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y74     vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y82     vga_display/vga_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y82     vga_display/vga_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y78     vga_display/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y78     vga_display/h_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y81     vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y81     vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y68     vga_display/v_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y68     vga_display/v_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y74     vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X52Y74     vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y82     vga_display/vga_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y82     vga_display/vga_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



