Loading plugins phase: Elapsed time ==> 0s.296ms
Initializing data phase: Elapsed time ==> 2s.890ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj -d CY8C3244AXA-153 -s \\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.640ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  KitProg_Bootloader.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj -dcpsoc3 KitProg_Bootloader.v -verilog
======================================================================

======================================================================
Compiling:  KitProg_Bootloader.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj -dcpsoc3 KitProg_Bootloader.v -verilog
======================================================================

======================================================================
Compiling:  KitProg_Bootloader.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj -dcpsoc3 -verilog KitProg_Bootloader.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 26 18:24:02 2015


======================================================================
Compiling:  KitProg_Bootloader.v
Program  :   vpp
Options  :    -yv2 -q10 KitProg_Bootloader.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 26 18:24:03 2015

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'KitProg_Bootloader.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  KitProg_Bootloader.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj -dcpsoc3 -verilog KitProg_Bootloader.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 26 18:24:03 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\autoseltemp\KitProg_Bootloader.ctl'.
Linking '\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\autoseltemp\KitProg_Bootloader.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  KitProg_Bootloader.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj -dcpsoc3 -verilog KitProg_Bootloader.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 26 18:24:05 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\autoseltemp\KitProg_Bootloader.ctl'.
Linking '\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\autoseltemp\KitProg_Bootloader.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:Net_101\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_390
	Net_391
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_392
	Net_389
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 134 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing tmpOE__Pin_Status_LED_net_0 to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing Net_100 to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_2\ to \PWM:PWMUDB:status_2\
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing \PWM:PWMUDB:tc_reg_i\\D\ to \PWM:PWMUDB:status_2\
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_PSoC4A_XRES_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Removing Lhs of wire one[6] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire tmpOE__Pin_Status_LED_net_0[9] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Rhs of wire Net_134[10] = \PWM:Net_96\[131]
Removing Rhs of wire Net_134[10] = \PWM:PWMUDB:pwm_reg_i\[130]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[50] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[56] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Rhs of wire \PWM:PWMUDB:ctrl_enable\[73] = \PWM:PWMUDB:control_7\[74]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[88] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[89] = \PWM:PWMUDB:ctrl_enable\[73]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[93] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[95] = zero[2]
Removing Lhs of wire Net_100[96] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[97] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[98] = \PWM:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[102] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[103] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[105] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[106] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[109] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[113] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[398]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[115] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[399]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[116] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[117] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[118] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[119] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[127] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[128] = \PWM:PWMUDB:cmp1\[126]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[132] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[133] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:status_6\[138] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_0\[139] = \PWM:PWMUDB:cmp1_status_reg\[140]
Removing Rhs of wire \PWM:PWMUDB:status_1\[141] = \PWM:PWMUDB:cmp2_status_reg\[142]
Removing Lhs of wire \PWM:PWMUDB:status_2\[143] = \PWM:PWMUDB:tc_i\[65]
Removing Rhs of wire \PWM:PWMUDB:status_3\[144] = \PWM:PWMUDB:fifo_full\[145]
Removing Lhs of wire \PWM:PWMUDB:status_4\[146] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[150] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[151] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[152] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[153] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[154] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[155] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[156] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[160] = \PWM:PWMUDB:tc_i\[65]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[161] = \PWM:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[162] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[280] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[281] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[282] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[283] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[284] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[285] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[286] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[287] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[288] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[289] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[290] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[291] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[292] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[293] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[294] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[295] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[296] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[297] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[298] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[299] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[300] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[301] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[302] = \PWM:PWMUDB:MODIN1_1\[303]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[303] = \PWM:PWMUDB:dith_count_1\[112]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[304] = \PWM:PWMUDB:MODIN1_0\[305]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[305] = \PWM:PWMUDB:dith_count_0\[114]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[437] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[438] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:tc_reg_i\\D\[444] = \PWM:PWMUDB:tc_i\[65]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[445] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[446] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[449] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[450] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:pwm_reg_i\\D\[453] = \PWM:PWMUDB:pwm_i\[129]
Removing Lhs of wire \PWM:PWMUDB:pwm1_reg_i\\D\[454] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_reg_i\\D\[455] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[456] = \PWM:PWMUDB:cmp1_status\[149]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[457] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[458] = tmpOE__Pin_PSoC4A_XRES_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[459] = \PWM:PWMUDB:cmp1\[126]

------------------------------------------------------
Aliased 0 equations, 85 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_PSoC4A_XRES_net_0' (cost = 0):
tmpOE__Pin_PSoC4A_XRES_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:compare1\' (cost = 1):
\PWM:PWMUDB:compare1\ <= ((not \PWM:PWMUDB:cmp1_less\ and not \PWM:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 2):
\PWM:PWMUDB:cmp1\ <= ((not \PWM:PWMUDB:cmp1_less\ and not \PWM:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[163] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[408] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[418] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[428] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[447] = \PWM:PWMUDB:ctrl_enable\[73]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya "-.fftprj=\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj" -dcpsoc3 KitProg_Bootloader.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.609ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Wednesday, 26 August 2015 18:24:05
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -.fasautosel=quick -ya -.fftprj=\\psf\Home\Desktop\KitProg version 2_03\KitProg\KitProg_Bootloader.cydsn\KitProg_Bootloader.cyprj -d CY8C3244AXA-153 KitProg_Bootloader.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_LED_1'. Fanout=2, Signal=Net_84
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_LED_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_LED_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_LED_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_LED_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_PSoC4A_XRES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PSoC4A_XRES(0)__PA ,
            pad => Pin_PSoC4A_XRES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Status_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Status_LED(0)__PA ,
            input => Net_134 ,
            pad => Pin_Status_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_134, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\ * !\PWM:PWMUDB:cmp1_less\ * 
              !\PWM:PWMUDB:cmp1_eq\
        );
        Output = Net_134 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:cmp1_less\ * !\PWM:PWMUDB:cmp1_eq\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:ctrl_enable\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:cmp1_less\ * !\PWM:PWMUDB:cmp1_eq\ * 
              !\PWM:PWMUDB:prevCompare1\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:final_kill_reg\
        );
        Output = \PWM:PWMUDB:status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_84 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_84 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_84 ,
            status_5 => \PWM:PWMUDB:status_5\ ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:tc_i\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_84 ,
            control_7 => \PWM:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_409 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    1 :    7 :    8 :  12.50%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :    4 :   66 :   70 :   5.71%
UDB Macrocells                :    6 :  122 :  128 :   4.69%
UDB Unique Pterms             :    5 :  251 :  256 :   1.95%
UDB Total Pterms              :    5 :      :      : 
UDB Datapath Cells            :    2 :   14 :   16 :  12.50%
UDB Status Cells              :    1 :   15 :   16 :   6.25%
            StatusI Registers :    1 
UDB Control Cells             :    1 :   15 :   16 :   6.25%
            Control Registers :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
USB Fixed Blocks              :    1 :   -1 :    0 :   -n/a-
Error: mpr.M0014: Resource limit: Maximum number of USB Fixed Blocks exceeded (max=0, needed=1). (App=cydsfit)
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.593ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.015ms
