*********************************************************************************
Commit: bc14f164c59fdd123e87c9a17b767f51ba261c21 
*********************************************************************************

[PlatformPkg]

  [ADL-S] BIOS workaround for games that use Denuvo DRM
  BIOS W/A for games that use a specific DRM
  Core Parking Hint based on Scroll Lock
  When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.
  
  Hsd-es-id: 22013741465
  Change-Id: I73a9eb8fb04e77e893c2f342d4ba9476278844d2
  Original commit hash: 3b0940c96943a723907c175c9a1d18eb27e9f1f5
  
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
  AlderLakePlatSamplePkg/Setup/AcpiSetup.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
*********************************************************************************
Commit: 51695d984307c9aa910e88bfaeaf94f620705d1c 
*********************************************************************************

[SiliconPkg]

  [ISE][ADL-P ADL-M | DDR5 LP5 LP4 DDR4] Disable EnVttOdt, InternalClocksOn and ForceRxOn
  
  [Resolution]
  -> Program VttGenControl.EnVttOdt = 0 until VTT Mode is enabled
  -> Program DataControl0.Bits.forcerxon = 0 for Lp5 Gear4
  -> Set InternalClocksOn to 0 at the end of before moving to NormalMode
  
  [Impacted Platform]
  ADL-P ADL-M DDR-5 DDR-4 LP5 LP4
  
  [Registers impacted]
  MC [ ] PHY [X] Both []
  
  Hsd-es-id: 16014537175
  Change-Id: I2aecc218eb300a2a2cba59b58bdb81da31f9be1e
  Original commit hash: a1e4eb7352301ac5030057f2c8472cfc707c0ccb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4a8644f0f2f49918d8a1f3a83d9cf3d2f88efb37 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4"
  
  Changes:
  Optimized ReadMpr pattern is causing regression in Gear4 sagv points on Dual Rank
  Reverting this changelist for now, will update after root causing the issue
  
  [Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4
  
  Register Impacted: None
  
  Change-Id: I639b9db72778e2deacc667a0b61b0a6c97604680
  Original commit hash: f57941df0ed7c3630ca9d9f58c19747076c7f272
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f8178ba33977b27f1bfc65fef23c1dda30c93397 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage
  
  Hsd-es-id: 16014513415
  Change-Id: I598223a6e926f7cd979286a66f4a375cff07dd1b
  Original commit hash: d6649aa4c220b9a54b82edd8ec726a8e6e49620c
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakePlatSamplePkg/PlatformPeiLib.dsc
  AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

################################################################################

Report Summary: Backstop found 4 suspect commits for review 

Warnings Found:
  Commit: bc14f16    --Commit Message Contains Key Word: Workaround
  Commit: 51695d9    --Commit Message Contains Key Word: internal
  Commit: 4a8644f    --Commit Message Contains Key Word: revert
  Commit: f8178ba    --Commit Message Contains Key Word: internal
