<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4911" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4911{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4911{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4911{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4911{left:209px;bottom:998px;letter-spacing:-0.14px;}
#t5_4911{left:568px;bottom:998px;letter-spacing:-0.14px;}
#t6_4911{left:568px;bottom:976px;letter-spacing:-0.11px;}
#t7_4911{left:568px;bottom:959px;letter-spacing:-0.11px;}
#t8_4911{left:568px;bottom:938px;letter-spacing:-0.12px;}
#t9_4911{left:568px;bottom:921px;letter-spacing:-0.11px;}
#ta_4911{left:568px;bottom:904px;letter-spacing:-0.11px;}
#tb_4911{left:568px;bottom:883px;letter-spacing:-0.11px;}
#tc_4911{left:568px;bottom:866px;letter-spacing:-0.12px;}
#td_4911{left:568px;bottom:849px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_4911{left:209px;bottom:825px;letter-spacing:-0.17px;}
#tf_4911{left:568px;bottom:825px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tg_4911{left:568px;bottom:804px;letter-spacing:-0.11px;}
#th_4911{left:568px;bottom:787px;letter-spacing:-0.11px;}
#ti_4911{left:568px;bottom:765px;letter-spacing:-0.12px;}
#tj_4911{left:568px;bottom:749px;letter-spacing:-0.11px;}
#tk_4911{left:568px;bottom:732px;letter-spacing:-0.11px;}
#tl_4911{left:568px;bottom:710px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#tm_4911{left:568px;bottom:694px;letter-spacing:-0.12px;}
#tn_4911{left:209px;bottom:669px;letter-spacing:-0.12px;}
#to_4911{left:568px;bottom:669px;letter-spacing:-0.14px;}
#tp_4911{left:81px;bottom:645px;letter-spacing:-0.16px;}
#tq_4911{left:134px;bottom:645px;letter-spacing:-0.16px;}
#tr_4911{left:181px;bottom:645px;letter-spacing:-0.15px;}
#ts_4911{left:402px;bottom:645px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#tt_4911{left:402px;bottom:628px;letter-spacing:-0.11px;}
#tu_4911{left:477px;bottom:645px;letter-spacing:-0.12px;}
#tv_4911{left:568px;bottom:645px;letter-spacing:-0.11px;}
#tw_4911{left:593px;bottom:645px;letter-spacing:-0.12px;}
#tx_4911{left:790px;bottom:645px;}
#ty_4911{left:81px;bottom:603px;letter-spacing:-0.17px;}
#tz_4911{left:134px;bottom:603px;letter-spacing:-0.15px;}
#t10_4911{left:181px;bottom:603px;letter-spacing:-0.15px;}
#t11_4911{left:402px;bottom:603px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t12_4911{left:402px;bottom:587px;letter-spacing:-0.11px;}
#t13_4911{left:477px;bottom:603px;letter-spacing:-0.13px;}
#t14_4911{left:568px;bottom:603px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t15_4911{left:751px;bottom:603px;}
#t16_4911{left:754px;bottom:603px;letter-spacing:-0.13px;}
#t17_4911{left:81px;bottom:562px;letter-spacing:-0.17px;}
#t18_4911{left:134px;bottom:562px;letter-spacing:-0.15px;}
#t19_4911{left:181px;bottom:562px;letter-spacing:-0.15px;}
#t1a_4911{left:402px;bottom:562px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1b_4911{left:402px;bottom:545px;letter-spacing:-0.11px;}
#t1c_4911{left:477px;bottom:562px;letter-spacing:-0.12px;}
#t1d_4911{left:568px;bottom:562px;letter-spacing:-0.12px;}
#t1e_4911{left:568px;bottom:545px;letter-spacing:-0.14px;}
#t1f_4911{left:81px;bottom:521px;letter-spacing:-0.17px;}
#t1g_4911{left:134px;bottom:521px;letter-spacing:-0.15px;}
#t1h_4911{left:181px;bottom:521px;letter-spacing:-0.15px;}
#t1i_4911{left:402px;bottom:521px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1j_4911{left:402px;bottom:504px;letter-spacing:-0.11px;}
#t1k_4911{left:477px;bottom:521px;letter-spacing:-0.12px;}
#t1l_4911{left:568px;bottom:521px;letter-spacing:-0.12px;}
#t1m_4911{left:568px;bottom:499px;letter-spacing:-0.12px;}
#t1n_4911{left:568px;bottom:483px;letter-spacing:-0.11px;}
#t1o_4911{left:568px;bottom:466px;letter-spacing:-0.12px;}
#t1p_4911{left:568px;bottom:449px;letter-spacing:-0.08px;}
#t1q_4911{left:568px;bottom:428px;letter-spacing:-0.11px;}
#t1r_4911{left:568px;bottom:411px;letter-spacing:-0.11px;}
#t1s_4911{left:568px;bottom:394px;letter-spacing:-0.11px;}
#t1t_4911{left:81px;bottom:370px;letter-spacing:-0.17px;}
#t1u_4911{left:134px;bottom:370px;letter-spacing:-0.15px;}
#t1v_4911{left:181px;bottom:370px;letter-spacing:-0.14px;}
#t1w_4911{left:402px;bottom:370px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#t1x_4911{left:402px;bottom:353px;letter-spacing:-0.11px;}
#t1y_4911{left:477px;bottom:370px;letter-spacing:-0.13px;}
#t1z_4911{left:568px;bottom:370px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t20_4911{left:751px;bottom:370px;}
#t21_4911{left:754px;bottom:370px;letter-spacing:-0.13px;}
#t22_4911{left:568px;bottom:348px;letter-spacing:-0.12px;}
#t23_4911{left:568px;bottom:331px;letter-spacing:-0.12px;}
#t24_4911{left:568px;bottom:315px;letter-spacing:-0.11px;}
#t25_4911{left:568px;bottom:298px;letter-spacing:-0.12px;}
#t26_4911{left:568px;bottom:273px;letter-spacing:-0.11px;}
#t27_4911{left:568px;bottom:257px;letter-spacing:-0.11px;}
#t28_4911{left:568px;bottom:240px;letter-spacing:-0.11px;}
#t29_4911{left:81px;bottom:215px;letter-spacing:-0.17px;}
#t2a_4911{left:134px;bottom:215px;letter-spacing:-0.15px;}
#t2b_4911{left:181px;bottom:215px;letter-spacing:-0.15px;}
#t2c_4911{left:402px;bottom:215px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2d_4911{left:402px;bottom:199px;letter-spacing:-0.11px;}
#t2e_4911{left:477px;bottom:215px;letter-spacing:-0.13px;}
#t2f_4911{left:568px;bottom:215px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2g_4911{left:751px;bottom:215px;}
#t2h_4911{left:754px;bottom:215px;letter-spacing:-0.13px;}
#t2i_4911{left:81px;bottom:174px;letter-spacing:-0.17px;}
#t2j_4911{left:134px;bottom:174px;letter-spacing:-0.15px;}
#t2k_4911{left:181px;bottom:174px;letter-spacing:-0.15px;}
#t2l_4911{left:402px;bottom:174px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2m_4911{left:402px;bottom:157px;letter-spacing:-0.11px;}
#t2n_4911{left:477px;bottom:174px;letter-spacing:-0.12px;}
#t2o_4911{left:568px;bottom:174px;letter-spacing:-0.12px;}
#t2p_4911{left:568px;bottom:157px;letter-spacing:-0.14px;}
#t2q_4911{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2r_4911{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2s_4911{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t2t_4911{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t2u_4911{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t2v_4911{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2w_4911{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_4911{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t2y_4911{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t2z_4911{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t30_4911{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t31_4911{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t32_4911{left:535px;bottom:1053px;}
#t33_4911{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t34_4911{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t35_4911{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4911{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4911{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4911{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4911{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4911{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4911{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4911{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4911" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4911Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4911" style="-webkit-user-select: none;"><object width="935" height="1210" data="4911/4911.svg" type="image/svg+xml" id="pdf4911" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4911" class="t s1_4911">Vol. 4 </span><span id="t2_4911" class="t s1_4911">2-389 </span>
<span id="t3_4911" class="t s2_4911">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4911" class="t s3_4911">25 </span><span id="t5_4911" class="t s3_4911">ENABLE_PEBS_MY_THR (R/W) </span>
<span id="t6_4911" class="t s3_4911">Enables PEBS for the target logical processor </span>
<span id="t7_4911" class="t s3_4911">when set; disables PEBS when clear (default). </span>
<span id="t8_4911" class="t s3_4911">See Section 20.6.4.3, “IA32_PEBS_ENABLE </span>
<span id="t9_4911" class="t s3_4911">MSR,” for an explanation of the target logical </span>
<span id="ta_4911" class="t s3_4911">processor. </span>
<span id="tb_4911" class="t s3_4911">This bit is called ENABLE_PEBS in IA-32 </span>
<span id="tc_4911" class="t s3_4911">processors that do not support Intel Hyper- </span>
<span id="td_4911" class="t s3_4911">Threading Technology. </span>
<span id="te_4911" class="t s3_4911">26 </span><span id="tf_4911" class="t s3_4911">ENABLE_PEBS_OTH_THR (R/W) </span>
<span id="tg_4911" class="t s3_4911">Enables PEBS for the target logical processor </span>
<span id="th_4911" class="t s3_4911">when set; disables PEBS when clear (default). </span>
<span id="ti_4911" class="t s3_4911">See Section 20.6.4.3, “IA32_PEBS_ENABLE </span>
<span id="tj_4911" class="t s3_4911">MSR,” for an explanation of the target logical </span>
<span id="tk_4911" class="t s3_4911">processor. </span>
<span id="tl_4911" class="t s3_4911">This bit is reserved for IA-32 processors that do </span>
<span id="tm_4911" class="t s3_4911">not support Intel Hyper-Threading Technology. </span>
<span id="tn_4911" class="t s3_4911">63:27 </span><span id="to_4911" class="t s3_4911">Reserved </span>
<span id="tp_4911" class="t s3_4911">3F2H </span><span id="tq_4911" class="t s3_4911">1010 </span><span id="tr_4911" class="t s3_4911">MSR_PEBS_MATRIX_VERT </span><span id="ts_4911" class="t s3_4911">0, 1, 2, 3, </span>
<span id="tt_4911" class="t s3_4911">4, 6 </span>
<span id="tu_4911" class="t s3_4911">Shared </span><span id="tv_4911" class="t s3_4911">See </span><span id="tw_4911" class="t s2_4911">https://perfmon-events.intel.com/ </span><span id="tx_4911" class="t s3_4911">. </span>
<span id="ty_4911" class="t s3_4911">400H </span><span id="tz_4911" class="t s3_4911">1024 </span><span id="t10_4911" class="t s3_4911">IA32_MC0_CTL </span><span id="t11_4911" class="t s3_4911">0, 1, 2, 3, </span>
<span id="t12_4911" class="t s3_4911">4, 6 </span>
<span id="t13_4911" class="t s3_4911">Shared </span><span id="t14_4911" class="t s3_4911">See Section 16.3.2.1, “IA32_MC</span><span id="t15_4911" class="t s4_4911">i</span><span id="t16_4911" class="t s3_4911">_CTL MSRs.” </span>
<span id="t17_4911" class="t s3_4911">401H </span><span id="t18_4911" class="t s3_4911">1025 </span><span id="t19_4911" class="t s3_4911">IA32_MC0_STATUS </span><span id="t1a_4911" class="t s3_4911">0, 1, 2, 3, </span>
<span id="t1b_4911" class="t s3_4911">4, 6 </span>
<span id="t1c_4911" class="t s3_4911">Shared </span><span id="t1d_4911" class="t s3_4911">See Section 16.3.2.2, “IA32_MCi_STATUS </span>
<span id="t1e_4911" class="t s3_4911">MSRS.” </span>
<span id="t1f_4911" class="t s3_4911">402H </span><span id="t1g_4911" class="t s3_4911">1026 </span><span id="t1h_4911" class="t s3_4911">IA32_MC0_ADDR </span><span id="t1i_4911" class="t s3_4911">0, 1, 2, 3, </span>
<span id="t1j_4911" class="t s3_4911">4, 6 </span>
<span id="t1k_4911" class="t s3_4911">Shared </span><span id="t1l_4911" class="t s3_4911">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1m_4911" class="t s3_4911">The IA32_MC0_ADDR register is either not </span>
<span id="t1n_4911" class="t s3_4911">implemented or contains no address if the </span>
<span id="t1o_4911" class="t s3_4911">ADDRV flag in the IA32_MC0_STATUS register </span>
<span id="t1p_4911" class="t s3_4911">is clear. </span>
<span id="t1q_4911" class="t s3_4911">When not implemented in the processor, all </span>
<span id="t1r_4911" class="t s3_4911">reads and writes to this MSR will cause a </span>
<span id="t1s_4911" class="t s3_4911">general-protection exception. </span>
<span id="t1t_4911" class="t s3_4911">403H </span><span id="t1u_4911" class="t s3_4911">1027 </span><span id="t1v_4911" class="t s3_4911">IA32_MC0_MISC </span><span id="t1w_4911" class="t s3_4911">0, 1, 2, 3, </span>
<span id="t1x_4911" class="t s3_4911">4, 6 </span>
<span id="t1y_4911" class="t s3_4911">Shared </span><span id="t1z_4911" class="t s3_4911">See Section 16.3.2.4, “IA32_MC</span><span id="t20_4911" class="t s4_4911">i</span><span id="t21_4911" class="t s3_4911">_MISC MSRs.” </span>
<span id="t22_4911" class="t s3_4911">The IA32_MC0_MISC MSR is either not </span>
<span id="t23_4911" class="t s3_4911">implemented or does not contain additional </span>
<span id="t24_4911" class="t s3_4911">information if the MISCV flag in the </span>
<span id="t25_4911" class="t s3_4911">IA32_MC0_STATUS register is clear. </span>
<span id="t26_4911" class="t s3_4911">When not implemented in the processor, all </span>
<span id="t27_4911" class="t s3_4911">reads and writes to this MSR will cause a </span>
<span id="t28_4911" class="t s3_4911">general-protection exception. </span>
<span id="t29_4911" class="t s3_4911">404H </span><span id="t2a_4911" class="t s3_4911">1028 </span><span id="t2b_4911" class="t s3_4911">IA32_MC1_CTL </span><span id="t2c_4911" class="t s3_4911">0, 1, 2, 3, </span>
<span id="t2d_4911" class="t s3_4911">4, 6 </span>
<span id="t2e_4911" class="t s3_4911">Shared </span><span id="t2f_4911" class="t s3_4911">See Section 16.3.2.1, “IA32_MC</span><span id="t2g_4911" class="t s4_4911">i</span><span id="t2h_4911" class="t s3_4911">_CTL MSRs.” </span>
<span id="t2i_4911" class="t s3_4911">405H </span><span id="t2j_4911" class="t s3_4911">1029 </span><span id="t2k_4911" class="t s3_4911">IA32_MC1_STATUS </span><span id="t2l_4911" class="t s3_4911">0, 1, 2, 3, </span>
<span id="t2m_4911" class="t s3_4911">4, 6 </span>
<span id="t2n_4911" class="t s3_4911">Shared </span><span id="t2o_4911" class="t s3_4911">See Section 16.3.2.2, “IA32_MCi_STATUS </span>
<span id="t2p_4911" class="t s3_4911">MSRS.” </span>
<span id="t2q_4911" class="t s5_4911">Table 2-55. </span><span id="t2r_4911" class="t s5_4911">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2s_4911" class="t s5_4911">(Contd.) </span>
<span id="t2t_4911" class="t s6_4911">Register </span>
<span id="t2u_4911" class="t s6_4911">Address </span>
<span id="t2v_4911" class="t s6_4911">Register Name </span>
<span id="t2w_4911" class="t s6_4911">Fields and Flags </span>
<span id="t2x_4911" class="t s6_4911">Model </span>
<span id="t2y_4911" class="t s6_4911">Avail- </span>
<span id="t2z_4911" class="t s6_4911">ability </span>
<span id="t30_4911" class="t s6_4911">Shared/ </span>
<span id="t31_4911" class="t s6_4911">Unique </span>
<span id="t32_4911" class="t s7_4911">1 </span>
<span id="t33_4911" class="t s6_4911">Bit Description </span>
<span id="t34_4911" class="t s6_4911">Hex </span><span id="t35_4911" class="t s6_4911">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
