 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : uart
Version: V-2004.06-SP2
Date   : Fri Dec  5 06:13:52 2008
****************************************

Operating Conditions: BCCOM   Library: tcb773pbc
Wire Load Model Mode: segmented

  Startpoint: divisor[1] (input port clocked by clock)
  Endpoint: u1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  baud_rate_DW01_cmp2_16_0
                     TSMC8K_Conservative   tcb773pbc
  uart               TSMC16K_Conservative  tcb773pbc
  baud_rate          TSMC16K_Conservative  tcb773pbc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  divisor[1] (in)                                         0.00      40.00 r
  u1/DIVISOR[1] (baud_rate)                               0.00      40.00 r
  u1/lt_41/B[1] (baud_rate_DW01_cmp2_16_0)                0.00      40.00 r
  u1/lt_41/U29/ZN (INV0)                                  0.11      40.11 f
  u1/lt_41/U17/ZN (AOI22D0)                               0.15      40.26 r
  u1/lt_41/U14/ZN (AOI222D0)                              0.16      40.42 f
  u1/lt_41/U9/ZN (OAI211D0)                               0.21      40.64 r
  u1/lt_41/U6/ZN (AOI222D0)                               0.15      40.79 f
  u1/lt_41/U13/ZN (OAI21D0)                               0.21      41.00 r
  u1/lt_41/U10/ZN (AOI222D0)                              0.15      41.15 f
  u1/lt_41/U26/ZN (OAI21D0)                               0.21      41.36 r
  u1/lt_41/U23/ZN (AOI21D0)                               0.12      41.48 f
  u1/lt_41/U27/ZN (OAI21D0)                               0.66      42.14 r
  u1/lt_41/LT_LE (baud_rate_DW01_cmp2_16_0)               0.00      42.14 r
  u1/U22/Z (BUF1)                                         0.31      42.44 r
  u1/U3/Z (AN2D1)                                         0.16      42.60 r
  u1/counter_reg[4]/D (DFCN1Q)                            0.00      42.60 r
  data arrival time                                                 42.60

  clock clock (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -2.00      98.00
  u1/counter_reg[4]/CP (DFCN1Q)                           0.00      98.00 r
  library setup time                                     -0.09      97.91
  data required time                                                97.91
  --------------------------------------------------------------------------
  data required time                                                97.91
  data arrival time                                                -42.60
  --------------------------------------------------------------------------
  slack (MET)                                                       55.31


1
