Timing Analyzer report for top
Sat Jul 25 12:10:26 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SCK'
 15. Slow 1200mV 85C Model Hold: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SCK'
 17. Slow 1200mV 85C Model Recovery: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'SCK'
 19. Slow 1200mV 85C Model Removal: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'SCK'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'SCK'
 30. Slow 1200mV 0C Model Hold: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'SCK'
 32. Slow 1200mV 0C Model Recovery: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Recovery: 'SCK'
 34. Slow 1200mV 0C Model Removal: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Removal: 'SCK'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'SCK'
 44. Fast 1200mV 0C Model Hold: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'SCK'
 46. Fast 1200mV 0C Model Recovery: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'SCK'
 48. Fast 1200mV 0C Model Removal: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Removal: 'SCK'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  15.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Sat Jul 25 12:10:23 2020 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.333  ; 120.0 MHz ; 0.000 ; 4.166  ; 50.00      ; 1         ; 10          ;       ;        ;           ;            ; false    ; MCLK   ; I_pll|altpll_component|auto_generated|pll1|inclk[0] ; { I_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; MCLK                                              ; Base      ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { MCLK }                                              ;
; SCK                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { SCK }                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 123.73 MHz ; 123.73 MHz      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.59 MHz ; 159.59 MHz      ; SCK                                               ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.251 ; 0.000         ;
; SCK                                               ; 6.867 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
; SCK                                               ; 0.454 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.787 ; 0.000         ;
; SCK                                               ; 7.944 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.673 ; 0.000         ;
; SCK                                               ; 4.168 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.777  ; 0.000         ;
; SCK                                               ; 9.644  ; 0.000         ;
; MCLK                                              ; 41.518 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.251 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 7.988      ;
; 0.315 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.424     ; 7.595      ;
; 0.366 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a18~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.433     ; 7.535      ;
; 0.382 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a20~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[4]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.077      ; 8.029      ;
; 0.389 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 7.850      ;
; 0.413 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a4~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[4]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.059      ; 7.980      ;
; 0.427 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~porta_we_reg       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.080     ; 7.827      ;
; 0.429 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a16~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.426     ; 7.479      ;
; 0.441 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a11~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.423     ; 7.470      ;
; 0.441 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.349      ; 8.242      ;
; 0.446 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a31~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|S1     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.418     ; 7.470      ;
; 0.461 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.780      ;
; 0.463 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.345      ; 8.216      ;
; 0.480 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a0~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.429     ; 7.425      ;
; 0.492 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a2~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.428     ; 7.414      ;
; 0.502 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a8~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.422     ; 7.410      ;
; 0.512 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.349      ; 8.171      ;
; 0.513 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.728      ;
; 0.537 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.419     ; 7.378      ;
; 0.544 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a11~porta_we_reg       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.079     ; 7.711      ;
; 0.544 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.697      ;
; 0.546 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.067     ; 7.721      ;
; 0.552 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.361      ; 8.143      ;
; 0.574 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.345      ; 8.105      ;
; 0.581 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a10~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.425     ; 7.328      ;
; 0.591 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.067     ; 7.676      ;
; 0.592 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a24~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.428     ; 7.314      ;
; 0.592 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.659      ;
; 0.592 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.659      ;
; 0.593 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a17~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.421     ; 7.320      ;
; 0.597 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.408     ; 7.329      ;
; 0.599 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.642      ;
; 0.601 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.345      ; 8.078      ;
; 0.607 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a26~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.423     ; 7.304      ;
; 0.609 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.349      ; 8.074      ;
; 0.613 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.210     ; 7.511      ;
; 0.617 ; dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~porta_we_reg      ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.084     ; 7.633      ;
; 0.619 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.346      ; 8.061      ;
; 0.623 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.361      ; 8.072      ;
; 0.639 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.360      ; 8.055      ;
; 0.642 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.378      ; 8.070      ;
; 0.650 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.364      ; 8.048      ;
; 0.651 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.590      ;
; 0.653 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.360      ; 8.041      ;
; 0.661 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.068      ; 7.741      ;
; 0.663 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.588      ;
; 0.663 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.588      ;
; 0.663 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a11~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.418     ; 7.253      ;
; 0.669 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a17~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.417     ; 7.248      ;
; 0.671 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[7]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.084     ; 7.579      ;
; 0.674 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a17~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.416     ; 7.244      ;
; 0.682 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.559      ;
; 0.684 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a31~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|S1     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.413     ; 7.237      ;
; 0.685 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.357      ; 8.006      ;
; 0.690 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a6~porta_we_reg        ; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.003      ; 7.647      ;
; 0.692 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.367      ; 8.009      ;
; 0.694 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a16~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.425     ; 7.215      ;
; 0.695 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a29~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|X1[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.418     ; 7.221      ;
; 0.696 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 7.547      ;
; 0.698 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a29~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.418     ; 7.218      ;
; 0.703 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.371      ; 8.002      ;
; 0.703 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a8~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.423     ; 7.208      ;
; 0.704 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a18~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.432     ; 7.198      ;
; 0.706 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.367      ; 7.995      ;
; 0.713 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.350      ; 7.971      ;
; 0.715 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a9~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.397     ; 7.222      ;
; 0.716 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.345      ; 7.963      ;
; 0.716 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[7]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 7.524      ;
; 0.716 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.525      ;
; 0.720 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.361      ; 7.975      ;
; 0.723 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[12] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.350      ; 7.961      ;
; 0.724 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.198     ; 7.412      ;
; 0.724 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a28~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.435     ; 7.175      ;
; 0.725 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.087     ; 7.522      ;
; 0.725 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.087     ; 7.522      ;
; 0.725 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a21~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[5]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.078      ; 7.687      ;
; 0.728 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[20]                                                         ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.078     ; 7.528      ;
; 0.732 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.053      ; 7.655      ;
; 0.741 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a28~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.440     ; 7.153      ;
; 0.745 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a0~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.428     ; 7.161      ;
; 0.745 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.496      ;
; 0.746 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.361      ; 7.949      ;
; 0.747 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.061     ; 7.526      ;
; 0.752 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.067     ; 7.515      ;
; 0.752 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a16~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.418     ; 7.164      ;
; 0.754 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[7]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.066     ; 7.514      ;
; 0.757 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.346      ; 7.923      ;
; 0.759 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.344      ; 7.919      ;
; 0.760 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.491      ;
; 0.760 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.491      ;
; 0.764 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.642     ; 6.928      ;
; 0.764 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.642     ; 6.928      ;
; 0.767 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.061     ; 7.506      ;
; 0.767 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a21~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[5]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.398     ; 7.169      ;
; 0.768 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a30~porta_we_reg       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.008      ; 7.574      ;
; 0.769 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[18] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 7.472      ;
; 0.770 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.348      ; 7.912      ;
; 0.773 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.344      ; 7.905      ;
; 0.773 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.067     ; 7.494      ;
; 0.775 ; dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a22~porta_we_reg      ; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.023     ; 7.536      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCK'                                                                                                                                                             ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.956      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 6.959  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.864      ;
; 7.075  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.748      ;
; 7.075  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.748      ;
; 7.075  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.748      ;
; 7.075  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.748      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.690      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.690      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.690      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.690      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.170  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.653      ;
; 7.210  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.613      ;
; 7.210  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.613      ;
; 7.210  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.613      ;
; 7.210  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.613      ;
; 7.419  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.404      ;
; 7.419  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.404      ;
; 7.419  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.404      ;
; 7.419  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.178     ; 2.404      ;
; 8.014  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 1.809      ;
; 8.052  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.178     ; 1.771      ;
; 8.056  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 1.767      ;
; 8.143  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.178     ; 1.680      ;
; 8.149  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 1.674      ;
; 8.358  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.178     ; 1.465      ;
; 8.363  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.178     ; 1.460      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 14.172 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.877      ;
; 15.316 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 5.733      ;
; 15.530 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 20.000       ; 2.548      ; 5.519      ;
; 15.533 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 5.516      ;
; 17.439 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.080     ; 2.482      ;
; 17.573 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.080     ; 2.348      ;
; 17.890 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.080     ; 2.031      ;
; 17.969 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 20.000       ; -0.080     ; 1.952      ;
; 18.355 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 20.000       ; -0.080     ; 1.566      ;
; 18.529 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.393      ;
; 18.532 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.080     ; 1.389      ;
; 18.534 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.388      ;
; 18.594 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.328      ;
; 18.640 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.282      ;
; 18.655 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.080     ; 1.266      ;
; 18.791 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.131      ;
; 18.793 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.129      ;
; 18.805 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.117      ;
; 18.806 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.116      ;
; 18.809 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.113      ;
; 18.816 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.106      ;
; 18.843 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.079      ;
; 18.847 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.075      ;
; 18.847 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 1.075      ;
; 18.975 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.080     ; 0.946      ;
; 19.013 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 0.909      ;
; 19.015 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 0.907      ;
; 19.015 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 20.000       ; -0.079     ; 0.907      ;
; 19.063 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 20.000       ; -0.080     ; 0.858      ;
; 19.099 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.080     ; 0.822      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.434 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.746      ;
; 0.453 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                               ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.179      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE_NEXT                                                                           ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE_NEXT                                                                                             ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[3]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[3]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE                                                                                ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|KEN                                                                                      ; vcore:I_vcore_0|controller:I_controller_0|KEN                                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|kad[2]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|kad[2]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|kad[1]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|kad[1]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                                                                                  ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                                                                                 ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|state.S_3                                                                                ; vcore:I_vcore_0|controller:I_controller_0|state.S_3                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|cnt[2]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|cnt[2]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|controller:I_controller_0|cnt[1]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|cnt[1]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_MSB                                                                             ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_MSB                                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[10]                                                                   ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[10]                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_IDLE                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_IDLE                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last1                                                                        ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last1                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|START                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|START                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[8]                                                                                  ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[8]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                                  ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[3]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[10]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[10]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[11]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[11]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[12]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[12]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[13]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[13]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[14]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[14]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[15]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[15]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WAIT                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WAIT                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1                                                                        ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spimicro:I_spimicro_0|micro:I_micro_0|mem[1]                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|mem[1]                                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN0                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN0                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last1                                                                        ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last1                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_CMD                                                                                  ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_CMD                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN1                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN1                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|controller:I_controller_0|timer[2]                                                                                 ; vcore:I_vcore_0|controller:I_controller_0|timer[2]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|controller:I_controller_0|state.S_0                                                                                ; vcore:I_vcore_0|controller:I_controller_0|state.S_0                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[10]                                                                   ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[10]                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN2                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN2                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_WORD                                                                            ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_WORD                                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[21]                                                                     ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[21]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.464 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                                  ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_datain_reg0                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.197      ;
; 0.466 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_2                                                                  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.778      ;
; 0.466 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; vcore:I_vcore_0|controller:I_controller_0|kad[0]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|kad[0]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; vcore:I_vcore_0|controller:I_controller_0|cnt[0]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|cnt[0]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]         ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]         ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                               ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_2                                                                  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.780      ;
; 0.474 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[1]                                                                               ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.200      ;
; 0.477 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[8]                                                                               ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.203      ;
; 0.483 ; spimicro:I_spimicro_0|micro:I_micro_0|ENSI3                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_NIBBLE                                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.775      ;
; 0.486 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_2                                                                  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.777      ;
; 0.488 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[8]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M1[8]                                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.779      ;
; 0.488 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[7]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M1[7]                                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.779      ;
; 0.489 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]         ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_address_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.215      ;
; 0.489 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a10 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_datain_reg0  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 0.909      ;
; 0.490 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[12]                                                                              ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.216      ;
; 0.492 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_4                                                                ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_4                                                                ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_4                                                                ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.494 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[4]                                                                               ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.220      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCK'                                                                                                                                                              ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.466  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.528  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 0.819      ;
; 0.528  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 0.819      ;
; 0.530  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 0.821      ;
; 0.554  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.080      ; 0.846      ;
; 0.721  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.012      ;
; 0.724  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.015      ;
; 0.725  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.016      ;
; 0.725  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.016      ;
; 0.726  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.017      ;
; 0.733  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.024      ;
; 0.734  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.025      ;
; 0.750  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.041      ;
; 0.754  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.045      ;
; 0.791  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.080      ; 1.083      ;
; 0.933  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.224      ;
; 0.965  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.080      ; 1.257      ;
; 0.983  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.274      ;
; 0.984  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.275      ;
; 0.989  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 0.000        ; 0.079      ; 1.280      ;
; 1.149  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 0.000        ; 0.080      ; 1.441      ;
; 1.421  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 0.000        ; 0.080      ; 1.713      ;
; 1.498  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.080      ; 1.790      ;
; 1.790  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.080      ; 2.082      ;
; 1.953  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.080      ; 2.245      ;
; 3.661  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.020      ;
; 3.663  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.022      ;
; 3.870  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.229      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 5.093  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 6.452      ;
; 11.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.019     ; 1.372      ;
; 11.170 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 1.383      ;
; 11.374 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 1.587      ;
; 11.383 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.019     ; 1.596      ;
; 11.447 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.019     ; 1.660      ;
; 11.463 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 1.676      ;
; 11.489 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 1.702      ;
; 12.201 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.414      ;
; 12.201 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.414      ;
; 12.201 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.414      ;
; 12.201 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.414      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.615      ;
; 12.405 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.618      ;
; 12.405 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.618      ;
; 12.405 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.618      ;
; 12.405 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.618      ;
; 12.498 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.711      ;
; 12.498 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.711      ;
; 12.498 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.711      ;
; 12.498 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.711      ;
; 12.520 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.733      ;
; 12.520 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.733      ;
; 12.520 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.733      ;
; 12.520 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.733      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.617 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.830      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
; 12.684 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.019     ; 2.897      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|KEN                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.450      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[9]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[8]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[12]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[13]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[7]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[15]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[9]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[14]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|LAST2                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.450      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[0]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[5]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[4]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[5]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[6]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[11]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[3]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[10]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[1]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[0]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|X3[3]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|X3[4]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[2]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.452      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|LAST0                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.450      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|X3[1]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|X3[0]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|X3[2]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.456      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[8]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.458      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[1]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.458      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[0]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.455      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[3]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.458      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[4]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.458      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[10]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.455      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[5]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.458      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.450      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.450      ;
; 3.787 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|suppress                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.450      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[1]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[2]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.102     ; 4.444      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[11]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[5]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[10]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|DOUT[15]                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.443      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[13]                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[1]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.102     ; 4.444      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|nodone       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[0]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.102     ; 4.444      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[11]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.104     ; 4.442      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|DONE         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.443      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[2]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.107     ; 4.439      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.110     ; 4.436      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[15]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.112     ; 4.434      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|ADDER2START  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.108     ; 4.438      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[6]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[8]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.105     ; 4.441      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[5]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[4]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[4]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[5]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[5]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|LSO3                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.107     ; 4.439      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[3]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.456      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[10]                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad1[13]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|DOUT[9]                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.443      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[3]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[4]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.450      ;
; 3.788 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[7]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.450      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[0]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[12]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[6]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[8]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[9]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|nodone       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.449      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|DOUT[4]                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.443      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[1]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.102     ; 4.444      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[9]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[6]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.106     ; 4.440      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[13]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.106     ; 4.440      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[2]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.099     ; 4.447      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[12]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.104     ; 4.442      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[7]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.443      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[0]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[13]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|MULT2START   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.107     ; 4.439      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[3]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.102     ; 4.444      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.443      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[11]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.100     ; 4.446      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[1]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.101     ; 4.445      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|OUT0[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.107     ; 4.439      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|MULT1START   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.111     ; 4.435      ;
; 3.788 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[6]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.450      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|ADDER1START  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.107     ; 4.439      ;
; 3.788 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[8]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.456      ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCK'                                                                                                             ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.944  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 10.000       ; 2.646      ; 3.203      ;
; 7.944  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 10.000       ; 2.646      ; 3.203      ;
; 7.944  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 10.000       ; 2.646      ; 3.203      ;
; 7.944  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 10.000       ; 2.646      ; 3.203      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
; 15.018 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 20.000       ; 2.548      ; 6.031      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a31 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a30 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a27 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a25 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a26 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a28 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a21 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a16 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a22 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a20 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a19 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a14 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a15 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a29 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a11 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a24 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a17 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a12 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a23 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a18 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a9  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a13 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a10 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a8  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a7  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a6  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a5  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a4  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a3  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a2  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a1  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 1.673 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.273      ;
; 3.414 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 4.201      ;
; 3.414 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[8]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 4.201      ;
; 3.414 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[9]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 4.201      ;
; 3.416 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 4.210      ;
; 3.416 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 4.210      ;
; 3.416 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 4.209      ;
; 3.436 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.565      ; 4.213      ;
; 3.436 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[5]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.565      ; 4.213      ;
; 3.439 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 4.198      ;
; 3.439 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[7]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 4.198      ;
; 3.481 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 4.198      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[0]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[7]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[1]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[8]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[2]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[3]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[6]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[4]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[5]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[9]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[9]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[1]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[15]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[8]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[15]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[12]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[10]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.210      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[10]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[13]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[2]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[7]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[5]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[12]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[11]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[10]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[13]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[14]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[14]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.211      ;
; 3.892 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[14]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.212      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.199      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[7]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.213      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|S3                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.213      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[5]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.213      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.201      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|S3                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.201      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.199      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[0]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.212      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.201      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[13]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.208      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[11]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.201      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.201      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[10]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.213      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.211      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.211      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[12]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.208      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[7]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.199      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.201      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.211      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.211      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.211      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[10]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.208      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.208      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.201      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.211      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.208      ;
; 3.893 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.208      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCK'                                                                                                              ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 4.168  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 0.000        ; 2.647      ; 5.527      ;
; 11.576 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; -10.000      ; 2.746      ; 3.054      ;
; 11.576 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; -10.000      ; 2.746      ; 3.054      ;
; 11.576 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; -10.000      ; 2.746      ; 3.054      ;
; 11.576 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; -10.000      ; 2.746      ; 3.054      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.915 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 132.43 MHz ; 132.43 MHz      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 169.26 MHz ; 169.26 MHz      ; SCK                                               ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.782 ; 0.000         ;
; SCK                                               ; 7.046 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
; SCK                                               ; 0.406 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.150 ; 0.000         ;
; SCK                                               ; 7.915 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.527 ; 0.000         ;
; SCK                                               ; 3.901 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.767  ; 0.000         ;
; SCK                                               ; 9.681  ; 0.000         ;
; MCLK                                              ; 41.516 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.782 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.470      ;
; 0.861 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.374     ; 7.100      ;
; 0.877 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a18~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.380     ; 7.078      ;
; 0.902 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a4~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[4]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.088      ; 7.521      ;
; 0.916 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a16~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.378     ; 7.041      ;
; 0.923 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a20~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[4]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.104      ; 7.516      ;
; 0.943 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.309      ;
; 0.946 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a11~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.375     ; 7.014      ;
; 0.961 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~porta_we_reg       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 7.325      ;
; 0.962 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a31~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|S1     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.369     ; 7.004      ;
; 0.969 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.328      ; 7.694      ;
; 0.969 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.332      ; 7.698      ;
; 0.983 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.270      ;
; 0.988 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a0~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.378     ; 6.969      ;
; 1.001 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a2~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.380     ; 6.954      ;
; 1.012 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a8~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.373     ; 6.950      ;
; 1.038 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.215      ;
; 1.046 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.332      ; 7.621      ;
; 1.064 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.057     ; 7.214      ;
; 1.074 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.179      ;
; 1.076 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.372     ; 6.887      ;
; 1.087 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a11~porta_we_reg       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 7.198      ;
; 1.088 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a10~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.374     ; 6.873      ;
; 1.095 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.342      ; 7.582      ;
; 1.106 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.330      ; 7.559      ;
; 1.109 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a24~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.378     ; 6.848      ;
; 1.118 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a17~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.372     ; 6.845      ;
; 1.119 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a26~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.375     ; 6.841      ;
; 1.121 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.057     ; 7.157      ;
; 1.126 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.329      ; 7.538      ;
; 1.127 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.073     ; 7.135      ;
; 1.129 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.332      ; 7.538      ;
; 1.130 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.328      ; 7.533      ;
; 1.141 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.073     ; 7.121      ;
; 1.143 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.198     ; 6.994      ;
; 1.144 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.109      ;
; 1.145 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.355     ; 6.835      ;
; 1.147 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[12]                                                         ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.495     ; 6.693      ;
; 1.157 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.345      ; 7.523      ;
; 1.158 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.343      ; 7.520      ;
; 1.159 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.364      ; 7.540      ;
; 1.161 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a11~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.373     ; 6.801      ;
; 1.162 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.343      ; 7.516      ;
; 1.172 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.342      ; 7.505      ;
; 1.181 ; dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~porta_we_reg      ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 7.104      ;
; 1.182 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a16~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.377     ; 6.776      ;
; 1.183 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a17~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.371     ; 6.781      ;
; 1.196 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a17~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.370     ; 6.769      ;
; 1.199 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.054      ;
; 1.200 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a8~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.374     ; 6.761      ;
; 1.200 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.099      ; 7.234      ;
; 1.202 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a31~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|S1     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.367     ; 6.766      ;
; 1.204 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.073     ; 7.058      ;
; 1.206 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[7]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.074     ; 7.055      ;
; 1.210 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a18~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.379     ; 6.746      ;
; 1.211 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[20]                                                         ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.070     ; 7.054      ;
; 1.214 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.080     ; 7.041      ;
; 1.215 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.350      ; 7.470      ;
; 1.216 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.348      ; 7.467      ;
; 1.217 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.036      ;
; 1.218 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.073     ; 7.044      ;
; 1.218 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[7]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.083     ; 7.034      ;
; 1.220 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.348      ; 7.463      ;
; 1.221 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a6~porta_we_reg        ; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.026      ; 7.140      ;
; 1.228 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.328      ; 7.435      ;
; 1.232 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.340      ; 7.443      ;
; 1.235 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.018      ;
; 1.235 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.329      ; 7.429      ;
; 1.236 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a29~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|X1[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.371     ; 6.728      ;
; 1.236 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[12]                                                         ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.491     ; 6.608      ;
; 1.239 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a29~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.371     ; 6.725      ;
; 1.239 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a16~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.373     ; 6.723      ;
; 1.246 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a28~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.384     ; 6.705      ;
; 1.246 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[12] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.329      ; 7.418      ;
; 1.247 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a21~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[5]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.105      ; 7.193      ;
; 1.249 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a9~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.347     ; 6.739      ;
; 1.249 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 7.004      ;
; 1.254 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a0~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.377     ; 6.704      ;
; 1.255 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.342      ; 7.422      ;
; 1.256 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.070      ; 7.149      ;
; 1.262 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.329      ; 7.402      ;
; 1.263 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.327      ; 7.399      ;
; 1.264 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.075     ; 6.996      ;
; 1.264 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.057     ; 7.014      ;
; 1.264 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a28~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.386     ; 6.685      ;
; 1.267 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.327      ; 7.395      ;
; 1.269 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.188     ; 6.878      ;
; 1.269 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 7.016      ;
; 1.270 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[7]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.055     ; 7.010      ;
; 1.270 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a18~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.377     ; 6.688      ;
; 1.276 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[20]                                                         ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.470     ; 6.589      ;
; 1.278 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.075     ; 6.982      ;
; 1.279 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.342      ; 7.398      ;
; 1.280 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[17]                                                         ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.072     ; 6.983      ;
; 1.282 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a21~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[5]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.349     ; 6.704      ;
; 1.287 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 6.998      ;
; 1.287 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.073     ; 6.975      ;
; 1.287 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.329      ; 7.377      ;
; 1.291 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[20]                                                         ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.061     ; 6.983      ;
; 1.295 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.057     ; 6.983      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCK'                                                                                                                                                              ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.046  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.809      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.133  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.722      ;
; 7.260  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.595      ;
; 7.260  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.595      ;
; 7.260  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.595      ;
; 7.260  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.595      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.331  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.524      ;
; 7.352  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.503      ;
; 7.352  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.503      ;
; 7.352  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.503      ;
; 7.352  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.503      ;
; 7.387  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.468      ;
; 7.387  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.468      ;
; 7.387  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.468      ;
; 7.387  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.468      ;
; 7.640  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.215      ;
; 7.640  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.215      ;
; 7.640  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.215      ;
; 7.640  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.147     ; 2.215      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 1.717      ;
; 8.177  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.147     ; 1.678      ;
; 8.188  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 1.667      ;
; 8.262  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.147     ; 1.593      ;
; 8.265  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 1.590      ;
; 8.467  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.147     ; 1.388      ;
; 8.476  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.147     ; 1.379      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 14.689 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 6.148      ;
; 15.767 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.070      ;
; 15.977 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 20.000       ; 2.335      ; 4.860      ;
; 15.980 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 4.857      ;
; 17.585 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.068     ; 2.349      ;
; 17.757 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.068     ; 2.177      ;
; 18.039 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.068     ; 1.895      ;
; 18.154 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 20.000       ; -0.068     ; 1.780      ;
; 18.500 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 20.000       ; -0.068     ; 1.434      ;
; 18.598 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.332      ;
; 18.603 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.327      ;
; 18.691 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.068     ; 1.243      ;
; 18.695 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.235      ;
; 18.750 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.180      ;
; 18.793 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.068     ; 1.141      ;
; 18.878 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.052      ;
; 18.882 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.048      ;
; 18.893 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.037      ;
; 18.895 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.035      ;
; 18.904 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.026      ;
; 18.905 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.025      ;
; 18.906 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.024      ;
; 18.915 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.015      ;
; 18.916 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 1.014      ;
; 19.083 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.068     ; 0.851      ;
; 19.110 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 0.820      ;
; 19.112 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 0.818      ;
; 19.112 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 20.000       ; -0.072     ; 0.818      ;
; 19.164 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 20.000       ; -0.068     ; 0.770      ;
; 19.189 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.068     ; 0.745      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.383 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.386 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.387 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|mem[1]                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|mem[1]                                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN0                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN0                                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_CMD                                                                                  ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_CMD                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[3]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[3]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN1                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN1                                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|controller:I_controller_0|state.S_3                                                                                ; vcore:I_vcore_0|controller:I_controller_0|state.S_3                                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|controller:I_controller_0|cnt[2]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|cnt[2]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|controller:I_controller_0|cnt[1]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|cnt[1]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_MSB                                                                             ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_MSB                                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN2                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN2                                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_WORD                                                                            ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_WORD                                                                                             ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[21]                                                                     ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[21]                                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[3]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[3]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WAIT                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WAIT                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE_NEXT                                                                           ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE_NEXT                                                                                            ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[3]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[3]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1                                                                        ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last1                                                                        ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last1                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|controller:I_controller_0|KEN                                                                                      ; vcore:I_vcore_0|controller:I_controller_0|KEN                                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|controller:I_controller_0|kad[2]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|kad[2]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE                                                                                ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE                                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|controller:I_controller_0|kad[1]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|kad[1]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|zero                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                               ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                                                                                  ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                                                                                 ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_IDLE                                                             ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|controller:I_controller_0|timer[2]                                                                                 ; vcore:I_vcore_0|controller:I_controller_0|timer[2]                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|zero                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[10]                                                                   ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[10]                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[10]                                                                   ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[10]                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|controller:I_controller_0|state.S_0                                                                                ; vcore:I_vcore_0|controller:I_controller_0|state.S_0                                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|zero                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_IDLE                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_IDLE                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|START                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|START                                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|zero                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last1                                                                        ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last1                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[8]                                                                                  ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[8]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                                  ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[10]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[10]                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[11]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[11]                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[12]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[12]                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[13]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[13]                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[14]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[14]                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[15]                                                                                 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[15]                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|zero                                                                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|zero                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vcore:I_vcore_0|controller:I_controller_0|cnt[0]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|cnt[0]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                               ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]         ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]         ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; vcore:I_vcore_0|controller:I_controller_0|kad[0]                                                                                   ; vcore:I_vcore_0|controller:I_controller_0|kad[0]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.429 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                               ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15~porta_address_reg0                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.076      ;
; 0.430 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_2                                                                  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.716      ;
; 0.433 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_2                                                                  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.719      ;
; 0.443 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                                  ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_datain_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.095      ;
; 0.446 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a10 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_datain_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.822      ;
; 0.448 ; spimicro:I_spimicro_0|micro:I_micro_0|ENSI3                                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_NIBBLE                                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.714      ;
; 0.450 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_2                                                                  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.716      ;
; 0.450 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[8]                                                                               ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_address_reg0                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.096      ;
; 0.451 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a11 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_datain_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.827      ;
; 0.451 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[7]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M1[7]                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.717      ;
; 0.452 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a12 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_datain_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.828      ;
; 0.452 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a15 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_datain_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.828      ;
; 0.452 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[8]                                                                      ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M1[8]                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.718      ;
; 0.454 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a8  ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_datain_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.830      ;
; 0.456 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_4                                                                ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_4                                                                ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.458 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_4                                                                ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_IDLE                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCK'                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.068      ; 0.669      ;
; 0.421  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 0.000        ; 0.068      ; 0.684      ;
; 0.492  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.493  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.760      ;
; 0.518  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.068      ; 0.781      ;
; 0.641  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.908      ;
; 0.642  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.909      ;
; 0.644  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.911      ;
; 0.667  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.934      ;
; 0.667  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.934      ;
; 0.667  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.934      ;
; 0.669  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.936      ;
; 0.674  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.941      ;
; 0.676  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 0.000        ; 0.072      ; 0.943      ;
; 0.741  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.068      ; 1.004      ;
; 0.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 1.134      ;
; 0.867  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 1.134      ;
; 0.874  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 1.141      ;
; 0.902  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 0.000        ; 0.072      ; 1.169      ;
; 0.913  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.068      ; 1.176      ;
; 1.064  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 0.000        ; 0.068      ; 1.327      ;
; 1.332  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 0.000        ; 0.068      ; 1.595      ;
; 1.370  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.068      ; 1.633      ;
; 1.647  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.068      ; 1.910      ;
; 1.758  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.068      ; 2.021      ;
; 3.443  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 4.562      ;
; 3.446  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 0.000        ; 2.424      ; 4.565      ;
; 3.638  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 4.757      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 4.760  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.879      ;
; 11.018 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.006     ; 1.227      ;
; 11.049 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 1.258      ;
; 11.215 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 1.424      ;
; 11.225 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.006     ; 1.434      ;
; 11.275 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.006     ; 1.484      ;
; 11.295 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 1.504      ;
; 11.317 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 1.526      ;
; 12.037 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.246      ;
; 12.037 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.246      ;
; 12.037 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.246      ;
; 12.037 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.246      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.159 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.368      ;
; 12.172 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.381      ;
; 12.172 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.381      ;
; 12.172 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.381      ;
; 12.172 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.381      ;
; 12.274 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.483      ;
; 12.274 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.483      ;
; 12.274 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.483      ;
; 12.274 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.483      ;
; 12.283 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.492      ;
; 12.283 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.492      ;
; 12.283 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.492      ;
; 12.283 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.492      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.358 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.567      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
; 12.411 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.006     ; 2.620      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.150 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[3]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.100      ;
; 4.150 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[1]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.100      ;
; 4.150 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[8]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.100      ;
; 4.150 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[7]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.100      ;
; 4.150 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[4]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.100      ;
; 4.150 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[2]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.100      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[8]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[7]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[7]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.093      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[4]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[6]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.093      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[2]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[12]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[14]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[10]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.087      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[12]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad1[13]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.092      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[6]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.098     ; 4.086      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|DOUT[12]                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[13]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|DONE         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.094      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[9]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[13]                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.092      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.087      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[14]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.098     ; 4.086      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|mem[0]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[8]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.087      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[6]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|LSO2                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[7]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|KEN                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[7]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[7]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[8]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[4]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[3]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[3]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.092      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN1                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|MULT1START   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.081      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_WORD            ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[0]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|operation[0]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[5]                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[7]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.094      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[8]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[2]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[5]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.093      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[9]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[3]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|DOUT[15]                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[10]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[13]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[2]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|DONE         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 4.091      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[11]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|nodone       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.094      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[3]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.094      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[8]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.092      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[15]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[5]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.094      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[4]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.091     ; 4.093      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|DOUT[9]                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[11]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.087      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|DOUT[4]                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[4]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[13]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[10]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|operation[4]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|OUT0[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.098     ; 4.086      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|address[12]                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|LSO3                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|operation[7]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|OUT0[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.103     ; 4.081      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|OUT0[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.098     ; 4.086      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[1]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.092      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|nodone       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[0]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.092      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.098     ; 4.086      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last1        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[0]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.099      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|ADDER3START  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.097     ; 4.087      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[2]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_BYTE            ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[6]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.095     ; 4.089      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[4]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 4.096      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[4]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.098     ; 4.086      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[9]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.092     ; 4.092      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.102     ; 4.082      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.090     ; 4.094      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
; 4.151 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN0                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|output:I_output_0|write                            ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.093     ; 4.091      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last2        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.096     ; 4.088      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[5]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.089     ; 4.095      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.085     ; 4.099      ;
; 4.151 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.094     ; 4.090      ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCK'                                                                                                              ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.915  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 10.000       ; 2.413      ; 3.000      ;
; 7.915  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 10.000       ; 2.413      ; 3.000      ;
; 7.915  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 10.000       ; 2.413      ; 3.000      ;
; 7.915  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 10.000       ; 2.413      ; 3.000      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
; 15.507 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 20.000       ; 2.335      ; 5.330      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a31 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a30 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a27 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a25 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a26 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a28 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a21 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a16 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a22 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a20 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a19 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a14 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a15 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a29 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a11 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a24 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a17 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a12 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a23 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a18 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a9  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a13 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a10 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a8  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a7  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a6  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a5  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a4  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a3  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a2  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a1  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 1.527 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.056      ;
; 3.024 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.765      ;
; 3.024 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.765      ;
; 3.024 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 3.764      ;
; 3.031 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.530      ; 3.756      ;
; 3.031 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[8]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.530      ; 3.756      ;
; 3.031 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[9]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.530      ; 3.756      ;
; 3.049 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 3.755      ;
; 3.049 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[7]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 3.755      ;
; 3.052 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 3.767      ;
; 3.052 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[5]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 3.767      ;
; 3.092 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 3.755      ;
; 3.479 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[10]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.766      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[0]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[8]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[1]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[7]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[2]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[3]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[6]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[4]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[5]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[9]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[9]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[1]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[15]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[8]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[13]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[15]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[12]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[12]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[10]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[10]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[13]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[2]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[7]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[5]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[12]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[11]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[10]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[13]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[14]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[14]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.763      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[14]                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.767      ;
; 3.480 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[14]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.768      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[9]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[8]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[5]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[6]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[7]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.756      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|S3                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.752      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[15]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.752      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.752      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[3]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.760      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.752      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.752      ;
; 3.481 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[1]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.760      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCK'                                                                                                               ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 3.901  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 0.000        ; 2.424      ; 5.020      ;
; 11.610 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; -10.000      ; 2.499      ; 2.824      ;
; 11.610 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; -10.000      ; 2.499      ; 2.824      ;
; 11.610 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; -10.000      ; 2.499      ; 2.824      ;
; 11.610 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; -10.000      ; 2.499      ; 2.824      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 9.380 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.716 ; 0.000         ;
; SCK                                               ; 8.106 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.161 ; 0.000         ;
; SCK                                               ; 0.185 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.162 ; 0.000         ;
; SCK                                               ; 8.239 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.723 ; 0.000         ;
; SCK                                               ; 2.725 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.888  ; 0.000         ;
; SCK                                               ; 9.192  ; 0.000         ;
; MCLK                                              ; 41.081 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.716 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.137      ; 3.741      ;
; 4.730 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 3.544      ;
; 4.740 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 3.534      ;
; 4.766 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.697      ;
; 4.768 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.137      ; 3.689      ;
; 4.801 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.481      ;
; 4.816 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.639      ;
; 4.818 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.645      ;
; 4.819 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.137      ; 3.638      ;
; 4.830 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.452      ;
; 4.835 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.441      ;
; 4.838 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.617      ;
; 4.845 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.431      ;
; 4.848 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[9]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.607      ;
; 4.853 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.429      ;
; 4.855 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.608      ;
; 4.862 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.414      ;
; 4.866 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.141      ; 3.595      ;
; 4.869 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.594      ;
; 4.869 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.407      ;
; 4.872 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.404      ;
; 4.877 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.139      ; 3.582      ;
; 4.879 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.397      ;
; 4.879 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.144      ; 3.585      ;
; 4.882 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.400      ;
; 4.883 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[12] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.139      ; 3.576      ;
; 4.885 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.134      ; 3.569      ;
; 4.889 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.144      ; 3.575      ;
; 4.893 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.389      ;
; 4.895 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.134      ; 3.559      ;
; 4.901 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.040     ; 3.379      ;
; 4.902 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.137      ; 3.555      ;
; 4.902 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.561      ;
; 4.904 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.378      ;
; 4.904 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 3.374      ;
; 4.907 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.556      ;
; 4.912 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.138      ; 3.546      ;
; 4.914 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.146      ; 3.552      ;
; 4.914 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 3.364      ;
; 4.915 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a20~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[4]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.006      ; 3.411      ;
; 4.917 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.546      ;
; 4.918 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[11] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.031     ; 3.371      ;
; 4.924 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.141      ; 3.537      ;
; 4.925 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[7]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.045     ; 3.350      ;
; 4.926 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.031     ; 3.363      ;
; 4.926 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.350      ;
; 4.927 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.138      ; 3.531      ;
; 4.929 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.139      ; 3.530      ;
; 4.930 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.040     ; 3.350      ;
; 4.932 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.344      ;
; 4.933 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.088     ; 3.299      ;
; 4.933 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.349      ;
; 4.935 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[7]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.045     ; 3.340      ;
; 4.935 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[12] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.139      ; 3.524      ;
; 4.936 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[3]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.340      ;
; 4.940 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.515      ;
; 4.942 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.334      ;
; 4.945 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.337      ;
; 4.948 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.146      ; 3.518      ;
; 4.950 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.505      ;
; 4.952 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.511      ;
; 4.955 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.141      ; 3.506      ;
; 4.955 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a27~portb_address_reg0 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X1[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.199     ; 3.166      ;
; 4.956 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[18] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.320      ;
; 4.958 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.143      ; 3.505      ;
; 4.958 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.141      ; 3.503      ;
; 4.964 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[7]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 3.315      ;
; 4.966 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[18] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 3.310      ;
; 4.968 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[16] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.139      ; 3.491      ;
; 4.969 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.132      ; 3.483      ;
; 4.971 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 3.308      ;
; 4.974 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.031     ; 3.315      ;
; 4.977 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.137      ; 3.480      ;
; 4.980 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[8]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.139      ; 3.479      ;
; 4.981 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.474      ;
; 4.982 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[2]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 3.292      ;
; 4.982 ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a4~portb_address_reg0  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[4]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.000      ; 3.338      ;
; 4.983 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.082     ; 3.255      ;
; 4.983 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.299      ;
; 4.983 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[12] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.137      ; 3.474      ;
; 4.984 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[20] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.132      ; 3.468      ;
; 4.984 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[5]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 3.294      ;
; 4.986 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 3.293      ;
; 4.986 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[12] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.139      ; 3.473      ;
; 4.987 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.295      ;
; 4.988 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[20]                                                         ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[13] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.034     ; 3.298      ;
; 4.990 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 3.288      ;
; 4.993 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 3.281      ;
; 4.993 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.040     ; 3.287      ;
; 4.994 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[5]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 3.284      ;
; 4.994 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[0]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 3.285      ;
; 4.995 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[6]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.026     ; 3.299      ;
; 4.996 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[6]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.286      ;
; 5.001 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[3]                                                          ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[21] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.026     ; 3.293      ;
; 5.001 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[16] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.454      ;
; 5.002 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.039     ; 3.279      ;
; 5.005 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[10] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 3.273      ;
; 5.006 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M2[1]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[1]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; 0.135      ; 3.449      ;
; 5.006 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[8]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.038     ; 3.276      ;
; 5.009 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[4]                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[19] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 3.270      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCK'                                                                                                                                                              ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.106  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.268      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.138  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.236      ;
; 8.188  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.185      ;
; 8.188  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.185      ;
; 8.188  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.185      ;
; 8.188  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.185      ;
; 8.196  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.177      ;
; 8.196  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.177      ;
; 8.196  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.177      ;
; 8.196  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.177      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.230  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 10.000       ; -0.613     ; 1.144      ;
; 8.243  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.130      ;
; 8.243  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.130      ;
; 8.243  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.130      ;
; 8.243  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.130      ;
; 8.323  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.050      ;
; 8.323  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.050      ;
; 8.323  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.050      ;
; 8.323  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 10.000       ; -0.614     ; 1.050      ;
; 8.568  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.614     ; 0.805      ;
; 8.568  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.614     ; 0.805      ;
; 8.587  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.614     ; 0.786      ;
; 8.615  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.614     ; 0.758      ;
; 8.623  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.614     ; 0.750      ;
; 8.714  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 10.000       ; -0.614     ; 0.659      ;
; 8.716  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 10.000       ; -0.614     ; 0.657      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 15.926 ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.643      ;
; 16.394 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 20.000       ; 1.082      ; 3.175      ;
; 16.458 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.110      ;
; 16.461 ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.107      ;
; 18.891 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.038     ; 1.058      ;
; 18.999 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.950      ;
; 19.128 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.821      ;
; 19.130 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.819      ;
; 19.305 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.644      ;
; 19.338 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.611      ;
; 19.349 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 20.000       ; -0.037     ; 0.601      ;
; 19.355 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.594      ;
; 19.396 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 20.000       ; -0.037     ; 0.554      ;
; 19.402 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.547      ;
; 19.420 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 20.000       ; -0.037     ; 0.530      ;
; 19.470 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 20.000       ; -0.037     ; 0.480      ;
; 19.471 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 20.000       ; -0.037     ; 0.479      ;
; 19.482 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 20.000       ; -0.037     ; 0.468      ;
; 19.483 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.466      ;
; 19.485 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 20.000       ; -0.037     ; 0.465      ;
; 19.491 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.458      ;
; 19.493 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.456      ;
; 19.499 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.450      ;
; 19.500 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.449      ;
; 19.545 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.404      ;
; 19.563 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.386      ;
; 19.565 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.384      ;
; 19.565 ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.384      ;
; 19.590 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.359      ;
; 19.599 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 20.000       ; -0.038     ; 0.350      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.161 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                       ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.169 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                          ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_datain_reg0                                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[1]                                                                       ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.172 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[8]                                                                       ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.174 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe3a[0]                         ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~portb_address_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0~porta_address_reg0 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.178 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[12]                                                                      ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.179 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state.S_IDLE                                                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[4]                                                                       ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a15~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|KEN                                                                              ; vcore:I_vcore_0|controller:I_controller_0|KEN                                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|kad[2]                                                                           ; vcore:I_vcore_0|controller:I_controller_0|kad[2]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|kad[1]                                                                           ; vcore:I_vcore_0|controller:I_controller_0|kad[1]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                                                                          ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                                                                         ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|state.S_3                                                                        ; vcore:I_vcore_0|controller:I_controller_0|state.S_3                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|cnt[2]                                                                           ; vcore:I_vcore_0|controller:I_controller_0|cnt[2]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|controller:I_controller_0|cnt[1]                                                                           ; vcore:I_vcore_0|controller:I_controller_0|cnt[1]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_MSB                                                                     ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_MSB                                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[21]                                                             ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[21]                                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state.S_IDLE                                                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WAIT                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WAIT                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[3]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1                                                                ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE_NEXT                                                                   ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE_NEXT                                                                                             ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|mem[1]                                                                               ; spimicro:I_spimicro_0|micro:I_micro_0|mem[1]                                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero                                                               ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|zero                                                               ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN0                                                                                ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN0                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last1                                                                ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last1                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state.S_IDLE                                                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[3]                                                              ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_CMD                                                                          ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_CMD                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2]                                                              ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4]                                                              ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1]                                                              ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE                                                                        ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WRITE                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN1                                                                                ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN1                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|zero                                                               ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|controller:I_controller_0|timer[2]                                                                         ; vcore:I_vcore_0|controller:I_controller_0|timer[2]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|zero                                                               ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|controller:I_controller_0|state.S_0                                                                        ; vcore:I_vcore_0|controller:I_controller_0|state.S_0                                                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[10]                                                           ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[10]                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_IDLE                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_IDLE                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|zero                                                               ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN2                                                                                ; spimicro:I_spimicro_0|micro:I_micro_0|MWEN2                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_WORD                                                                    ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_WORD                                                                                              ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|START                                                                                ; spimicro:I_spimicro_0|micro:I_micro_0|START                                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|zero                                                               ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|zero                                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[8]                                                                          ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[8]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last1                                                                ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|last1                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                          ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[9]                                                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[10]                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[10]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[3]                                                              ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2]                                                              ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[11]                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[11]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4]                                                              ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[12]                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[12]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[13]                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[13]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1]                                                              ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[14]                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[14]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[15]                                                                         ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[15]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_IDLE                                                     ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_IDLE                                                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[10]                                                           ; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[10]                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_2                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.318      ;
; 0.193 ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_2                                                          ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.321      ;
; 0.193 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vcore:I_vcore_0|controller:I_controller_0|kad[0]                                                                           ; vcore:I_vcore_0|controller:I_controller_0|kad[0]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vcore:I_vcore_0|controller:I_controller_0|cnt[0]                                                                           ; vcore:I_vcore_0|controller:I_controller_0|cnt[0]                                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]                                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[9]                                                                       ; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ram_block1a25~porta_address_reg0                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.515      ;
; 0.194 ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1                                                                ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last2                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last1                                                                ; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|last2                                                                                          ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0]                                                              ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; vcore:I_vcore_0|controller:I_controller_0|timer[0]                                                                         ; vcore:I_vcore_0|controller:I_controller_0|timer[1]                                                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_2                                                          ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_IDLE                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|X3[2]                                                              ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|OUT0[12]                                                                                     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; spimicro:I_spimicro_0|micro:I_micro_0|ENSI3                                                                                ; spimicro:I_spimicro_0|micro:I_micro_0|state.S_NIBBLE                                                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCK'                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185  ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.192  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.314      ;
; 0.203  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.325      ;
; 0.204  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.326      ;
; 0.216  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.338      ;
; 0.270  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.392      ;
; 0.272  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.394      ;
; 0.274  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.396      ;
; 0.276  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.398      ;
; 0.276  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.398      ;
; 0.280  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.402      ;
; 0.282  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.404      ;
; 0.282  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.404      ;
; 0.283  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.405      ;
; 0.320  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.442      ;
; 0.345  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.467      ;
; 0.363  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.485      ;
; 0.378  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.500      ;
; 0.384  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.506      ;
; 0.389  ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.511      ;
; 0.444  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.566      ;
; 0.570  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.692      ;
; 0.604  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.726      ;
; 0.715  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.837      ;
; 0.771  ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 0.000        ; 0.038      ; 0.893      ;
; 2.481  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.194      ;
; 2.483  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.196      ;
; 2.556  ; MOSI                                                   ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.269      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 3.097  ; SS                                                     ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.810      ;
; 10.980 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.548      ;
; 10.988 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.556      ;
; 11.057 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.625      ;
; 11.063 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.631      ;
; 11.096 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.664      ;
; 11.108 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.676      ;
; 11.119 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.687      ;
; 11.423 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.991      ;
; 11.423 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.991      ;
; 11.423 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.991      ;
; 11.423 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 0.991      ;
; 11.496 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.064      ;
; 11.496 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.064      ;
; 11.496 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.064      ;
; 11.496 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.064      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.504 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.072      ;
; 11.543 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.111      ;
; 11.543 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.111      ;
; 11.543 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.111      ;
; 11.543 ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.111      ;
; 11.558 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.126      ;
; 11.558 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.126      ;
; 11.558 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.126      ;
; 11.558 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.126      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.580 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.148      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[5]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[3]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[4]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[0]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[1]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[7]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[6]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
; 11.621 ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; spimicro:I_spimicro_0|spislave:I_spislave_0|PIN[2]     ; SCK          ; SCK         ; -10.000      ; -0.536     ; 1.189      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|KEN                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[9]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[8]                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[12]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[13]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[7]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[15]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|LAST2                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[14]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[5]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[4]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[6]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[11]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|LAST1                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[3]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|xy_reg[10]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[1]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.112      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[0]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|xidx[2]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.043     ; 2.115      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|state        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.112      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|LAST0                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|kad[3]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|kad[2]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|kad[0]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|kad[1]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|tlast_q                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|tlast_qq                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.162 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|suppress                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.114      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[2]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[3]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[10]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 2.107      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[11]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 2.107      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[13]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[7]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 2.115      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[7]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[5]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[8]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|nodone       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.113      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|OUT0[15] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.051     ; 2.106      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[13]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|DONE         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.113      ;
; 6.163 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[4]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 2.115      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|OUT0[14] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.051     ; 2.106      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[0]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[2]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[6]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[10]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[14]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.051     ; 2.106      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[6]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[2]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG1[12]     ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 2.107      ;
; 6.163 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[6]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 2.115      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 2.107      ;
; 6.163 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[5]               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 2.115      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|DADDR[5]                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[12]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.053     ; 2.104      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[3]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 2.116      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[14]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[1]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[3]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[9]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[1]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[4]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[1]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 2.116      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[4]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|zero       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.048     ; 2.109      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[8]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 2.116      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[7]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 2.116      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[4]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 2.116      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[2]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 2.116      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|SYNC2                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.113      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last1        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.113      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|OUT0[0]    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.041     ; 2.116      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[11]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[10]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[9]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[8]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[7]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[6]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[5]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[4]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[3]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[2]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|last2        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.113      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[1]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[0]                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|SYNC1                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.113      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|ad2[12]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.046     ; 2.111      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[11]   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.040     ; 2.117      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|controller:I_controller_0|state.S_1                ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.044     ; 2.113      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|S3       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.053     ; 2.104      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|OUT0[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[0]      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.050     ; 2.107      ;
; 6.163 ; nrstsync  ; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|OUT0[0]  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.049     ; 2.108      ;
; 6.163 ; nrstsync  ; spimicro:I_spimicro_0|micro:I_micro_0|data_reg[0]                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.333        ; -0.042     ; 2.115      ;
+-------+-----------+--------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCK'                                                                                                              ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.239  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; 10.000       ; 1.655      ; 1.903      ;
; 8.239  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; 10.000       ; 1.655      ; 1.903      ;
; 8.239  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; 10.000       ; 1.655      ; 1.903      ;
; 8.239  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; 10.000       ; 1.655      ; 1.903      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
; 16.233 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 20.000       ; 1.081      ; 3.335      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'I_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a31 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a30 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a27 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a25 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a26 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a28 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a21 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a16 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a22 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a20 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a19 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a14 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a15 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a29 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a11 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a24 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a17 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a12 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a23 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a18 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a9  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a13 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a10 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a8  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a7  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a6  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a5  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a4  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a3  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a2  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a1  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 0.723 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|dffe6 ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ram_block7a0  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.990      ;
; 1.546 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[0]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.874      ;
; 1.546 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[4]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.874      ;
; 1.546 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[2]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.873      ;
; 1.547 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.864      ;
; 1.547 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[8]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.864      ;
; 1.547 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[9]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.864      ;
; 1.557 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[1]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.868      ;
; 1.557 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[7]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.868      ;
; 1.557 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[5]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.873      ;
; 1.558 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.874      ;
; 1.572 ; nrstsync                                                                                       ; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                                                                                        ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.868      ;
; 1.737 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|S3                                                                       ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.875      ;
; 1.737 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[7]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.875      ;
; 1.737 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[5]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.875      ;
; 1.737 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[10]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.875      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[0]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[1]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[7]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[8]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[2]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[3]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[6]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[4]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[5]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[9]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[15]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[0]                                                                  ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[13]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[12]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[12]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[10]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[10]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[10]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[11]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[13]                                                                 ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.871      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|S3                                                                         ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[15]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[3]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[3]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[2]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[1]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[1]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[4]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[7]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[6]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[6]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[5]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[8]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[8]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[9]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG1[9]                                                                      ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[0]                                                                    ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; nrstsync                                                                                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[12]                                                                   ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCK'                                                                                                               ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[1]  ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[0]  ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[4]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[2]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALID      ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[3]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[5]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[0]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[3]  ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[6]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|VALNIB     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|sin[1]     ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 2.725  ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|NIBBLE[2]  ; SCK          ; SCK         ; 0.000        ; 1.129      ; 2.438      ;
; 10.896 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[0] ; SCK          ; SCK         ; -10.000      ; 1.705      ; 1.205      ;
; 10.896 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[2] ; SCK          ; SCK         ; -10.000      ; 1.705      ; 1.205      ;
; 10.896 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|counter[1] ; SCK          ; SCK         ; -10.000      ; 1.705      ; 1.205      ;
; 10.896 ; SS        ; spimicro:I_spimicro_0|spislave:I_spislave_0|first      ; SCK          ; SCK         ; -10.000      ; 1.705      ; 1.205      ;
+--------+-----------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.338 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.251 ; 0.161 ; 3.787    ; 0.723   ; 3.767               ;
;  I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.251 ; 0.161 ; 3.787    ; 0.723   ; 3.767               ;
;  MCLK                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 41.081              ;
;  SCK                                               ; 6.867 ; 0.185 ; 7.915    ; 2.725   ; 9.192               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  I_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  MCLK                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  SCK                                               ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MISO          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IDLE          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SS                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SCK                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; MCLK                    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; nRST                    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; MOSI                    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MISO          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; IDLE          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MISO          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; IDLE          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MISO          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; IDLE          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 68512    ; 0        ; 0        ; 0        ;
; SCK                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 186      ; 3        ; 0        ; 0        ;
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; SCK                                               ; 0        ; 0        ; 7        ; 0        ;
; SCK                                               ; SCK                                               ; 27       ; 47       ; 0        ; 38       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 68512    ; 0        ; 0        ; 0        ;
; SCK                                               ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 186      ; 3        ; 0        ; 0        ;
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; SCK                                               ; 0        ; 0        ; 7        ; 0        ;
; SCK                                               ; SCK                                               ; 27       ; 47       ; 0        ; 38       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 882      ; 0        ; 0        ; 0        ;
; SCK                                               ; SCK                                               ; 13       ; 0        ; 11       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; 882      ; 0        ; 0        ; 0        ;
; SCK                                               ; SCK                                               ; 13       ; 0        ; 11       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; I_pll|altpll_component|auto_generated|pll1|clk[0] ; I_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; MCLK                                              ; MCLK                                              ; Base      ; Constrained ;
; SCK                                               ; SCK                                               ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jul 25 12:10:22 2020
Info: Command: quartus_sta convolution -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {I_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 10 -duty_cycle 50.00 -name {I_pll|altpll_component|auto_generated|pll1|clk[0]} {I_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.251               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.867               0.000 SCK 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 SCK 
Info (332146): Worst-case recovery slack is 3.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.787               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.944               0.000 SCK 
Info (332146): Worst-case removal slack is 1.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.673               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.168               0.000 SCK 
Info (332146): Worst-case minimum pulse width slack is 3.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.777               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.644               0.000 SCK 
    Info (332119):    41.518               0.000 MCLK 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.915 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.782               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.046               0.000 SCK 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.406               0.000 SCK 
Info (332146): Worst-case recovery slack is 4.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.150               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.915               0.000 SCK 
Info (332146): Worst-case removal slack is 1.527
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.527               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.901               0.000 SCK 
Info (332146): Worst-case minimum pulse width slack is 3.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.767               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.681               0.000 SCK 
    Info (332119):    41.516               0.000 MCLK 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 9.380 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.716               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.106               0.000 SCK 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 SCK 
Info (332146): Worst-case recovery slack is 6.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.162               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.239               0.000 SCK 
Info (332146): Worst-case removal slack is 0.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.723               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.725               0.000 SCK 
Info (332146): Worst-case minimum pulse width slack is 3.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.888               0.000 I_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.192               0.000 SCK 
    Info (332119):    41.081               0.000 MCLK 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.338 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 895 megabytes
    Info: Processing ended: Sat Jul 25 12:10:26 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


