// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DelayReg_12(
  input         clock,
  input         reset,
  input         i_valid,
  input  [31:0] i_interrupt,
  input  [31:0] i_exception,
  input  [63:0] i_exceptionPC,
  input  [31:0] i_exceptionInst,
  input         i_hasNMI,
  input         i_virtualInterruptIsHvictlInject,
  input         i_irToHS,
  input         i_irToVS,
  input  [7:0]  i_coreid,
  output        o_valid,
  output [31:0] o_interrupt,
  output [31:0] o_exception,
  output [63:0] o_exceptionPC,
  output [31:0] o_exceptionInst,
  output        o_hasNMI,
  output        o_virtualInterruptIsHvictlInject,
  output        o_irToHS,
  output        o_irToVS,
  output [7:0]  o_coreid,
  input         enable
);

  reg        r_1_valid;
  reg [31:0] r_1_interrupt;
  reg [31:0] r_1_exception;
  reg [63:0] r_1_exceptionPC;
  reg [31:0] r_1_exceptionInst;
  reg        r_1_hasNMI;
  reg        r_1_virtualInterruptIsHvictlInject;
  reg        r_1_irToHS;
  reg        r_1_irToVS;
  reg [7:0]  r_1_coreid;
  reg        r_2_valid;
  reg [31:0] r_2_interrupt;
  reg [31:0] r_2_exception;
  reg [63:0] r_2_exceptionPC;
  reg [31:0] r_2_exceptionInst;
  reg        r_2_hasNMI;
  reg        r_2_virtualInterruptIsHvictlInject;
  reg        r_2_irToHS;
  reg        r_2_irToVS;
  reg [7:0]  r_2_coreid;
  reg        r_3_valid;
  reg [31:0] r_3_interrupt;
  reg [31:0] r_3_exception;
  reg [63:0] r_3_exceptionPC;
  reg [31:0] r_3_exceptionInst;
  reg        r_3_hasNMI;
  reg        r_3_virtualInterruptIsHvictlInject;
  reg        r_3_irToHS;
  reg        r_3_irToVS;
  reg [7:0]  r_3_coreid;
  always @(posedge clock) begin
    if (reset) begin
      r_1_valid <= 1'h0;
      r_1_interrupt <= 32'h0;
      r_1_exception <= 32'h0;
      r_1_exceptionPC <= 64'h0;
      r_1_exceptionInst <= 32'h0;
      r_1_hasNMI <= 1'h0;
      r_1_virtualInterruptIsHvictlInject <= 1'h0;
      r_1_irToHS <= 1'h0;
      r_1_irToVS <= 1'h0;
      r_1_coreid <= 8'h0;
      r_2_valid <= 1'h0;
      r_2_interrupt <= 32'h0;
      r_2_exception <= 32'h0;
      r_2_exceptionPC <= 64'h0;
      r_2_exceptionInst <= 32'h0;
      r_2_hasNMI <= 1'h0;
      r_2_virtualInterruptIsHvictlInject <= 1'h0;
      r_2_irToHS <= 1'h0;
      r_2_irToVS <= 1'h0;
      r_2_coreid <= 8'h0;
      r_3_valid <= 1'h0;
      r_3_interrupt <= 32'h0;
      r_3_exception <= 32'h0;
      r_3_exceptionPC <= 64'h0;
      r_3_exceptionInst <= 32'h0;
      r_3_hasNMI <= 1'h0;
      r_3_virtualInterruptIsHvictlInject <= 1'h0;
      r_3_irToHS <= 1'h0;
      r_3_irToVS <= 1'h0;
      r_3_coreid <= 8'h0;
    end
    else if (enable) begin
      r_1_valid <= i_valid;
      r_1_interrupt <= i_interrupt;
      r_1_exception <= i_exception;
      r_1_exceptionPC <= i_exceptionPC;
      r_1_exceptionInst <= i_exceptionInst;
      r_1_hasNMI <= i_hasNMI;
      r_1_virtualInterruptIsHvictlInject <= i_virtualInterruptIsHvictlInject;
      r_1_irToHS <= i_irToHS;
      r_1_irToVS <= i_irToVS;
      r_1_coreid <= i_coreid;
      r_2_valid <= r_1_valid;
      r_2_interrupt <= r_1_interrupt;
      r_2_exception <= r_1_exception;
      r_2_exceptionPC <= r_1_exceptionPC;
      r_2_exceptionInst <= r_1_exceptionInst;
      r_2_hasNMI <= r_1_hasNMI;
      r_2_virtualInterruptIsHvictlInject <= r_1_virtualInterruptIsHvictlInject;
      r_2_irToHS <= r_1_irToHS;
      r_2_irToVS <= r_1_irToVS;
      r_2_coreid <= r_1_coreid;
      r_3_valid <= r_2_valid;
      r_3_interrupt <= r_2_interrupt;
      r_3_exception <= r_2_exception;
      r_3_exceptionPC <= r_2_exceptionPC;
      r_3_exceptionInst <= r_2_exceptionInst;
      r_3_hasNMI <= r_2_hasNMI;
      r_3_virtualInterruptIsHvictlInject <= r_2_virtualInterruptIsHvictlInject;
      r_3_irToHS <= r_2_irToHS;
      r_3_irToVS <= r_2_irToVS;
      r_3_coreid <= r_2_coreid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:16];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        r_1_valid = _RANDOM[5'h0][0];
        r_1_interrupt = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};
        r_1_exception = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};
        r_1_exceptionPC = {_RANDOM[5'h2][31:1], _RANDOM[5'h3], _RANDOM[5'h4][0]};
        r_1_exceptionInst = {_RANDOM[5'h4][31:1], _RANDOM[5'h5][0]};
        r_1_hasNMI = _RANDOM[5'h5][1];
        r_1_virtualInterruptIsHvictlInject = _RANDOM[5'h5][2];
        r_1_irToHS = _RANDOM[5'h5][3];
        r_1_irToVS = _RANDOM[5'h5][4];
        r_1_coreid = _RANDOM[5'h5][12:5];
        r_2_valid = _RANDOM[5'h5][13];
        r_2_interrupt = {_RANDOM[5'h5][31:14], _RANDOM[5'h6][13:0]};
        r_2_exception = {_RANDOM[5'h6][31:14], _RANDOM[5'h7][13:0]};
        r_2_exceptionPC = {_RANDOM[5'h7][31:14], _RANDOM[5'h8], _RANDOM[5'h9][13:0]};
        r_2_exceptionInst = {_RANDOM[5'h9][31:14], _RANDOM[5'hA][13:0]};
        r_2_hasNMI = _RANDOM[5'hA][14];
        r_2_virtualInterruptIsHvictlInject = _RANDOM[5'hA][15];
        r_2_irToHS = _RANDOM[5'hA][16];
        r_2_irToVS = _RANDOM[5'hA][17];
        r_2_coreid = _RANDOM[5'hA][25:18];
        r_3_valid = _RANDOM[5'hA][26];
        r_3_interrupt = {_RANDOM[5'hA][31:27], _RANDOM[5'hB][26:0]};
        r_3_exception = {_RANDOM[5'hB][31:27], _RANDOM[5'hC][26:0]};
        r_3_exceptionPC = {_RANDOM[5'hC][31:27], _RANDOM[5'hD], _RANDOM[5'hE][26:0]};
        r_3_exceptionInst = {_RANDOM[5'hE][31:27], _RANDOM[5'hF][26:0]};
        r_3_hasNMI = _RANDOM[5'hF][27];
        r_3_virtualInterruptIsHvictlInject = _RANDOM[5'hF][28];
        r_3_irToHS = _RANDOM[5'hF][29];
        r_3_irToVS = _RANDOM[5'hF][30];
        r_3_coreid = {_RANDOM[5'hF][31], _RANDOM[5'h10][6:0]};
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign o_valid = r_3_valid;
  assign o_interrupt = r_3_interrupt;
  assign o_exception = r_3_exception;
  assign o_exceptionPC = r_3_exceptionPC;
  assign o_exceptionInst = r_3_exceptionInst;
  assign o_hasNMI = r_3_hasNMI;
  assign o_virtualInterruptIsHvictlInject = r_3_virtualInterruptIsHvictlInject;
  assign o_irToHS = r_3_irToHS;
  assign o_irToVS = r_3_irToVS;
  assign o_coreid = r_3_coreid;
endmodule

