# //  ModelSim SE-64 6.6b May 21 2010 Linux 2.6.18-238.9.1.el5
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
# ** Error: source/ADDRgen2.vhd(110): near "if": expecting "CASE"
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period } 
add wave sim:/tb_addrgen2/dut/reg/*
# (vish-4014) No objects found matching 'sim:/tb_addrgen2/dut/reg/*'.
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } 
add wave \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 200 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period }
add wave sim:/tb_addrgen2/dut/reg/*
# (vish-4014) No objects found matching 'sim:/tb_addrgen2/dut/reg/*'.
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 200 ns
rm -rf work
vlib work
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period } 
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 200 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period } 
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 400 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period } 
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 500 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
# ** Error: source/tb_ADDRgen2.vhd(186): near "'": syntax error
# ** Error: source/tb_ADDRgen2.vhd(280): VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period } 
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 500 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave sim:/tb_addrgen2/*
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 500 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period } 
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 400 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/M_SRAM/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period } 
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store } 
run 400 ns
vcom source/tb_ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_addrgen2
# -- Compiling architecture test of tb_addrgen2
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture b_stmachine of addrgen2
vsim -i work.tb_addrgen2
# vsim -i work.tb_addrgen2 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_addrgen2(test)#1
add wave \
{sim:/tb_addrgen2/resend } \
{sim:/tb_addrgen2/clk } \
{sim:/tb_addrgen2/rst } \
{sim:/tb_addrgen2/r_enable_in } \
{sim:/tb_addrgen2/w_enable_in } \
{sim:/tb_addrgen2/read_ready } \
{sim:/tb_addrgen2/r_enable_out } \
{sim:/tb_addrgen2/w_enable_out } \
{sim:/tb_addrgen2/read_done } \
{sim:/tb_addrgen2/addr } \
{sim:/tb_addrgen2/period }
add wave \
{sim:/tb_addrgen2/dut/state } \
{sim:/tb_addrgen2/dut/nextstate } \
{sim:/tb_addrgen2/dut/counter3 } \
{sim:/tb_addrgen2/dut/nxtcounter3 } \
{sim:/tb_addrgen2/dut/counter32 } \
{sim:/tb_addrgen2/dut/newcounter32 } \
{sim:/tb_addrgen2/dut/addr } \
{sim:/tb_addrgen2/dut/addr_counter } \
{sim:/tb_addrgen2/dut/new_addr } \
{sim:/tb_addrgen2/dut/store_addr } \
{sim:/tb_addrgen2/dut/new_store }
run 400 ns
