LOG STARTS The current time is Tue Feb  3 02:19:07 2026
TA took 0 seconds.
LOG ENDS The current time is Tue Feb  3 02:19:09 2026



The current time is Tue Feb  3 02:19:09 2026
CPUs=4
EXE="H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe"
BuildDir=H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23
BuildPath="H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23"
CWD=C:\Users\n11ak\AppData\Local\Temp\diMljIhg\out\minplacer\00002_pa02_00003_wl
LogFile=minplacer_00002_pa02_00003.log
PrintScreen=..\_00002_pa02_stdout.txt
Command line: H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe -print_screen ..\_00002_pa02_stdout.txt -eflx_call_minplacer 00002_pa02_00003_wl__out__top
	Arg[0] H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe
	Arg[1] -print_screen
	Arg[2] ..\_00002_pa02_stdout.txt
	Arg[3] -eflx_call_minplacer
	Arg[4] 00002_pa02_00003_wl__out__top
Report CFG start:
            minplacer_output_clkloc = ..\..\minplacer\00002_pa02_00003_wl\minplacer_clkloc.txt
           minplacer_ignore_regions = 0
    minplacer_output_vacant_lrbbloc = ..\..\minplacer\00002_pa02_00003_wl\minplacer_vacant_lrbbloc.txt
          minplacer_input_timingdef = ..\..\minplacer\00002_pa02_00002_setup\minplacer.timing_def
               minplacer_input_edif = ..\..\minplacer\00002_pa02_00002_setup\minplacer.edf
                               loga = minplacer_00002_pa02_00003.log
              ta_report_limit_paths = 3
              minplacer_input_rd2sm = ..\..\minplacer\00002_pa02_00002_setup\minplacer.rnode2sm_def
                minplacer_skip_hifi = 1
                            verbose = 1
       minplacer_accept_stop_signal = ..\..\minplacer\stop_all.txt
       minplacer_regionleg_ran_seed = 0
         minplacer_input_rd2sitepin = ..\..\minplacer\00002_pa02_00002_setup\minplacer.rnode2sitepin_def
minplacer_report_timing_side_effect = 0
            minplacer_output_rbbloc = ..\..\minplacer\00002_pa02_00003_wl\minplacer_rbbloc.txt
         minplacer_pann_random_walk = 13
                    minplacer_no_lu = 0
            minplacer_input_chipdef = ..\..\minplacer\00002_pa02_00002_setup\minplacer.chip_def
      minplacer_accept_stop_signal2 = ..\..\minplacer\stop_00002_pa02_.txt
                eflx_call_minplacer = 00002_pa02_00003_wl__out__top
                  minplacer_max_cpu = 1
                  minplacer_inflate = 1
                          qor_stats = 1
         minplacer_output_tilerange = ..\..\minplacer\00002_pa02_00003_wl\minplacer_tilerange.txt
                  rfinder_use_table = 0
       minplacer_input_branchdlydef = ..\..\minplacer\00002_pa02_00002_setup\minplacer.branchdly_def
                       print_screen = ..\_00002_pa02_stdout.txt
             minplacer_input_rgraph = ..\..\minplacer\00002_pa02_00002_setup\minplacer.rgraph_def
                  minplacer_flow_wl = 1
                     ta_report_hold = 1
          minplacer_input_clklatdef = ..\..\minplacer\00002_pa02_00002_setup\minplacer.clklat_def
Report CFG end:
PLACER_STANDALONE STARTS.
	INPUTS:
	minplacer_input_edif=..\..\minplacer\00002_pa02_00002_setup\minplacer.edf
	minplacer_input_chipdef=..\..\minplacer\00002_pa02_00002_setup\minplacer.chip_def
	minplacer_input_ramdef=<none>
	minplacer_input_timingdef=..\..\minplacer\00002_pa02_00002_setup\minplacer.timing_def
	minplacer_input_clklatdef=..\..\minplacer\00002_pa02_00002_setup\minplacer.clklat_def
	minplacer_input_rbbloc=<none>
	minplacer_input_tilerange=<none>
	minplacer_input_nledit=<none>
	minplacer_input_rgraph=..\..\minplacer\00002_pa02_00002_setup\minplacer.rgraph_def
	minplacer_input_rd2sm=..\..\minplacer\00002_pa02_00002_setup\minplacer.rnode2sm_def
	minplacer_input_rd2sitepin=..\..\minplacer\00002_pa02_00002_setup\minplacer.rnode2sitepin_def
	minplacer_input_branchdlydef=..\..\minplacer\00002_pa02_00002_setup\minplacer.branchdly_def
	minplacer_input_ravecs=<none>
	minplacer_input_rstarting_priority=<none>
	OUTPUTS:
	minplacer_output_edif=<none>
	minplacer_output_timingdef=<none>
	minplacer_output_clklatdef=<none>
	minplacer_output_rbbloc=..\..\minplacer\00002_pa02_00003_wl\minplacer_rbbloc.txt
	minplacer_output_vacant_lrbbloc=..\..\minplacer\00002_pa02_00003_wl\minplacer_vacant_lrbbloc.txt
	minplacer_output_clkloc=..\..\minplacer\00002_pa02_00003_wl\minplacer_clkloc.txt
	minplacer_output_rteloc=<none>
	minplacer_output_tilerange=..\..\minplacer\00002_pa02_00003_wl\minplacer_tilerange.txt
	minplacer_output_nledit=<none>
	minplacer_output_branchdlydef=<none>
	minplacer_output_ravecs=<none>
	minplacer_output_rstarting_priority=<none>
pProblemIni. isNmax=0 inflat=1 mem_dump_mode=0
Set ARRAYINFO: 32x32
ARRAYINFO: locs_per_tile=[32,32] pos_interval=[10,10] boundary_penalty=[20,10] l_shift_x0,xmult,yvalue=<1,3,0> max_iob_width=4 is_x2=0 clock=<max-num=2,max-inv=1,inv-noninv-as-one=false,ram-independent=false>
SITETYPE L LAYER=L SIDE=WEST NPIN=26/14
SITETYPE l LAYER=L SIDE=WEST NPIN=26/14
SITETYPE M LAYER=M SIDE=WEST NPIN=26/14
SITETYPE m LAYER=M SIDE=WEST NPIN=26/14
SITETYPE D LAYER=DSP SIDE=WEST NPIN=238/190
SITETYPE b LAYER=IOB SIDE=WEST NPIN=4/2
SITETYPE N LAYER=NCLT SIDE=WEST NPIN=96/48
SITETYPE R LAYER=RCLT SIDE=WEST NPIN=96/48
Getting tinfo M 0 0 64/64
Skip tile size [64,64] for TILE M X64Y64. Expecting [32,32]
Getting tinfo D 0 0 64/64
Skip tile size [64,64] for TILE D X64Y64. Expecting [32,32]
Getting tinfo I 0 0 64/64
Skip tile size [64,64] for TILE I X64Y64. Expecting [32,32]
Getting tinfo N 0 0 64/64
Skip tile size [64,64] for TILE N X64Y64. Expecting [32,32]
Getting tinfo Z 0 0 64/64
Skip tile size [64,64] for TILE Z X64Y64. Expecting [32,32]
Getting tinfo M 0 0 32/32
Getting tinfo M 10 0 64/64
Skip tile size [64,64] for TILEWHITE M 10 0 X64Y64. Expecting [32,32]
Getting tinfo M 20 0 64/64
Skip tile size [64,64] for TILEWHITE M 20 0 X64Y64. Expecting [32,32]
Getting tinfo M 30 0 64/64
Skip tile size [64,64] for TILEWHITE M 30 0 X64Y64. Expecting [32,32]
Getting tinfo D 10 0 64/64
Skip tile size [64,64] for TILEWHITE D 10 0 X64Y64. Expecting [32,32]
Getting tinfo D 20 0 64/64
Skip tile size [64,64] for TILEWHITE D 20 0 X64Y64. Expecting [32,32]
Getting tinfo D 30 0 64/64
Skip tile size [64,64] for TILEWHITE D 30 0 X64Y64. Expecting [32,32]
Getting tinfo I 10 0 64/64
Skip tile size [64,64] for TILEWHITE I 10 0 X64Y64. Expecting [32,32]
Getting tinfo I 20 0 64/64
Skip tile size [64,64] for TILEWHITE I 20 0 X64Y64. Expecting [32,32]
Getting tinfo I 30 0 64/64
Skip tile size [64,64] for TILEWHITE I 30 0 X64Y64. Expecting [32,32]
Getting tinfo N 99 0 64/64
Skip tile size [64,64] for TILEWHITE N 99 0 X64Y64. Expecting [32,32]
Getting tinfo Z 99 0 64/64
Skip tile size [64,64] for TILEWHITE Z 99 0 X64Y64. Expecting [32,32]
GeometryDumpMap starts.
GeometryDumpMap ends.
GeometryDumpMap starts.
GeometryDumpMap ends.
Layer[L] has 14/10 sites, total_cap=140
Layer[M] has 4/10 sites, total_cap=40
Layer[DSP] has 0/0 sites, total_cap=0
Layer[NCLT] has 0/0 sites, total_cap=0
Layer[RCLT] has 0/0 sites, total_cap=0
Setup 40 LM mapping.
Layer[ZIOB] has 0/0 sites, total_cap=0
GeometryDumpLayers starts.
GeometryDumpLayers ends.
pProblemIni. eramclkAsClock=1
pProblemIniNetlist. skip_hifi=1, skip_pppff=2147483647
Netlist=NETLIST_top NumInst=43 NumNet=112
NumPinst=35
	DontPlace=0, NonRootRbbChainMember=5, NonRootDspChainMember=0, Const=1, ClkBuf=2
There are 43 instances. After combining instances in chains, there are 35 instances to place.
	Clock[0] OrigClock[0] net (net_index=108) clk
	Clock[1] OrigClock[1] net (net_index=81) clk0
NumPnet=104
NumTrivial=0 NumDriverless=0
AverageFO=3.26 #HifiNet=0 AverageFO_HifiNet=0.00
NumClk=2 (with 0 inverted)
There are 104 nets in the design, 0 of which have fanout larger than 49. Average fanout is 3.26.
There are 2 clocks in the design.
NumInsts=35
Resource usages:
 Type=L: Capacity=140 Utilized=27 NumInst=22. [ChainLen=1]=19 [ChainLen=2]=2 [ChainLen=4]=1
 Type=M: Capacity=40 Utilized=0 NumInst=0.
 Type=IOB: Capacity=184 Utilized=13 NumInst=13.
Clamp util_limit to util_limit_1t 0.950
INFLATE STARTS WITH REALPIN=1 L-CAP=140 USAGE=27 INFLATE_RATE=0.950 USAGE_LIMIT=133 CONN_LIMIT=25 SKIP_LOWUTIL=1
INFLATE 9 L-INSTS collected. The first inflated inst has 29 conns
INFLATE ENDS WITH 9 INSTS INFLATED, USAGE=36
Min-placement step: Global placement and legalization.
pDelayLibIni read 0 in-tile and 255 cross-tile data points (220 extrapolated) from H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\placedelaylib.txt
pDelayLibIni. pdelay_estimate_pppff_delay=120
TileRange read: File is not given. Use whole chip.
Reading timing_def file ..\..\minplacer\00002_pa02_00002_setup\minplacer.timing_def
pPipeAlloc: OptMode=1 PppFfInsertDone=0 MinPipeRtDly=98 #Chain=0 AveChainLen=0.0 MaxChainLen=0 #Net=0 AveChainFan=0.0 MaxChainFan=0 #MixedZeroFan=0 Opt_UseLatency=0 OptLine_RightSlack_WorseThreshold=100
(0): Ini TileRange={0,1; 0,1}. IsTiny=0 IsLowUtil=0. CurMem=236023808 PeakMem=369950720
ALWAYS_CLKPLC=0
RandomPlacement ends.
FORCE(1): Initial random illegal placement generated.
FORCE(1): Initial random placement. TWL_WLSYS=18810 (8940,9870)
PANN_TILERANGE LayerMask=38 TileRange={0,1; 0,1} RangeDivider=4 WL=16407 (5399, 11008) StartingIter=0 NumIters=1
PANN_TILERANGE ENDS TIMESPENT=0
PANN_TILERANGE LayerMask=4 TileRange={0,1; 0,1} RangeDivider=4 WL=8253 (3280, 4973) StartingIter=0 NumIters=1
PANN_TILERANGE ENDS TIMESPENT=0
PANN_TILERANGE LayerMask=2 TileRange={0,1; 0,1} RangeDivider=4 WL=8665 (3158, 5507) StartingIter=0 NumIters=1
PANN_TILERANGE ENDS TIMESPENT=0
PANN_TILERANGE LayerMask=1 TileRange={0,1; 0,1} RangeDivider=4 WL=18440 (7400, 11040) StartingIter=0 NumIters=1
PANN_TILERANGE Add LAYER_M to the layermask.
Improving the placement of 22 instances for resource type(s) of RBB-L RBB-M: ...........................................................................................................
PANN_TILERANGE  (iter=0) WL=7020 (3640, 3380) TIMESPENT=2
PANN_TILERANGE ENDS TIMESPENT=2
CROSS-TILE STAT: [0]=339
Wrote 22 RBB-locations out of 22 core insts and 5 chained insts to EFLX file ..\..\minplacer\00002_pa02_00003_wl\minplacer_rbbloc.txt.
Wrote 13 RBB-locations out of 13 IOB insts to EFLX file ..\..\minplacer\00002_pa02_00003_wl\minplacer_rbbloc.txt.
Wrote 0 RBB-locations out of 13 INTIOB insts to EFLX file ..\..\minplacer\00002_pa02_00003_wl\minplacer_rbbloc.txt.
CLOCKPLAN_INI_NETLIST: NUM_CLOCKS=2 NUM_PINSTS=35
	 #Inst/Usage        L           M         DSP       SPRAM       UPRAM       2PRAM         IOB        ZIOB        NCLT        RCLT      
	   CLOCK[ 0]*     3(    7)                                                                                                            
	   CLOCK[ 1]*     6(    9)                                                                                                            
	   NON_CLOCK     13(   20)                                                                                                            
CLOCKPLAN_INI_GEO: NUM_TILE_SLICES=1/1
{Rsc/Util/MinThre={L=140/36/50 ,M=40/0/8 ,DSP=0/0/4 ,SPRAM=0/0/0 ,UPRAM=0/0/0 ,2PRAM=0/0/0 ,IOB=184/13/16 ,ZIOB=0/0/0 ,NCLT=0/0/0 ,RCLT=0/0/0}
CLOCKPLAN_INI_PORTLOCKS
	CLOCK[0]* port locks:
		{IX0Y0S1I0}
	CLOCK[1]* port locks:
		{IX0Y0S0I1}
BuildGaps
	GAPS[0]: - -
	GAPS[1]: - -
CreateReachables:
	CLOCK[0] reachables: [0,0]
	CLOCK[0] distance: 0
	CLOCK[1] reachables: [0,0]
	CLOCK[1] distance: 0
AssignPorts skipped as all clocks have locked ports.
ClockPortFile ..\..\minplacer\00002_pa02_00003_wl\minplacer_clkloc.txt written.

*********************************** TILE REPORT ***************************************
|------------------------|
|TILE_X0Y0               |
|#INST=35                |
|#CLK=2 #INVCLK=0        |
|#ERAM_CP    0           |
|#         0   0         |
|#           0           |
|**                      |
|nb1*sa0*                |
|L=36,L26 C16            |
|IOB=13 C6               |
|------------------------|
CLUSTER[0] LAYER0=L TILE=[0,0] CLK=<0,1> ERAMCLK=<36,0> REGION=<none>
 {L=36 C16 IOB=13 C6 LCHAIN=26 DCHAIN=0} #NEI=0 REACHABLES:
CLOCK[0] #LockedPort=1 #AssignedPort=0 #OutputPort=0 TX0Y0={#Cluster=1 L=36 IOB=13}
CLOCK[1] #LockedPort=1 #AssignedPort=0 #OutputPort=0 TX0Y0={#Cluster=1 L=36 IOB=13}
*********************************** TILE REPORT ***************************************


Placement timing:
         Clock        Group  Achievable Frequency(MHz)
--------------  -----------  -------------------------
           clk   <UDEF_clk>                   215.100 
          clk0  <UDEF_clk0>                   174.795 


pDelayLibFin
(54): Fin. CurMem=33792000 PeakMem=369950720
pProblemFin.
Min-placement step ends: Global placement and legalization. Runtime: 0:0:10 (CPU time), 0:0:10 (real time); peak memory: 1304MB.


The current time is Tue Feb  3 02:19:19 2026



