{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764687311800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764687311800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 11:55:11 2025 " "Processing started: Tue Dec 02 11:55:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764687311800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764687311800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UC_PLUS_TIMER -c UC_PLUS_TIMER " "Command: quartus_map --read_settings_files=on --write_settings_files=off UC_PLUS_TIMER -c UC_PLUS_TIMER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764687311801 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764687312289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_plus_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc_plus_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_PLUS_TIMER " "Found entity 1: UC_PLUS_TIMER" {  } { { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764687312349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UC_PLUS_TIMER " "Elaborating entity \"UC_PLUS_TIMER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764687312379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc.bdf 1 1 " "Using design file uc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312436 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:inst1 " "Elaborating entity \"UC\" for hierarchy \"UC:inst1\"" {  } { { "UC_PLUS_TIMER.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 152 424 568 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312437 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312438 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312439 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312439 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312439 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312439 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312439 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312439 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312439 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312439 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312439 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312439 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312440 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312440 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312440 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312440 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312440 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "incpc_logic.bdf 1 1 " "Using design file incpc_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 incPC_logic " "Found entity 1: incPC_logic" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/incpc_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incPC_logic UC:inst1\|incPC_logic:inst14 " "Elaborating entity \"incPC_logic\" for hierarchy \"UC:inst1\|incPC_logic:inst14\"" {  } { { "uc.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312456 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312457 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312457 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/incpc_logic.bdf" { { 112 56 224 128 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312457 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/incpc_logic.bdf" { { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312457 ""}  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_logic.bdf 1 1 " "Using design file sel_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel_LOGIC " "Found entity 1: sel_LOGIC" {  } { { "sel_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/sel_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_LOGIC UC:inst1\|sel_LOGIC:inst " "Elaborating entity \"sel_LOGIC\" for hierarchy \"UC:inst1\|sel_LOGIC:inst\"" {  } { { "uc.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 568 696 792 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac_ch_logic.bdf 1 1 " "Using design file ac_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC_CH_LOGIC " "Found entity 1: AC_CH_LOGIC" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/ac_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_CH_LOGIC UC:inst1\|AC_CH_LOGIC:inst24 " "Elaborating entity \"AC_CH_LOGIC\" for hierarchy \"UC:inst1\|AC_CH_LOGIC:inst24\"" {  } { { "uc.bdf" "inst24" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312482 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312483 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312483 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/ac_ch_logic.bdf" { { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312483 ""}  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "go_t0_logic.bdf 1 1 " "Using design file go_t0_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GO_t0_LOGIC " "Found entity 1: GO_t0_LOGIC" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/go_t0_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GO_t0_LOGIC UC:inst1\|GO_t0_LOGIC:inst29 " "Elaborating entity \"GO_t0_LOGIC\" for hierarchy \"UC:inst1\|GO_t0_LOGIC:inst29\"" {  } { { "uc.bdf" "inst29" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312499 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312500 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312500 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/go_t0_logic.bdf" { { 40 64 232 56 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312500 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/go_t0_logic.bdf" { { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312500 ""}  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312500 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "HLT " "Pin \"HLT\" not connected" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/go_t0_logic.bdf" { { 488 64 232 504 "HLT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764687312500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rem_ch_logic.bdf 1 1 " "Using design file rem_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REM_CH_LOGIC " "Found entity 1: REM_CH_LOGIC" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/rem_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REM_CH_LOGIC UC:inst1\|REM_CH_LOGIC:inst100 " "Elaborating entity \"REM_CH_LOGIC\" for hierarchy \"UC:inst1\|REM_CH_LOGIC:inst100\"" {  } { { "uc.bdf" "inst100" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312513 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312515 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312515 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/rem_ch_logic.bdf" { { 72 56 224 88 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312515 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/rem_ch_logic.bdf" { { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312515 ""}  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312515 ""}
{ "Warning" "WSGN_SEARCH_FILE" "read_logic.bdf 1 1 " "Using design file read_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 READ_LOGIC " "Found entity 1: READ_LOGIC" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/read_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_LOGIC UC:inst1\|READ_LOGIC:inst17 " "Elaborating entity \"READ_LOGIC\" for hierarchy \"UC:inst1\|READ_LOGIC:inst17\"" {  } { { "uc.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312540 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764687312541 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/read_logic.bdf" { { 80 56 224 96 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312541 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/read_logic.bdf" { { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312541 ""}  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764687312541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.bdf 1 1 " "Using design file timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "timer.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst\"" {  } { { "UC_PLUS_TIMER.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 368 944 1064 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.bdf 1 1 " "Using design file decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder TIMER:inst\|Decoder:inst19 " "Elaborating entity \"Decoder\" for hierarchy \"TIMER:inst\|Decoder:inst19\"" {  } { { "timer.bdf" "inst19" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/timer.bdf" { { 504 1672 1800 600 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312568 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764687312580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764687312580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador TIMER:inst\|Multiplexador:inst17 " "Elaborating entity \"Multiplexador\" for hierarchy \"TIMER:inst\|Multiplexador:inst17\"" {  } { { "timer.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/timer.bdf" { { 88 208 304 184 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764687312580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764687313260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764687313712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764687313712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764687313758 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764687313758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764687313758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764687313758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764687313784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 11:55:13 2025 " "Processing ended: Tue Dec 02 11:55:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764687313784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764687313784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764687313784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764687313784 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 60 s " "Quartus II Flow was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764687314399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764687315410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764687315411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 11:55:14 2025 " "Processing started: Tue Dec 02 11:55:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764687315411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764687315411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UC_PLUS_TIMER -c UC_PLUS_TIMER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UC_PLUS_TIMER -c UC_PLUS_TIMER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764687315411 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764687315540 ""}
{ "Info" "0" "" "Project  = UC_PLUS_TIMER" {  } {  } 0 0 "Project  = UC_PLUS_TIMER" 0 0 "Fitter" 0 0 1764687315541 ""}
{ "Info" "0" "" "Revision = UC_PLUS_TIMER" {  } {  } 0 0 "Revision = UC_PLUS_TIMER" 0 0 "Fitter" 0 0 1764687315541 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764687315636 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "UC_PLUS_TIMER EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design UC_PLUS_TIMER" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1764687315761 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764687315818 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764687315818 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764687315920 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764687315931 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764687316124 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764687316124 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764687316124 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764687316127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764687316127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764687316127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764687316127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764687316127 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764687316127 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764687316128 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write " "Pin Write not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Write } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 168 568 744 184 "Write" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REM_CH " "Pin REM_CH not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { REM_CH } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 184 568 744 200 "REM_CH" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REM_CH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_ULA " "Pin Y_ULA not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Y_ULA } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 200 568 744 216 "Y_ULA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y_ULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD_ULA " "Pin ADD_ULA not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ADD_ULA } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 216 568 744 232 "ADD_ULA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD_ULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OR_ULA " "Pin OR_ULA not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OR_ULA } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 232 568 744 248 "OR_ULA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OR_ULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AND_ULA " "Pin AND_ULA not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AND_ULA } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 248 568 744 264 "AND_ULA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND_ULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "incPC " "Pin incPC not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { incPC } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 264 568 744 280 "incPC" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { incPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOT_ULA " "Pin NOT_ULA not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { NOT_ULA } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 280 568 744 296 "NOT_ULA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NOT_ULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_CH " "Pin AC_CH not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AC_CH } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 296 568 744 312 "AC_CH" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AC_CH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NZ_CH " "Pin NZ_CH not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { NZ_CH } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 312 568 744 328 "NZ_CH" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NZ_CH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI_CH " "Pin RI_CH not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RI_CH } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 328 568 744 344 "RI_CH" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI_CH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel " "Pin sel not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { sel } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 344 568 744 360 "sel" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_CH " "Pin PC_CH not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_CH } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 360 568 744 376 "PC_CH" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_CH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDM_CH " "Pin RDM_CH not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { RDM_CH } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 376 712 888 392 "RDM_CH" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDM_CH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read " "Pin Read not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Read } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 448 592 768 464 "Read" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STA " "Pin STA not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { STA } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 184 256 424 200 "STA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagN " "Pin flagN not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { flagN } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 280 256 424 296 "flagN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flagN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JN " "Pin JN not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { JN } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 328 256 424 344 "JN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagZ " "Pin flagZ not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { flagZ } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 296 256 424 312 "flagZ" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flagZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JZ " "Pin JZ not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { JZ } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 344 256 424 360 "JZ" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDA " "Pin LDA not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { LDA } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 200 256 424 216 "LDA" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD " "Pin ADD not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ADD } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 216 256 424 232 "ADD" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AND " "Pin AND not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { AND } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 232 256 424 248 "AND" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OR " "Pin OR not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OR } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 248 256 424 264 "OR" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMP " "Pin JMP not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { JMP } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 312 256 424 328 "JMP" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOT " "Pin NOT not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { NOT } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 264 256 424 280 "NOT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NOT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HLT " "Pin HLT not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { HLT } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 376 48 216 392 "HLT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HLT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOP " "Pin NOP not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { NOP } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 360 256 424 376 "NOP" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 432 776 944 448 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 448 776 944 464 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764687316534 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764687316534 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UC_PLUS_TIMER.sdc " "Synopsys Design Constraints File file not found: 'UC_PLUS_TIMER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764687316828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764687316829 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764687316831 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1764687316831 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764687316832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764687316843 ""}  } { { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 432 776 944 448 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764687316843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node Reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764687316843 ""}  } { { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 448 776 944 464 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764687316843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764687317314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764687317314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764687317314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764687317315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764687317316 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764687317316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764687317316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764687317316 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764687317316 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 13 15 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 13 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764687317318 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764687317318 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764687317318 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764687317319 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764687317319 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764687317319 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764687317337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764687318432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764687318483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764687318490 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764687319085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764687319085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764687319613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X33_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9" {  } { { "loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9"} 22 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764687320090 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764687320090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764687320462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764687320462 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764687320462 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764687320473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764687320574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764687320765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764687320867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764687321049 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764687321510 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 432 776 944 448 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1764687321806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset 2.5 V J6 " "Pin Reset uses I/O standard 2.5 V at J6" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "UC_PLUS_TIMER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/UC_PLUS_TIMER.bdf" { { 448 776 944 464 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1764687321806 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764687321806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/output_files/UC_PLUS_TIMER.fit.smsg " "Generated suppressed messages file C:/Users/joaop/UFRGS/Circuitos/TRFINAL/UC_PLUS_TIMER/output_files/UC_PLUS_TIMER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764687321885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764687322241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 11:55:22 2025 " "Processing ended: Tue Dec 02 11:55:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764687322241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764687322241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764687322241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764687322241 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 66 s " "Quartus II Flow was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764687322886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764687324137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764687324138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 11:55:23 2025 " "Processing started: Tue Dec 02 11:55:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764687324138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764687324138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UC_PLUS_TIMER -c UC_PLUS_TIMER " "Command: quartus_sta UC_PLUS_TIMER -c UC_PLUS_TIMER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764687324138 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1764687324280 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764687324486 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1764687324551 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1764687324551 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UC_PLUS_TIMER.sdc " "Synopsys Design Constraints File file not found: 'UC_PLUS_TIMER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1764687324931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1764687324932 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764687324932 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764687324932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1764687324933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1764687324933 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1764687324934 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1764687324943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1764687325042 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764687325042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.690 " "Worst-case setup slack is -0.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690              -2.053 clk  " "   -0.690              -2.053 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.824 " "Worst-case hold slack is 0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 clk  " "    0.824               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764687325050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764687325054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.000 clk  " "   -3.000              -6.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1764687325086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1764687325111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1764687325390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1764687325454 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764687325454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.512 " "Worst-case setup slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -1.521 clk  " "   -0.512              -1.521 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.751 " "Worst-case hold slack is 0.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 clk  " "    0.751               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764687325470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764687325474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.000 clk  " "   -3.000              -6.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325477 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1764687325505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.045 " "Worst-case setup slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 clk  " "    0.045               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 clk  " "    0.437               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764687325774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764687325778 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1764687325779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764687325779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.081 clk  " "   -3.000              -6.081 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764687325781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764687325781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764687326456 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764687326456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764687326564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 11:55:26 2025 " "Processing ended: Tue Dec 02 11:55:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764687326564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764687326564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764687326564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764687326564 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 71 s " "Quartus II Flow was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764687327268 ""}
