(edif BitShiftRegParalle
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 10 29 9 53 1)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure BitShiftRegParalle.ngc BitShiftRegParalle.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library BitShiftRegParalle_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename M4_1E_HXILINX_BitShiftRegParalle_NO3_XLXI_5 "M4_1E_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D0
              (direction INPUT)
            )
            (port D1
              (direction INPUT)
            )
            (port D2
              (direction INPUT)
            )
            (port D3
              (direction INPUT)
            )
            (port E
              (direction INPUT)
            )
            (port S0
              (direction INPUT)
            )
            (port S1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
          (contents
            (instance Mmux_O11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEF2CEC23E320E02") (owner "Xilinx"))
            )
            (net D0
              (joined
                (portRef D0)
                (portRef I0 (instanceRef Mmux_O11))
              )
            )
            (net D1
              (joined
                (portRef D1)
                (portRef I4 (instanceRef Mmux_O11))
              )
            )
            (net D2
              (joined
                (portRef D2)
                (portRef I3 (instanceRef Mmux_O11))
              )
            )
            (net D3
              (joined
                (portRef D3)
                (portRef I5 (instanceRef Mmux_O11))
              )
            )
            (net S0
              (joined
                (portRef S0)
                (portRef I2 (instanceRef Mmux_O11))
              )
            )
            (net S1
              (joined
                (portRef S1)
                (portRef I1 (instanceRef Mmux_O11))
              )
            )
            (net O
              (joined
                (portRef O)
                (portRef O (instanceRef Mmux_O11))
              )
            )
          )
      )
    )
    (cell (rename M4_1E_HXILINX_BitShiftRegParalle_NO2_XLXI_6 "M4_1E_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D0
              (direction INPUT)
            )
            (port D1
              (direction INPUT)
            )
            (port D2
              (direction INPUT)
            )
            (port D3
              (direction INPUT)
            )
            (port E
              (direction INPUT)
            )
            (port S0
              (direction INPUT)
            )
            (port S1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
          (contents
            (instance Mmux_O11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEF2CEC23E320E02") (owner "Xilinx"))
            )
            (net D0
              (joined
                (portRef D0)
                (portRef I0 (instanceRef Mmux_O11))
              )
            )
            (net D1
              (joined
                (portRef D1)
                (portRef I4 (instanceRef Mmux_O11))
              )
            )
            (net D2
              (joined
                (portRef D2)
                (portRef I3 (instanceRef Mmux_O11))
              )
            )
            (net D3
              (joined
                (portRef D3)
                (portRef I5 (instanceRef Mmux_O11))
              )
            )
            (net S0
              (joined
                (portRef S0)
                (portRef I2 (instanceRef Mmux_O11))
              )
            )
            (net S1
              (joined
                (portRef S1)
                (portRef I1 (instanceRef Mmux_O11))
              )
            )
            (net O
              (joined
                (portRef O)
                (portRef O (instanceRef Mmux_O11))
              )
            )
          )
      )
    )
    (cell (rename M4_1E_HXILINX_BitShiftRegParalle_NO1_XLXI_7 "M4_1E_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D0
              (direction INPUT)
            )
            (port D1
              (direction INPUT)
            )
            (port D2
              (direction INPUT)
            )
            (port D3
              (direction INPUT)
            )
            (port E
              (direction INPUT)
            )
            (port S0
              (direction INPUT)
            )
            (port S1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
          (contents
            (instance Mmux_O11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEF2CEC23E320E02") (owner "Xilinx"))
            )
            (net D0
              (joined
                (portRef D0)
                (portRef I0 (instanceRef Mmux_O11))
              )
            )
            (net D1
              (joined
                (portRef D1)
                (portRef I4 (instanceRef Mmux_O11))
              )
            )
            (net D2
              (joined
                (portRef D2)
                (portRef I3 (instanceRef Mmux_O11))
              )
            )
            (net D3
              (joined
                (portRef D3)
                (portRef I5 (instanceRef Mmux_O11))
              )
            )
            (net S0
              (joined
                (portRef S0)
                (portRef I2 (instanceRef Mmux_O11))
              )
            )
            (net S1
              (joined
                (portRef S1)
                (portRef I1 (instanceRef Mmux_O11))
              )
            )
            (net O
              (joined
                (portRef O)
                (portRef O (instanceRef Mmux_O11))
              )
            )
          )
      )
    )
    (cell (rename M4_1E_HXILINX_BitShiftRegParalle_XLXI_8 "M4_1E_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D0
              (direction INPUT)
            )
            (port D1
              (direction INPUT)
            )
            (port D2
              (direction INPUT)
            )
            (port D3
              (direction INPUT)
            )
            (port E
              (direction INPUT)
            )
            (port S0
              (direction INPUT)
            )
            (port S1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
          (contents
            (instance Mmux_O11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEF2CEC23E320E02") (owner "Xilinx"))
            )
            (net D0
              (joined
                (portRef D0)
                (portRef I0 (instanceRef Mmux_O11))
              )
            )
            (net D1
              (joined
                (portRef D1)
                (portRef I4 (instanceRef Mmux_O11))
              )
            )
            (net D2
              (joined
                (portRef D2)
                (portRef I3 (instanceRef Mmux_O11))
              )
            )
            (net D3
              (joined
                (portRef D3)
                (portRef I5 (instanceRef Mmux_O11))
              )
            )
            (net S0
              (joined
                (portRef S0)
                (portRef I2 (instanceRef Mmux_O11))
              )
            )
            (net S1
              (joined
                (portRef S1)
                (portRef I1 (instanceRef Mmux_O11))
              )
            )
            (net O
              (joined
                (portRef O)
                (portRef O (instanceRef Mmux_O11))
              )
            )
          )
      )
    )
    (cell (rename FJKC_HXILINX_BitShiftRegParalle_NO3_XLXI_1 "FJKC_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port J
              (direction INPUT)
            )
            (port K
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Q_renamed_0 "Q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Q_rstpot_renamed_1 "Q_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4E") (owner "Xilinx"))
            )
            (net C
              (joined
                (portRef C)
                (portRef C (instanceRef Q_renamed_0))
              )
            )
            (net CLR
              (joined
                (portRef CLR)
                (portRef CLR (instanceRef Q_renamed_0))
              )
            )
            (net J
              (joined
                (portRef J)
                (portRef I1 (instanceRef Q_rstpot_renamed_1))
              )
            )
            (net K
              (joined
                (portRef K)
                (portRef I2 (instanceRef Q_rstpot_renamed_1))
              )
            )
            (net Q
              (joined
                (portRef Q)
                (portRef Q (instanceRef Q_renamed_0))
                (portRef I0 (instanceRef Q_rstpot_renamed_1))
              )
            )
            (net Q_rstpot
              (joined
                (portRef D (instanceRef Q_renamed_0))
                (portRef O (instanceRef Q_rstpot_renamed_1))
              )
            )
          )
      )
    )
    (cell (rename FJKC_HXILINX_BitShiftRegParalle_NO2_XLXI_2 "FJKC_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port J
              (direction INPUT)
            )
            (port K
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Q_renamed_2 "Q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Q_rstpot_renamed_3 "Q_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4E") (owner "Xilinx"))
            )
            (net C
              (joined
                (portRef C)
                (portRef C (instanceRef Q_renamed_2))
              )
            )
            (net CLR
              (joined
                (portRef CLR)
                (portRef CLR (instanceRef Q_renamed_2))
              )
            )
            (net J
              (joined
                (portRef J)
                (portRef I1 (instanceRef Q_rstpot_renamed_3))
              )
            )
            (net K
              (joined
                (portRef K)
                (portRef I2 (instanceRef Q_rstpot_renamed_3))
              )
            )
            (net Q
              (joined
                (portRef Q)
                (portRef Q (instanceRef Q_renamed_2))
                (portRef I0 (instanceRef Q_rstpot_renamed_3))
              )
            )
            (net Q_rstpot
              (joined
                (portRef D (instanceRef Q_renamed_2))
                (portRef O (instanceRef Q_rstpot_renamed_3))
              )
            )
          )
      )
    )
    (cell (rename FJKC_HXILINX_BitShiftRegParalle_NO1_XLXI_3 "FJKC_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port J
              (direction INPUT)
            )
            (port K
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Q_renamed_4 "Q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Q_rstpot_renamed_5 "Q_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4E") (owner "Xilinx"))
            )
            (net C
              (joined
                (portRef C)
                (portRef C (instanceRef Q_renamed_4))
              )
            )
            (net CLR
              (joined
                (portRef CLR)
                (portRef CLR (instanceRef Q_renamed_4))
              )
            )
            (net J
              (joined
                (portRef J)
                (portRef I1 (instanceRef Q_rstpot_renamed_5))
              )
            )
            (net K
              (joined
                (portRef K)
                (portRef I2 (instanceRef Q_rstpot_renamed_5))
              )
            )
            (net Q
              (joined
                (portRef Q)
                (portRef Q (instanceRef Q_renamed_4))
                (portRef I0 (instanceRef Q_rstpot_renamed_5))
              )
            )
            (net Q_rstpot
              (joined
                (portRef D (instanceRef Q_renamed_4))
                (portRef O (instanceRef Q_rstpot_renamed_5))
              )
            )
          )
      )
    )
    (cell (rename FJKC_HXILINX_BitShiftRegParalle_XLXI_4 "FJKC_HXILINX_BitShiftRegParalle")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port J
              (direction INPUT)
            )
            (port K
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Q_renamed_6 "Q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Q_rstpot_renamed_7 "Q_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4E") (owner "Xilinx"))
            )
            (net C
              (joined
                (portRef C)
                (portRef C (instanceRef Q_renamed_6))
              )
            )
            (net CLR
              (joined
                (portRef CLR)
                (portRef CLR (instanceRef Q_renamed_6))
              )
            )
            (net J
              (joined
                (portRef J)
                (portRef I1 (instanceRef Q_rstpot_renamed_7))
              )
            )
            (net K
              (joined
                (portRef K)
                (portRef I2 (instanceRef Q_rstpot_renamed_7))
              )
            )
            (net Q
              (joined
                (portRef Q)
                (portRef Q (instanceRef Q_renamed_6))
                (portRef I0 (instanceRef Q_rstpot_renamed_7))
              )
            )
            (net Q_rstpot
              (joined
                (portRef D (instanceRef Q_renamed_6))
                (portRef O (instanceRef Q_rstpot_renamed_7))
              )
            )
          )
      )
    )
    (cell BitShiftRegParalle
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port D0
              (direction INPUT)
            )
            (port D1
              (direction INPUT)
            )
            (port D2
              (direction INPUT)
            )
            (port D3
              (direction INPUT)
            )
            (port S0
              (direction INPUT)
            )
            (port S1
              (direction INPUT)
            )
            (port Q0
              (direction OUTPUT)
            )
            (port Q1
              (direction OUTPUT)
            )
            (port Q2
              (direction OUTPUT)
            )
            (port Q3
              (direction OUTPUT)
            )
            (designator "xc7z010-3-clg400")
            (property TYPE (string "BitShiftRegParalle") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "BitShiftRegParalle_BitShiftRegParalle") (owner "Xilinx"))
          )
          (contents
            (instance XLXI_20
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance XLXI_19
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance XLXI_17
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance XLXI_18
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance XLXI_21
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance XLXI_22
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance XLXI_4
              (viewRef view_1 (cellRef FJKC_HXILINX_BitShiftRegParalle_XLXI_4 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_4_3") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "FJKC_HXILINX_BitShiftRegParalle_XLXI_4") (owner "Xilinx"))
            )
            (instance XLXI_3
              (viewRef view_1 (cellRef FJKC_HXILINX_BitShiftRegParalle_NO1_XLXI_3 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_3_2") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "FJKC_HXILINX_BitShiftRegParalle_NO1_XLXI_3") (owner "Xilinx"))
            )
            (instance XLXI_2
              (viewRef view_1 (cellRef FJKC_HXILINX_BitShiftRegParalle_NO2_XLXI_2 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_2_1") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 3) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "FJKC_HXILINX_BitShiftRegParalle_NO2_XLXI_2") (owner "Xilinx"))
            )
            (instance XLXI_1
              (viewRef view_1 (cellRef FJKC_HXILINX_BitShiftRegParalle_NO3_XLXI_1 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_1_0") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 3) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 4) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "FJKC_HXILINX_BitShiftRegParalle_NO3_XLXI_1") (owner "Xilinx"))
            )
            (instance XLXI_8
              (viewRef view_1 (cellRef M4_1E_HXILINX_BitShiftRegParalle_XLXI_8 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_8_7") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 5) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "M4_1E_HXILINX_BitShiftRegParalle_XLXI_8") (owner "Xilinx"))
            )
            (instance XLXI_7
              (viewRef view_1 (cellRef M4_1E_HXILINX_BitShiftRegParalle_NO1_XLXI_7 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_7_6") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 6) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "M4_1E_HXILINX_BitShiftRegParalle_NO1_XLXI_7") (owner "Xilinx"))
            )
            (instance XLXI_6
              (viewRef view_1 (cellRef M4_1E_HXILINX_BitShiftRegParalle_NO2_XLXI_6 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_6_5") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 7) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "M4_1E_HXILINX_BitShiftRegParalle_NO2_XLXI_6") (owner "Xilinx"))
            )
            (instance XLXI_5
              (viewRef view_1 (cellRef M4_1E_HXILINX_BitShiftRegParalle_NO3_XLXI_5 (libraryRef BitShiftRegParalle_lib)))
              (property HU_SET (string "XLXI_5_4") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 3) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 8) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "M4_1E_HXILINX_BitShiftRegParalle_NO3_XLXI_5") (owner "Xilinx"))
            )
            (instance (rename D0_IBUF_renamed_8 "D0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename D1_IBUF_renamed_9 "D1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename D2_IBUF_renamed_10 "D2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename D3_IBUF_renamed_11 "D3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S0_IBUF_renamed_12 "S0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename S1_IBUF_renamed_13 "S1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q0_OBUF_renamed_14 "Q0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q1_OBUF_renamed_15 "Q1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q2_OBUF_renamed_16 "Q2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q3_OBUF_renamed_17 "Q3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename CLK_BUFGP_renamed_18 "CLK_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLK_BUFGP
              (joined
                (portRef C (instanceRef XLXI_4))
                (portRef C (instanceRef XLXI_3))
                (portRef C (instanceRef XLXI_2))
                (portRef C (instanceRef XLXI_1))
                (portRef O (instanceRef CLK_BUFGP_renamed_18))
              )
            )
            (net D0_IBUF
              (joined
                (portRef D0 (instanceRef XLXI_5))
                (portRef O (instanceRef D0_IBUF_renamed_8))
              )
            )
            (net D1_IBUF
              (joined
                (portRef D0 (instanceRef XLXI_6))
                (portRef O (instanceRef D1_IBUF_renamed_9))
              )
            )
            (net D2_IBUF
              (joined
                (portRef D0 (instanceRef XLXI_7))
                (portRef O (instanceRef D2_IBUF_renamed_10))
              )
            )
            (net D3_IBUF
              (joined
                (portRef D0 (instanceRef XLXI_8))
                (portRef O (instanceRef D3_IBUF_renamed_11))
              )
            )
            (net S0_IBUF
              (joined
                (portRef S0 (instanceRef XLXI_8))
                (portRef S0 (instanceRef XLXI_7))
                (portRef S0 (instanceRef XLXI_6))
                (portRef S0 (instanceRef XLXI_5))
                (portRef O (instanceRef S0_IBUF_renamed_12))
              )
            )
            (net S1_IBUF
              (joined
                (portRef S1 (instanceRef XLXI_8))
                (portRef S1 (instanceRef XLXI_7))
                (portRef S1 (instanceRef XLXI_6))
                (portRef S1 (instanceRef XLXI_5))
                (portRef O (instanceRef S1_IBUF_renamed_13))
              )
            )
            (net Q0_OBUF
              (joined
                (portRef Q (instanceRef XLXI_1))
                (portRef D2 (instanceRef XLXI_8))
                (portRef D1 (instanceRef XLXI_6))
                (portRef D3 (instanceRef XLXI_5))
                (portRef I (instanceRef Q0_OBUF_renamed_14))
              )
            )
            (net Q1_OBUF
              (joined
                (portRef Q (instanceRef XLXI_2))
                (portRef D1 (instanceRef XLXI_7))
                (portRef D3 (instanceRef XLXI_6))
                (portRef D2 (instanceRef XLXI_5))
                (portRef I (instanceRef Q1_OBUF_renamed_15))
              )
            )
            (net Q2_OBUF
              (joined
                (portRef Q (instanceRef XLXI_3))
                (portRef D1 (instanceRef XLXI_8))
                (portRef D3 (instanceRef XLXI_7))
                (portRef D2 (instanceRef XLXI_6))
                (portRef I (instanceRef Q2_OBUF_renamed_16))
              )
            )
            (net Q3_OBUF
              (joined
                (portRef Q (instanceRef XLXI_4))
                (portRef D3 (instanceRef XLXI_8))
                (portRef D2 (instanceRef XLXI_7))
                (portRef D1 (instanceRef XLXI_5))
                (portRef I (instanceRef Q3_OBUF_renamed_17))
              )
            )
            (net XLXN_40
              (joined
                (portRef I (instanceRef XLXI_20))
                (portRef J (instanceRef XLXI_1))
                (portRef O (instanceRef XLXI_5))
              )
            )
            (net XLXN_33
              (joined
                (portRef I (instanceRef XLXI_19))
                (portRef J (instanceRef XLXI_2))
                (portRef O (instanceRef XLXI_6))
              )
            )
            (net XLXN_34
              (joined
                (portRef I (instanceRef XLXI_17))
                (portRef J (instanceRef XLXI_3))
                (portRef O (instanceRef XLXI_7))
              )
            )
            (net XLXN_35
              (joined
                (portRef I (instanceRef XLXI_18))
                (portRef J (instanceRef XLXI_4))
                (portRef O (instanceRef XLXI_8))
              )
            )
            (net XLXN_39
              (joined
                (portRef O (instanceRef XLXI_20))
                (portRef K (instanceRef XLXI_1))
              )
            )
            (net XLXN_38
              (joined
                (portRef O (instanceRef XLXI_19))
                (portRef K (instanceRef XLXI_2))
              )
            )
            (net XLXN_36
              (joined
                (portRef O (instanceRef XLXI_17))
                (portRef K (instanceRef XLXI_3))
              )
            )
            (net XLXN_37
              (joined
                (portRef O (instanceRef XLXI_18))
                (portRef K (instanceRef XLXI_4))
              )
            )
            (net XLXN_76
              (joined
                (portRef G (instanceRef XLXI_21))
                (portRef CLR (instanceRef XLXI_4))
                (portRef CLR (instanceRef XLXI_3))
                (portRef CLR (instanceRef XLXI_2))
                (portRef CLR (instanceRef XLXI_1))
              )
            )
            (net XLXN_78
              (joined
                (portRef P (instanceRef XLXI_22))
                (portRef E (instanceRef XLXI_8))
                (portRef E (instanceRef XLXI_7))
                (portRef E (instanceRef XLXI_6))
                (portRef E (instanceRef XLXI_5))
              )
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_BUFGP_renamed_18))
              )
            )
            (net D0
              (joined
                (portRef D0)
                (portRef I (instanceRef D0_IBUF_renamed_8))
              )
            )
            (net D1
              (joined
                (portRef D1)
                (portRef I (instanceRef D1_IBUF_renamed_9))
              )
            )
            (net D2
              (joined
                (portRef D2)
                (portRef I (instanceRef D2_IBUF_renamed_10))
              )
            )
            (net D3
              (joined
                (portRef D3)
                (portRef I (instanceRef D3_IBUF_renamed_11))
              )
            )
            (net S0
              (joined
                (portRef S0)
                (portRef I (instanceRef S0_IBUF_renamed_12))
              )
            )
            (net S1
              (joined
                (portRef S1)
                (portRef I (instanceRef S1_IBUF_renamed_13))
              )
            )
            (net Q0
              (joined
                (portRef Q0)
                (portRef O (instanceRef Q0_OBUF_renamed_14))
              )
            )
            (net Q1
              (joined
                (portRef Q1)
                (portRef O (instanceRef Q1_OBUF_renamed_15))
              )
            )
            (net Q2
              (joined
                (portRef Q2)
                (portRef O (instanceRef Q2_OBUF_renamed_16))
              )
            )
            (net Q3
              (joined
                (portRef Q3)
                (portRef O (instanceRef Q3_OBUF_renamed_17))
              )
            )
          )
      )
    )
  )

  (design BitShiftRegParalle
    (cellRef BitShiftRegParalle
      (libraryRef BitShiftRegParalle_lib)
    )
    (property PART (string "xc7z010-3-clg400") (owner "Xilinx"))
  )
)

