\hypertarget{structXdmacChid}{}\section{Xdmac\+Chid Struct Reference}
\label{structXdmacChid}\index{XdmacChid@{XdmacChid}}


\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+xdmac.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structXdmacChid_a48370215d81bb27c628d2e6bb980d979}\label{structXdmacChid_a48370215d81bb27c628d2e6bb980d979}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a48370215d81bb27c628d2e6bb980d979}{X\+D\+M\+A\+C\+\_\+\+C\+IE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x0) Channel Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a2a3b070b9623b9b21460f4daf2de232a}\label{structXdmacChid_a2a3b070b9623b9b21460f4daf2de232a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a2a3b070b9623b9b21460f4daf2de232a}{X\+D\+M\+A\+C\+\_\+\+C\+ID}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x4) Channel Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a5a8ac8e72fa0ea26b697c70ff4338c22}\label{structXdmacChid_a5a8ac8e72fa0ea26b697c70ff4338c22}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a5a8ac8e72fa0ea26b697c70ff4338c22}{X\+D\+M\+A\+C\+\_\+\+C\+IM}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x8) Channel Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a5105999966c7ec3deb32f942088364ee}\label{structXdmacChid_a5105999966c7ec3deb32f942088364ee}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a5105999966c7ec3deb32f942088364ee}{X\+D\+M\+A\+C\+\_\+\+C\+IS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0xC) Channel Interrupt Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_ac8ee344a687cdd63e85b77b9ed48d9bc}\label{structXdmacChid_ac8ee344a687cdd63e85b77b9ed48d9bc}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_ac8ee344a687cdd63e85b77b9ed48d9bc}{X\+D\+M\+A\+C\+\_\+\+C\+SA}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x10) Channel Source Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_ab8fec84591862c9c18a34b7f6948a48c}\label{structXdmacChid_ab8fec84591862c9c18a34b7f6948a48c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_ab8fec84591862c9c18a34b7f6948a48c}{X\+D\+M\+A\+C\+\_\+\+C\+DA}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x14) Channel Destination Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_aedf874eb46f9e7ed0f6a45f41709140a}\label{structXdmacChid_aedf874eb46f9e7ed0f6a45f41709140a}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_aedf874eb46f9e7ed0f6a45f41709140a}{X\+D\+M\+A\+C\+\_\+\+C\+N\+DA}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x18) Channel Next Descriptor Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_ab6a8a3cc36aa7c26bd124fea6c26ee41}\label{structXdmacChid_ab6a8a3cc36aa7c26bd124fea6c26ee41}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_ab6a8a3cc36aa7c26bd124fea6c26ee41}{X\+D\+M\+A\+C\+\_\+\+C\+N\+DC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x1C) Channel Next Descriptor Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a769a4033d99e6a45b5b9e560d3e77f17}\label{structXdmacChid_a769a4033d99e6a45b5b9e560d3e77f17}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a769a4033d99e6a45b5b9e560d3e77f17}{X\+D\+M\+A\+C\+\_\+\+C\+U\+BC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x20) Channel Microblock Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a986a84a9ee00d34c1d74b04ee725b611}\label{structXdmacChid_a986a84a9ee00d34c1d74b04ee725b611}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a986a84a9ee00d34c1d74b04ee725b611}{X\+D\+M\+A\+C\+\_\+\+C\+BC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x24) Channel Block Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a40e50c30b41f380d7785357798c24064}\label{structXdmacChid_a40e50c30b41f380d7785357798c24064}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a40e50c30b41f380d7785357798c24064}{X\+D\+M\+A\+C\+\_\+\+CC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x28) Channel Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a047398a3a0794fece968f282f45b636f}\label{structXdmacChid_a047398a3a0794fece968f282f45b636f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a047398a3a0794fece968f282f45b636f}{X\+D\+M\+A\+C\+\_\+\+C\+D\+S\+\_\+\+M\+SP}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x2C) Channel Data Stride Memory Set Pattern \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a7e06f0350dc8af037da55c2a3ea20802}\label{structXdmacChid_a7e06f0350dc8af037da55c2a3ea20802}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a7e06f0350dc8af037da55c2a3ea20802}{X\+D\+M\+A\+C\+\_\+\+C\+S\+US}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x30) Channel Source Microblock Stride \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a9cf9094ee6fa6d8ca235dc5b019df206}\label{structXdmacChid_a9cf9094ee6fa6d8ca235dc5b019df206}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structXdmacChid_a9cf9094ee6fa6d8ca235dc5b019df206}{X\+D\+M\+A\+C\+\_\+\+C\+D\+US}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} Offset\+: 0x34) Channel Destination Microblock Stride \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structXdmacChid_a9fb5755e961817b39ce1674372fb6173}\label{structXdmacChid_a9fb5755e961817b39ce1674372fb6173}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structXdmacChid}{Xdmac\+Chid}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+xdmac.\+h\end{DoxyCompactItemize}
