## Paper List
- [x] 2020 DAVE: Deriving Automatically Verilog from English
- [x] 2022 Benchmarking Large Language Models for Automated Verilog RTL Code Generation
- [x] 2023 VeriGen: A Large Language Models for Verilog Code Generation
- [ ] 2025 VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification
- [ ] 2024 **ICML** BetterV: Controlled Verilog Generation with Discriminative Guidance
- [ ] 2024 MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
- [ ] 2023 Chip-Chat: Challenges and Opportunities in Conversational Hardware Design
- [ ] 2025 CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization