{"metadata":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"ringletExpanderFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":", "},{"kind":"externalParam","text":"in"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"extendedModule":"VHDLParsing","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLGenerator"}],"role":"symbol","title":"init(ringletExpanderFor:in:)","symbolKind":"init","roleHeading":"Initializer","externalID":"s:11VHDLParsing8VHDLFileV13VHDLGeneratorE18ringletExpanderFor2inACSg12VHDLMachines5StateV_xtcAH24MachineVHDLRepresentableRzlufc"},"hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(ringletExpanderFor:in:)"},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"ringletExpanderFor","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"state","kind":"internalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines5StateV","text":"State","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"representation","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"where","kind":"keyword"},{"text":" ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","text":"MachineVHDLRepresentable","kind":"typeIdentifier"}]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"content":[{"inlineContent":[{"type":"text","text":"The state to create the ringlet expander for."}],"type":"paragraph"}],"name":"state"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The machine representation to use."}]}],"name":"representation"}]}],"variants":[{"paths":["\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(ringletexpanderfor:in:)"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","abstract":[{"type":"text","text":"Create a ringlet expander for a state."}],"sections":[],"references":{"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(ringletExpanderFor:in:)":{"type":"topic","kind":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(ringletExpanderFor:in:)","title":"init(ringletExpanderFor:in:)","abstract":[{"text":"Create a ringlet expander for a state.","type":"text"}],"role":"symbol","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(ringletexpanderfor:in:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"ringletExpanderFor","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines5StateV","text":"State","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile":{"title":"VHDLFile","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add verifiable initialisers.","type":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile"}}}