INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2_2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_2b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/parity_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out0' is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
