digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: System";
shape=box;
style="rounded, filled";
tooltip="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;2147483648:4294967296 36507222016:68719476736 584115552256:1099511627776&#10;\memories&#61;system.mem_ctrls00.dram system.mem_ctrls01.dram system.mem_ctrls02.dram system.mem_ctrls03.dram system.mem_ctrls04.dram system.mem_ctrls05.dram system.mem_ctrls06.dram system.mem_ctrls07.dram system.mem_ctrls08.dram system.mem_ctrls09.dram system.mem_ctrls10.dram system.mem_ctrls11.dram&#10;\mmap_using_noreserve&#61;true&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;system.workload";
subgraph cluster_system_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: StubWorkload";
shape=box;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\entry&#61;0&#10;\eventq_index&#61;0&#10;\remote_gdb_port&#61;#7000&#10;\wait_for_remote_gdb&#61;false";
}

subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=box;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;system.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_system_cpu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_cpu_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_cpu_l1bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l1bus \n: L1XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.l1bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.cpu.l1bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_cpu_l1bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_cpu_l1bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_l1bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_cpu_l1bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_l2bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2bus \n: L2XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.l2bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.cpu.l2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_cpu_l2bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_cpu_l2bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_l2bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_cpu_l2bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_icache {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
system_cpu_icache_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_cpu_icache_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_icache_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;system.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.tags.power_state&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_system_cpu_icache_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_system_cpu_icache_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_icache_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_icache_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_dcache {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
system_cpu_dcache_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_cpu_dcache_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_dcache_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;system.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.tags.power_state&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_system_cpu_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_system_cpu_dcache_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_dcache_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_dcache_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_l2cache {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2cache \n: L2Cache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;20&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.l2cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.cpu.l2cache.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;131072&#10;\system&#61;system&#10;\tag_latency&#61;20&#10;\tags&#61;system.cpu.l2cache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
system_cpu_l2cache_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_cpu_l2cache_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_l2cache_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;system.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.l2cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.l2cache.tags.power_state&#10;\replacement_policy&#61;system.cpu.l2cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;131072&#10;\system&#61;system&#10;\tag_latency&#61;20&#10;\warmup_percentage&#61;0";
subgraph cluster_system_cpu_l2cache_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;131072";
}

subgraph cluster_system_cpu_l2cache_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_l2cache_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_l2cache_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_dma_devices0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dma_devices0 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.dma_devices0.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.dma_devices0.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_dma_devices0_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_dma_devices0_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_dma_devices0_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
}

}

subgraph cluster_system_dma_devices1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dma_devices1 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.dma_devices1.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.dma_devices1.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_dma_devices1_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_dma_devices1_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_dma_devices1_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
}

}

subgraph cluster_system_dma_devices2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dma_devices2 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.dma_devices2.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.dma_devices2.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_dma_devices2_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_dma_devices2_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_dma_devices2_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
}

}

subgraph cluster_system_dma_devices3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dma_devices3 \n: PyTrafficGen";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.dma_devices3.clk_domain&#10;\cpu_id&#61;-1&#10;\elastic_req&#61;false&#10;\eventq_index&#61;0&#10;\max_outstanding_reqs&#61;0&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.dma_devices3.power_state&#10;\progress_check&#61;1000000000&#10;\sids&#61;&#10;\socket_id&#61;0&#10;\ssids&#61;&#10;\stream_gen&#61;none&#10;\system&#61;system";
system_dma_devices3_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_dma_devices3_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_dma_devices3_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
}

}

subgraph cluster_system_comm_monitor_dma_devices0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="comm_monitor_dma_devices0 \n: CommMonitor";
shape=box;
style="rounded, filled";
tooltip="bandwidth_bins&#61;20&#10;\burst_length_bins&#61;20&#10;\disable_addr_dists&#61;true&#10;\disable_bandwidth_hists&#61;false&#10;\disable_burst_length_hists&#61;false&#10;\disable_itt_dists&#61;false&#10;\disable_latency_hists&#61;false&#10;\disable_outstanding_hists&#61;false&#10;\disable_transaction_hists&#61;false&#10;\eventq_index&#61;0&#10;\itt_bins&#61;20&#10;\itt_max_bin&#61;100000&#10;\latency_bins&#61;20&#10;\outstanding_bins&#61;20&#10;\read_addr_mask&#61;18446744073709551615&#10;\sample_period&#61;1000000000&#10;\system&#61;system&#10;\transaction_bins&#61;20&#10;\write_addr_mask&#61;18446744073709551615";
system_comm_monitor_dma_devices0_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
system_comm_monitor_dma_devices0_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
}

subgraph cluster_system_comm_monitor_dma_devices1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="comm_monitor_dma_devices1 \n: CommMonitor";
shape=box;
style="rounded, filled";
tooltip="bandwidth_bins&#61;20&#10;\burst_length_bins&#61;20&#10;\disable_addr_dists&#61;true&#10;\disable_bandwidth_hists&#61;false&#10;\disable_burst_length_hists&#61;false&#10;\disable_itt_dists&#61;false&#10;\disable_latency_hists&#61;false&#10;\disable_outstanding_hists&#61;false&#10;\disable_transaction_hists&#61;false&#10;\eventq_index&#61;0&#10;\itt_bins&#61;20&#10;\itt_max_bin&#61;100000&#10;\latency_bins&#61;20&#10;\outstanding_bins&#61;20&#10;\read_addr_mask&#61;18446744073709551615&#10;\sample_period&#61;1000000000&#10;\system&#61;system&#10;\transaction_bins&#61;20&#10;\write_addr_mask&#61;18446744073709551615";
system_comm_monitor_dma_devices1_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
system_comm_monitor_dma_devices1_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
}

subgraph cluster_system_comm_monitor_dma_devices2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="comm_monitor_dma_devices2 \n: CommMonitor";
shape=box;
style="rounded, filled";
tooltip="bandwidth_bins&#61;20&#10;\burst_length_bins&#61;20&#10;\disable_addr_dists&#61;true&#10;\disable_bandwidth_hists&#61;false&#10;\disable_burst_length_hists&#61;false&#10;\disable_itt_dists&#61;false&#10;\disable_latency_hists&#61;false&#10;\disable_outstanding_hists&#61;false&#10;\disable_transaction_hists&#61;false&#10;\eventq_index&#61;0&#10;\itt_bins&#61;20&#10;\itt_max_bin&#61;100000&#10;\latency_bins&#61;20&#10;\outstanding_bins&#61;20&#10;\read_addr_mask&#61;18446744073709551615&#10;\sample_period&#61;1000000000&#10;\system&#61;system&#10;\transaction_bins&#61;20&#10;\write_addr_mask&#61;18446744073709551615";
system_comm_monitor_dma_devices2_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
system_comm_monitor_dma_devices2_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
}

subgraph cluster_system_comm_monitor_dma_devices3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="comm_monitor_dma_devices3 \n: CommMonitor";
shape=box;
style="rounded, filled";
tooltip="bandwidth_bins&#61;20&#10;\burst_length_bins&#61;20&#10;\disable_addr_dists&#61;true&#10;\disable_bandwidth_hists&#61;false&#10;\disable_burst_length_hists&#61;false&#10;\disable_itt_dists&#61;false&#10;\disable_latency_hists&#61;false&#10;\disable_outstanding_hists&#61;false&#10;\disable_transaction_hists&#61;false&#10;\eventq_index&#61;0&#10;\itt_bins&#61;20&#10;\itt_max_bin&#61;100000&#10;\latency_bins&#61;20&#10;\outstanding_bins&#61;20&#10;\read_addr_mask&#61;18446744073709551615&#10;\sample_period&#61;1000000000&#10;\system&#61;system&#10;\transaction_bins&#61;20&#10;\write_addr_mask&#61;18446744073709551615";
system_comm_monitor_dma_devices3_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
system_comm_monitor_dma_devices3_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
}

subgraph cluster_system_l3bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l3bus \n: L3XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.l3bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.l3bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_l3bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_l3bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_l3bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_l3bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_l3cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l3cache \n: L3Cache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;32&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;32&#10;\power_model&#61;&#10;\power_state&#61;system.l3cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.l3cache.replacement_policy&#10;\response_latency&#61;32&#10;\sequential_access&#61;false&#10;\size&#61;2097152&#10;\system&#61;system&#10;\tag_latency&#61;32&#10;\tags&#61;system.l3cache.tags&#10;\tgts_per_mshr&#61;24&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;false";
system_l3cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_l3cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_l3cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\block_size&#61;64&#10;\clk_domain&#61;system.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.l3cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;system.l3cache.tags.power_state&#10;\replacement_policy&#61;system.l3cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;2097152&#10;\system&#61;system&#10;\tag_latency&#61;32&#10;\warmup_percentage&#61;0";
subgraph cluster_system_l3cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;2097152";
}

subgraph cluster_system_l3cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_l3cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_l3cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: SystemXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16";
system_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrls00 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls00 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls00.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls00.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls00_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls00_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls00_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls00.dram.power_state&#10;\range&#61;2147483648:4294967296:0:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls00_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls01 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls01 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls01.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls01.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls01_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls01_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls01_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls01.dram.power_state&#10;\range&#61;36507222016:68719476736:0:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls01_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls02 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls02 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls02.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls02.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls02_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls02_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls02_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls02.dram.power_state&#10;\range&#61;584115552256:1099511627776:0:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls02_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls03 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls03 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls03.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls03.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls03_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls03_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls03_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls03.dram.power_state&#10;\range&#61;2147483648:4294967296:1:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls03_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls04 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls04 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls04.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls04.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls04_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls04_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls04_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls04.dram.power_state&#10;\range&#61;36507222016:68719476736:1:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls04_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls05 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls05 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls05.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls05.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls05_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls05_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls05_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls05.dram.power_state&#10;\range&#61;584115552256:1099511627776:1:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls05_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls06 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls06 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls06.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls06.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls06_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls06_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls06_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls06.dram.power_state&#10;\range&#61;2147483648:4294967296:2:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls06_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls07 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls07 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls07.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls07.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls07_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls07_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls07_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls07.dram.power_state&#10;\range&#61;36507222016:68719476736:2:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls07_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls08 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls08 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls08.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls08.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls08_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls08_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls08_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls08.dram.power_state&#10;\range&#61;584115552256:1099511627776:2:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls08_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls09 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls09 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls09.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls09.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls09_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls09_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls09_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls09.dram.power_state&#10;\range&#61;2147483648:4294967296:3:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls09_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls10 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls10 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls10.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls10.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls10_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls10_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls10_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls10.dram.power_state&#10;\range&#61;36507222016:68719476736:3:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls10_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_mem_ctrls11 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls11 \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls11.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls11.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls11_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls11_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls11_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR5_4400_4x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.122&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.092&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.088&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.14200000000000002&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.14&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.53&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.47900000000000004&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.277&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.10200000000000001&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.1&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;8&#10;\banks_per_rank&#61;32&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;16&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;256&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls11.dram.power_state&#10;\range&#61;584115552256:1099511627776:3:1048640:2097280&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;454&#10;\tBURST&#61;3632&#10;\tBURST_MAX&#61;3632&#10;\tBURST_MIN&#61;3632&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;454&#10;\tCL&#61;14545&#10;\tCS&#61;1000&#10;\tCWL&#61;13637&#10;\tPPD&#61;908&#10;\tRAS&#61;32000&#10;\tRCD&#61;14545&#10;\tRCD_WR&#61;14545&#10;\tREFI&#61;3900000&#10;\tRFC&#61;295000&#10;\tRP&#61;14545&#10;\tRRD&#61;3632&#10;\tRRD_L&#61;5000&#10;\tRTP&#61;7500&#10;\tRTW&#61;2497&#10;\tWR&#61;30000&#10;\tWTR&#61;16137&#10;\tWTR_L&#61;23637&#10;\tXAW&#61;14545&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;295000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls11_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_crossbars0 {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="crossbars0 \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.crossbars0.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_crossbars0_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_crossbars0_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_crossbars0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_crossbars1 {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="crossbars1 \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.crossbars1.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_crossbars1_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_crossbars1_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_crossbars1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_crossbars2 {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="crossbars2 \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.crossbars2.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_crossbars2_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_crossbars2_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_crossbars2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_crossbars3 {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="crossbars3 \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.crossbars3.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_crossbars3_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_crossbars3_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_crossbars3_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;1111&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
}

}

}

system_cpu_port -> system_cpu_l1bus_cpu_side_ports  [dir=forward];
system_cpu_l1bus_mem_side_ports -> system_cpu_icache_cpu_side  [dir=forward];
system_cpu_l1bus_mem_side_ports -> system_cpu_dcache_cpu_side  [dir=forward];
system_cpu_l2bus_cpu_side_ports -> system_cpu_icache_mem_side  [dir=back];
system_cpu_l2bus_cpu_side_ports -> system_cpu_dcache_mem_side  [dir=back];
system_cpu_l2cache_cpu_side -> system_cpu_l2bus_mem_side_ports  [dir=back];
system_dma_devices0_port -> system_comm_monitor_dma_devices0_cpu_side_port  [dir=forward];
system_dma_devices1_port -> system_comm_monitor_dma_devices1_cpu_side_port  [dir=forward];
system_dma_devices2_port -> system_comm_monitor_dma_devices2_cpu_side_port  [dir=forward];
system_dma_devices3_port -> system_comm_monitor_dma_devices3_cpu_side_port  [dir=forward];
system_l3bus_cpu_side_ports -> system_cpu_l2cache_mem_side  [dir=back];
system_l3cache_cpu_side -> system_l3bus_mem_side_ports  [dir=back];
system_membus_cpu_side_ports -> system_l3cache_mem_side  [dir=back];
system_membus_cpu_side_ports -> system_comm_monitor_dma_devices0_mem_side_port  [dir=back];
system_membus_cpu_side_ports -> system_comm_monitor_dma_devices1_mem_side_port  [dir=back];
system_membus_cpu_side_ports -> system_comm_monitor_dma_devices2_mem_side_port  [dir=back];
system_membus_cpu_side_ports -> system_comm_monitor_dma_devices3_mem_side_port  [dir=back];
system_membus_mem_side_ports -> system_crossbars0_cpu_side_ports  [dir=forward];
system_membus_mem_side_ports -> system_crossbars1_cpu_side_ports  [dir=forward];
system_membus_mem_side_ports -> system_crossbars2_cpu_side_ports  [dir=forward];
system_membus_mem_side_ports -> system_crossbars3_cpu_side_ports  [dir=forward];
system_mem_ctrls00_port -> system_crossbars0_mem_side_ports  [dir=back];
system_mem_ctrls01_port -> system_crossbars0_mem_side_ports  [dir=back];
system_mem_ctrls02_port -> system_crossbars0_mem_side_ports  [dir=back];
system_mem_ctrls03_port -> system_crossbars1_mem_side_ports  [dir=back];
system_mem_ctrls04_port -> system_crossbars1_mem_side_ports  [dir=back];
system_mem_ctrls05_port -> system_crossbars1_mem_side_ports  [dir=back];
system_mem_ctrls06_port -> system_crossbars2_mem_side_ports  [dir=back];
system_mem_ctrls07_port -> system_crossbars2_mem_side_ports  [dir=back];
system_mem_ctrls08_port -> system_crossbars2_mem_side_ports  [dir=back];
system_mem_ctrls09_port -> system_crossbars3_mem_side_ports  [dir=back];
system_mem_ctrls10_port -> system_crossbars3_mem_side_ports  [dir=back];
system_mem_ctrls11_port -> system_crossbars3_mem_side_ports  [dir=back];
}
