
/* Copyright (c) 2014, Linear Technology Corp.(LTC)
All rights reserved.

Linear Technology Confidential - For Customer Use Only

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */


#ifndef LTC2937_REG_DEFS_H_
#define LTC2937_REG_DEFS_H_

#define LTC2937_ADDR_44 0x44
/* CommandCode: WRITE_PROTECTION_CMD */
/* Contains lock key code and lock bit to prevent accidental changes.  */
/* Contains Bit Fields
 *    DEVICE_KEY -  Must match against programmed word to change lock bit.
 *    HW_LOCK_BIT -  State of external WP Input. No register writes are possible when locked.
 *    SW_LOCK_BIT -  Write lock bit. No register writes are possible when locked.
*/
#define LTC2937_WRITE_PROTECTION_CMD 0
#define LTC2937_DEVICE_KEY_SUBADDR LTC2937_WRITE_PROTECTION_CMD
#define LTC2937_DEVICE_KEY_SIZE 14
#define LTC2937_DEVICE_KEY_OFFSET 2
#define LTC2937_DEVICE_KEY_MSK 65532
#define LTC2937_DEVICE_KEY (LTC2937_DEVICE_KEY_OFFSET << 12 | LTC2937_DEVICE_KEY_SIZE << 8 | LTC2937_DEVICE_KEY_SUBADDR)
#define LTC2937_DEVICE_KEY_PRESET_DEFAULT 3754
#define LTC2937_HW_LOCK_BIT_SUBADDR LTC2937_WRITE_PROTECTION_CMD
#define LTC2937_HW_LOCK_BIT_SIZE 1
#define LTC2937_HW_LOCK_BIT_OFFSET 1
#define LTC2937_HW_LOCK_BIT_MSK 2
#define LTC2937_HW_LOCK_BIT (LTC2937_HW_LOCK_BIT_OFFSET << 12 | LTC2937_HW_LOCK_BIT_SIZE << 8 | LTC2937_HW_LOCK_BIT_SUBADDR)
#define LTC2937_HW_LOCK_BIT_PRESET_UNLOCKED 0
#define LTC2937_HW_LOCK_BIT_PRESET_LOCKED 1
#define LTC2937_SW_LOCK_BIT_SUBADDR LTC2937_WRITE_PROTECTION_CMD
#define LTC2937_SW_LOCK_BIT_SIZE 1
#define LTC2937_SW_LOCK_BIT_OFFSET 0
#define LTC2937_SW_LOCK_BIT_MSK 1
#define LTC2937_SW_LOCK_BIT (LTC2937_SW_LOCK_BIT_OFFSET << 12 | LTC2937_SW_LOCK_BIT_SIZE << 8 | LTC2937_SW_LOCK_BIT_SUBADDR)
#define LTC2937_SW_LOCK_BIT_PRESET_UNLOCKED 0
#define LTC2937_SW_LOCK_BIT_PRESET_LOCKED 1

/* CommandCode: SPECIAL_LOT_CMD */
/* Contains Bit Fields
 *    SPECIAL_LOT -  Returns two bytes indicating a factory special lot number. Users may over write the register with their own information.
*/
#define LTC2937_SPECIAL_LOT_CMD 1
#define LTC2937_SPECIAL_LOT_SUBADDR LTC2937_SPECIAL_LOT_CMD
#define LTC2937_SPECIAL_LOT_SIZE 16
#define LTC2937_SPECIAL_LOT_OFFSET 0
#define LTC2937_SPECIAL_LOT_MSK 65535
#define LTC2937_SPECIAL_LOT (LTC2937_SPECIAL_LOT_OFFSET << 12 | LTC2937_SPECIAL_LOT_SIZE << 8 | LTC2937_SPECIAL_LOT_SUBADDR)

/* CommandCode: ON_OFF_CONTROL_CMD */
/* Configures the combination of ON input and/or I2C inputs needed to control sequencing. Also, activates margin mode of operation. */
/* Contains Bit Fields
 *    ON_STATE -  Internal ON status
 *    I2C_MARGIN -  RSTB disable
 *    DISCHARGE_START -  Require or Not Require that all sequenced Voltage Monitor Channels are discharged below their thresholds before sequencing up.
 *    I2C_ON_OFF -  Software/I2C controlled Sequencing.
 *    I2C_ON_OFF_MASK -  serial bus on_off control mask
 *    ON_INPUT_MASK -  Determines how part responds to the ON input. ONPINIGNORE, part ignores the ON input. ONPINLISTEN, part requires the ON input to sequence.
 *    ON_POLARITY -  Determines polarity of the ON Input. ACTIVEHIGH = Pull ON high to sequence up. ACTIVELOW = Pull ON low to sequence up.
 *    SEQ_DOWN_QUAL -  Selects Time or Event based Sequence Down.
*/
#define LTC2937_ON_OFF_CONTROL_CMD 2
#define LTC2937_ON_STATE_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_ON_STATE_SIZE 1
#define LTC2937_ON_STATE_OFFSET 7
#define LTC2937_ON_STATE_MSK 128
#define LTC2937_ON_STATE (LTC2937_ON_STATE_OFFSET << 12 | LTC2937_ON_STATE_SIZE << 8 | LTC2937_ON_STATE_SUBADDR)
#define LTC2937_ON_STATE_PRESET_INTERNAL_ON_LOW 0
#define LTC2937_ON_STATE_PRESET_INTERNAL_ON_HIGH 1
#define LTC2937_I2C_MARGIN_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_I2C_MARGIN_SIZE 1
#define LTC2937_I2C_MARGIN_OFFSET 6
#define LTC2937_I2C_MARGIN_MSK 64
#define LTC2937_I2C_MARGIN (LTC2937_I2C_MARGIN_OFFSET << 12 | LTC2937_I2C_MARGIN_SIZE << 8 | LTC2937_I2C_MARGIN_SUBADDR)
#define LTC2937_I2C_MARGIN_PRESET_RSTB_OPERATES_NORMALLY 0
#define LTC2937_I2C_MARGIN_PRESET_RSTB_PULLS_HIGH 1
#define LTC2937_DISCHARGE_START_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_DISCHARGE_START_SIZE 1
#define LTC2937_DISCHARGE_START_OFFSET 5
#define LTC2937_DISCHARGE_START_MSK 32
#define LTC2937_DISCHARGE_START (LTC2937_DISCHARGE_START_OFFSET << 12 | LTC2937_DISCHARGE_START_SIZE << 8 | LTC2937_DISCHARGE_START_SUBADDR)
#define LTC2937_DISCHARGE_START_PRESET_DISCHARGE_NOT_REQUIRED 0
#define LTC2937_DISCHARGE_START_PRESET_DISCHARGE_REQUIRED 1
#define LTC2937_I2C_ON_OFF_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_I2C_ON_OFF_SIZE 1
#define LTC2937_I2C_ON_OFF_OFFSET 4
#define LTC2937_I2C_ON_OFF_MSK 16
#define LTC2937_I2C_ON_OFF (LTC2937_I2C_ON_OFF_OFFSET << 12 | LTC2937_I2C_ON_OFF_SIZE << 8 | LTC2937_I2C_ON_OFF_SUBADDR)
#define LTC2937_I2C_ON_OFF_PRESET_SEQUENCE_DOWN 0
#define LTC2937_I2C_ON_OFF_PRESET_SEQUENCE_UP 1
#define LTC2937_I2C_ON_OFF_MASK_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_I2C_ON_OFF_MASK_SIZE 1
#define LTC2937_I2C_ON_OFF_MASK_OFFSET 3
#define LTC2937_I2C_ON_OFF_MASK_MSK 8
#define LTC2937_I2C_ON_OFF_MASK (LTC2937_I2C_ON_OFF_MASK_OFFSET << 12 | LTC2937_I2C_ON_OFF_MASK_SIZE << 8 | LTC2937_I2C_ON_OFF_MASK_SUBADDR)
#define LTC2937_I2C_ON_OFF_MASK_PRESET_I2C_IGNORE 0
#define LTC2937_I2C_ON_OFF_MASK_PRESET_I2C_LISTEN 1
#define LTC2937_ON_INPUT_MASK_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_ON_INPUT_MASK_SIZE 1
#define LTC2937_ON_INPUT_MASK_OFFSET 2
#define LTC2937_ON_INPUT_MASK_MSK 4
#define LTC2937_ON_INPUT_MASK (LTC2937_ON_INPUT_MASK_OFFSET << 12 | LTC2937_ON_INPUT_MASK_SIZE << 8 | LTC2937_ON_INPUT_MASK_SUBADDR)
#define LTC2937_ON_INPUT_MASK_PRESET_ON_PIN_IGNORE 0
#define LTC2937_ON_INPUT_MASK_PRESET_ON_PIN_LISTEN 1
#define LTC2937_ON_POLARITY_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_ON_POLARITY_SIZE 1
#define LTC2937_ON_POLARITY_OFFSET 1
#define LTC2937_ON_POLARITY_MSK 2
#define LTC2937_ON_POLARITY (LTC2937_ON_POLARITY_OFFSET << 12 | LTC2937_ON_POLARITY_SIZE << 8 | LTC2937_ON_POLARITY_SUBADDR)
#define LTC2937_ON_POLARITY_PRESET_ACTIVE_HIGH 0
#define LTC2937_ON_POLARITY_PRESET_ACTIVE_LOW 1
#define LTC2937_SEQ_DOWN_QUAL_SUBADDR LTC2937_ON_OFF_CONTROL_CMD
#define LTC2937_SEQ_DOWN_QUAL_SIZE 1
#define LTC2937_SEQ_DOWN_QUAL_OFFSET 0
#define LTC2937_SEQ_DOWN_QUAL_MSK 1
#define LTC2937_SEQ_DOWN_QUAL (LTC2937_SEQ_DOWN_QUAL_OFFSET << 12 | LTC2937_SEQ_DOWN_QUAL_SIZE << 8 | LTC2937_SEQ_DOWN_QUAL_SUBADDR)
#define LTC2937_SEQ_DOWN_QUAL_PRESET_DISCHARGE_BASED 0
#define LTC2937_SEQ_DOWN_QUAL_PRESET_TIME_BASED 1

/* CommandCode: V_RANGE_CMD */
/* Contains Bit Fields
 *    V6_RANGE -  Monitor range setting for Voltage Monitor 6.
 *    V5_RANGE -  Monitor range setting for Voltage Monitor 5.
 *    V4_RANGE -  Monitor range setting for Voltage Monitor 4.
 *    V3_RANGE -  Monitor range setting for Voltage Monitor 3.
 *    V2_RANGE -  Monitor range setting for Voltage Monitor 2.
 *    V1_RANGE -  Monitor range setting for Voltage Monitor 1.
*/
#define LTC2937_V_RANGE_CMD 3
#define LTC2937_V6_RANGE_SUBADDR LTC2937_V_RANGE_CMD
#define LTC2937_V6_RANGE_SIZE 2
#define LTC2937_V6_RANGE_OFFSET 10
#define LTC2937_V6_RANGE_MSK 3072
#define LTC2937_V6_RANGE (LTC2937_V6_RANGE_OFFSET << 12 | LTC2937_V6_RANGE_SIZE << 8 | LTC2937_V6_RANGE_SUBADDR)
#define LTC2937_V6_RANGE_PRESET_HIGH_RANGE 0
#define LTC2937_V6_RANGE_PRESET_LOW_RANGE 1
#define LTC2937_V6_RANGE_PRESET_POSITIVE_ADJUSTABLE 2
#define LTC2937_V6_RANGE_PRESET_NEGATIVE_ADJUSTABLE 3
#define LTC2937_V5_RANGE_SUBADDR LTC2937_V_RANGE_CMD
#define LTC2937_V5_RANGE_SIZE 2
#define LTC2937_V5_RANGE_OFFSET 8
#define LTC2937_V5_RANGE_MSK 768
#define LTC2937_V5_RANGE (LTC2937_V5_RANGE_OFFSET << 12 | LTC2937_V5_RANGE_SIZE << 8 | LTC2937_V5_RANGE_SUBADDR)
#define LTC2937_V5_RANGE_PRESET_HIGH_RANGE 0
#define LTC2937_V5_RANGE_PRESET_LOW_RANGE 1
#define LTC2937_V5_RANGE_PRESET_POSITIVE_ADJUSTABLE 2
#define LTC2937_V5_RANGE_PRESET_NEGATIVE_ADJUSTABLE 3
#define LTC2937_V4_RANGE_SUBADDR LTC2937_V_RANGE_CMD
#define LTC2937_V4_RANGE_SIZE 2
#define LTC2937_V4_RANGE_OFFSET 6
#define LTC2937_V4_RANGE_MSK 192
#define LTC2937_V4_RANGE (LTC2937_V4_RANGE_OFFSET << 12 | LTC2937_V4_RANGE_SIZE << 8 | LTC2937_V4_RANGE_SUBADDR)
#define LTC2937_V4_RANGE_PRESET_HIGH_RANGE 0
#define LTC2937_V4_RANGE_PRESET_LOW_RANGE 1
#define LTC2937_V4_RANGE_PRESET_POSITIVE_ADJUSTABLE 2
#define LTC2937_V4_RANGE_PRESET_NEGATIVE_ADJUSTABLE 3
#define LTC2937_V3_RANGE_SUBADDR LTC2937_V_RANGE_CMD
#define LTC2937_V3_RANGE_SIZE 2
#define LTC2937_V3_RANGE_OFFSET 4
#define LTC2937_V3_RANGE_MSK 48
#define LTC2937_V3_RANGE (LTC2937_V3_RANGE_OFFSET << 12 | LTC2937_V3_RANGE_SIZE << 8 | LTC2937_V3_RANGE_SUBADDR)
#define LTC2937_V3_RANGE_PRESET_HIGH_RANGE 0
#define LTC2937_V3_RANGE_PRESET_LOW_RANGE 1
#define LTC2937_V3_RANGE_PRESET_POSITIVE_ADJUSTABLE 2
#define LTC2937_V3_RANGE_PRESET_NEGATIVE_ADJUSTABLE 3
#define LTC2937_V2_RANGE_SUBADDR LTC2937_V_RANGE_CMD
#define LTC2937_V2_RANGE_SIZE 2
#define LTC2937_V2_RANGE_OFFSET 2
#define LTC2937_V2_RANGE_MSK 12
#define LTC2937_V2_RANGE (LTC2937_V2_RANGE_OFFSET << 12 | LTC2937_V2_RANGE_SIZE << 8 | LTC2937_V2_RANGE_SUBADDR)
#define LTC2937_V2_RANGE_PRESET_HIGH_RANGE 0
#define LTC2937_V2_RANGE_PRESET_LOW_RANGE 1
#define LTC2937_V2_RANGE_PRESET_POSITIVE_ADJUSTABLE 2
#define LTC2937_V2_RANGE_PRESET_NEGATIVE_ADJUSTABLE 3
#define LTC2937_V1_RANGE_SUBADDR LTC2937_V_RANGE_CMD
#define LTC2937_V1_RANGE_SIZE 2
#define LTC2937_V1_RANGE_OFFSET 0
#define LTC2937_V1_RANGE_MSK 3
#define LTC2937_V1_RANGE (LTC2937_V1_RANGE_OFFSET << 12 | LTC2937_V1_RANGE_SIZE << 8 | LTC2937_V1_RANGE_SUBADDR)
#define LTC2937_V1_RANGE_PRESET_HIGH_RANGE 0
#define LTC2937_V1_RANGE_PRESET_LOW_RANGE 1
#define LTC2937_V1_RANGE_PRESET_POSITIVE_ADJUSTABLE 2
#define LTC2937_V1_RANGE_PRESET_NEGATIVE_ADJUSTABLE 3

/* CommandCode: V_THRESHOLD_1_CMD */
/* Contains Bit Fields
 *    OV_THRESHOLD_1 -  Specify V1 OV Threshold.
 *    UV_THRESHOLD_1 -  Specify V1 UV Threshold.
*/
#define LTC2937_V_THRESHOLD_1_CMD 4
#define LTC2937_OV_THRESHOLD_1_SUBADDR LTC2937_V_THRESHOLD_1_CMD
#define LTC2937_OV_THRESHOLD_1_SIZE 8
#define LTC2937_OV_THRESHOLD_1_OFFSET 8
#define LTC2937_OV_THRESHOLD_1_MSK 65280
#define LTC2937_OV_THRESHOLD_1 (LTC2937_OV_THRESHOLD_1_OFFSET << 12 | LTC2937_OV_THRESHOLD_1_SIZE << 8 | LTC2937_OV_THRESHOLD_1_SUBADDR)
#define LTC2937_UV_THRESHOLD_1_SUBADDR LTC2937_V_THRESHOLD_1_CMD
#define LTC2937_UV_THRESHOLD_1_SIZE 8
#define LTC2937_UV_THRESHOLD_1_OFFSET 0
#define LTC2937_UV_THRESHOLD_1_MSK 255
#define LTC2937_UV_THRESHOLD_1 (LTC2937_UV_THRESHOLD_1_OFFSET << 12 | LTC2937_UV_THRESHOLD_1_SIZE << 8 | LTC2937_UV_THRESHOLD_1_SUBADDR)

/* CommandCode: V_THRESHOLD_2_CMD */
/* Contains Bit Fields
 *    OV_THRESHOLD_2 -  Specify V2 OV Threshold.
 *    UV_THRESHOLD_2 -  Specify V2 UV Threshold.
*/
#define LTC2937_V_THRESHOLD_2_CMD 5
#define LTC2937_OV_THRESHOLD_2_SUBADDR LTC2937_V_THRESHOLD_2_CMD
#define LTC2937_OV_THRESHOLD_2_SIZE 8
#define LTC2937_OV_THRESHOLD_2_OFFSET 8
#define LTC2937_OV_THRESHOLD_2_MSK 65280
#define LTC2937_OV_THRESHOLD_2 (LTC2937_OV_THRESHOLD_2_OFFSET << 12 | LTC2937_OV_THRESHOLD_2_SIZE << 8 | LTC2937_OV_THRESHOLD_2_SUBADDR)
#define LTC2937_UV_THRESHOLD_2_SUBADDR LTC2937_V_THRESHOLD_2_CMD
#define LTC2937_UV_THRESHOLD_2_SIZE 8
#define LTC2937_UV_THRESHOLD_2_OFFSET 0
#define LTC2937_UV_THRESHOLD_2_MSK 255
#define LTC2937_UV_THRESHOLD_2 (LTC2937_UV_THRESHOLD_2_OFFSET << 12 | LTC2937_UV_THRESHOLD_2_SIZE << 8 | LTC2937_UV_THRESHOLD_2_SUBADDR)

/* CommandCode: V_THRESHOLD_3_CMD */
/* Contains Bit Fields
 *    OV_THRESHOLD_3 -  Specify V3 OV Threshold.
 *    UV_THRESHOLD_3 -  Specify V3 UV Threshold.
*/
#define LTC2937_V_THRESHOLD_3_CMD 6
#define LTC2937_OV_THRESHOLD_3_SUBADDR LTC2937_V_THRESHOLD_3_CMD
#define LTC2937_OV_THRESHOLD_3_SIZE 8
#define LTC2937_OV_THRESHOLD_3_OFFSET 8
#define LTC2937_OV_THRESHOLD_3_MSK 65280
#define LTC2937_OV_THRESHOLD_3 (LTC2937_OV_THRESHOLD_3_OFFSET << 12 | LTC2937_OV_THRESHOLD_3_SIZE << 8 | LTC2937_OV_THRESHOLD_3_SUBADDR)
#define LTC2937_UV_THRESHOLD_3_SUBADDR LTC2937_V_THRESHOLD_3_CMD
#define LTC2937_UV_THRESHOLD_3_SIZE 8
#define LTC2937_UV_THRESHOLD_3_OFFSET 0
#define LTC2937_UV_THRESHOLD_3_MSK 255
#define LTC2937_UV_THRESHOLD_3 (LTC2937_UV_THRESHOLD_3_OFFSET << 12 | LTC2937_UV_THRESHOLD_3_SIZE << 8 | LTC2937_UV_THRESHOLD_3_SUBADDR)

/* CommandCode: V_THRESHOLD_4_CMD */
/* Contains Bit Fields
 *    OV_THRESHOLD_4 -  Specify V4 OV Threshold.
 *    UV_THRESHOLD_4 -  Specify V4 UV Threshold.
*/
#define LTC2937_V_THRESHOLD_4_CMD 7
#define LTC2937_OV_THRESHOLD_4_SUBADDR LTC2937_V_THRESHOLD_4_CMD
#define LTC2937_OV_THRESHOLD_4_SIZE 8
#define LTC2937_OV_THRESHOLD_4_OFFSET 8
#define LTC2937_OV_THRESHOLD_4_MSK 65280
#define LTC2937_OV_THRESHOLD_4 (LTC2937_OV_THRESHOLD_4_OFFSET << 12 | LTC2937_OV_THRESHOLD_4_SIZE << 8 | LTC2937_OV_THRESHOLD_4_SUBADDR)
#define LTC2937_UV_THRESHOLD_4_SUBADDR LTC2937_V_THRESHOLD_4_CMD
#define LTC2937_UV_THRESHOLD_4_SIZE 8
#define LTC2937_UV_THRESHOLD_4_OFFSET 0
#define LTC2937_UV_THRESHOLD_4_MSK 255
#define LTC2937_UV_THRESHOLD_4 (LTC2937_UV_THRESHOLD_4_OFFSET << 12 | LTC2937_UV_THRESHOLD_4_SIZE << 8 | LTC2937_UV_THRESHOLD_4_SUBADDR)

/* CommandCode: V_THRESHOLD_5_CMD */
/* Contains Bit Fields
 *    OV_THRESHOLD_5 -  Specify V5 OV Threshold..
 *    UV_THRESHOLD_5 -  Specify V5 UV Threshold.
*/
#define LTC2937_V_THRESHOLD_5_CMD 8
#define LTC2937_OV_THRESHOLD_5_SUBADDR LTC2937_V_THRESHOLD_5_CMD
#define LTC2937_OV_THRESHOLD_5_SIZE 8
#define LTC2937_OV_THRESHOLD_5_OFFSET 8
#define LTC2937_OV_THRESHOLD_5_MSK 65280
#define LTC2937_OV_THRESHOLD_5 (LTC2937_OV_THRESHOLD_5_OFFSET << 12 | LTC2937_OV_THRESHOLD_5_SIZE << 8 | LTC2937_OV_THRESHOLD_5_SUBADDR)
#define LTC2937_UV_THRESHOLD_5_SUBADDR LTC2937_V_THRESHOLD_5_CMD
#define LTC2937_UV_THRESHOLD_5_SIZE 8
#define LTC2937_UV_THRESHOLD_5_OFFSET 0
#define LTC2937_UV_THRESHOLD_5_MSK 255
#define LTC2937_UV_THRESHOLD_5 (LTC2937_UV_THRESHOLD_5_OFFSET << 12 | LTC2937_UV_THRESHOLD_5_SIZE << 8 | LTC2937_UV_THRESHOLD_5_SUBADDR)

/* CommandCode: V_THRESHOLD_6_CMD */
/* Contains Bit Fields
 *    OV_THRESHOLD_6 -  Specify V6 OV Threshold.
 *    UV_THRESHOLD_6 -  Specify V6 UV Threshold.
*/
#define LTC2937_V_THRESHOLD_6_CMD 9
#define LTC2937_OV_THRESHOLD_6_SUBADDR LTC2937_V_THRESHOLD_6_CMD
#define LTC2937_OV_THRESHOLD_6_SIZE 8
#define LTC2937_OV_THRESHOLD_6_OFFSET 8
#define LTC2937_OV_THRESHOLD_6_MSK 65280
#define LTC2937_OV_THRESHOLD_6 (LTC2937_OV_THRESHOLD_6_OFFSET << 12 | LTC2937_OV_THRESHOLD_6_SIZE << 8 | LTC2937_OV_THRESHOLD_6_SUBADDR)
#define LTC2937_UV_THRESHOLD_6_SUBADDR LTC2937_V_THRESHOLD_6_CMD
#define LTC2937_UV_THRESHOLD_6_SIZE 8
#define LTC2937_UV_THRESHOLD_6_OFFSET 0
#define LTC2937_UV_THRESHOLD_6_MSK 255
#define LTC2937_UV_THRESHOLD_6 (LTC2937_UV_THRESHOLD_6_OFFSET << 12 | LTC2937_UV_THRESHOLD_6_SIZE << 8 | LTC2937_UV_THRESHOLD_6_SUBADDR)

/* CommandCode: TON_TIMERS_1_CMD */
/* Contains Bit Fields
 *    TON_MAX_1 -  Sets the maximum voltage monitor rise time for Channel 1.
 *    TON_DELAY_1 -  Sets time delay between the start of V1's selected sequence position and the release of EN1.
*/
#define LTC2937_TON_TIMERS_1_CMD 10
#define LTC2937_TON_MAX_1_SUBADDR LTC2937_TON_TIMERS_1_CMD
#define LTC2937_TON_MAX_1_SIZE 3
#define LTC2937_TON_MAX_1_OFFSET 13
#define LTC2937_TON_MAX_1_MSK 57344
#define LTC2937_TON_MAX_1 (LTC2937_TON_MAX_1_OFFSET << 12 | LTC2937_TON_MAX_1_SIZE << 8 | LTC2937_TON_MAX_1_SUBADDR)
#define LTC2937_TON_MAX_1_PRESET_INFINITY 0
#define LTC2937_TON_MAX_1_PRESET_160US 1
#define LTC2937_TON_MAX_1_PRESET_640US 2
#define LTC2937_TON_MAX_1_PRESET_2_6MS 3
#define LTC2937_TON_MAX_1_PRESET_10_2MS 4
#define LTC2937_TON_MAX_1_PRESET_41MS 5
#define LTC2937_TON_MAX_1_PRESET_164MS 6
#define LTC2937_TON_MAX_1_PRESET_655MS 7
#define LTC2937_TON_DELAY_1_SUBADDR LTC2937_TON_TIMERS_1_CMD
#define LTC2937_TON_DELAY_1_SIZE 13
#define LTC2937_TON_DELAY_1_OFFSET 0
#define LTC2937_TON_DELAY_1_MSK 8191
#define LTC2937_TON_DELAY_1 (LTC2937_TON_DELAY_1_OFFSET << 12 | LTC2937_TON_DELAY_1_SIZE << 8 | LTC2937_TON_DELAY_1_SUBADDR)

/* CommandCode: TON_TIMERS_2_CMD */
/* Contains Bit Fields
 *    TON_MAX_2 -  Sets the maximum voltage monitor rise time for Channel 2.
 *    TON_DELAY_2 -  Sets time delay between the start of V2's selected sequence position and the release of EN2.
*/
#define LTC2937_TON_TIMERS_2_CMD 11
#define LTC2937_TON_MAX_2_SUBADDR LTC2937_TON_TIMERS_2_CMD
#define LTC2937_TON_MAX_2_SIZE 3
#define LTC2937_TON_MAX_2_OFFSET 13
#define LTC2937_TON_MAX_2_MSK 57344
#define LTC2937_TON_MAX_2 (LTC2937_TON_MAX_2_OFFSET << 12 | LTC2937_TON_MAX_2_SIZE << 8 | LTC2937_TON_MAX_2_SUBADDR)
#define LTC2937_TON_MAX_2_PRESET_INFINITY 0
#define LTC2937_TON_MAX_2_PRESET_160US 1
#define LTC2937_TON_MAX_2_PRESET_640US 2
#define LTC2937_TON_MAX_2_PRESET_2_6MS 3
#define LTC2937_TON_MAX_2_PRESET_10_2MS 4
#define LTC2937_TON_MAX_2_PRESET_41MS 5
#define LTC2937_TON_MAX_2_PRESET_164MS 6
#define LTC2937_TON_MAX_2_PRESET_655MS 7
#define LTC2937_TON_DELAY_2_SUBADDR LTC2937_TON_TIMERS_2_CMD
#define LTC2937_TON_DELAY_2_SIZE 13
#define LTC2937_TON_DELAY_2_OFFSET 0
#define LTC2937_TON_DELAY_2_MSK 8191
#define LTC2937_TON_DELAY_2 (LTC2937_TON_DELAY_2_OFFSET << 12 | LTC2937_TON_DELAY_2_SIZE << 8 | LTC2937_TON_DELAY_2_SUBADDR)

/* CommandCode: TON_TIMERS_3_CMD */
/* Contains Bit Fields
 *    TON_MAX_3 -  Sets the maximum voltage monitor rise time for Channel 3.
 *    TON_DELAY_3 -  Sets time delay between the start of V3's selected sequence position and the release of EN3.
*/
#define LTC2937_TON_TIMERS_3_CMD 12
#define LTC2937_TON_MAX_3_SUBADDR LTC2937_TON_TIMERS_3_CMD
#define LTC2937_TON_MAX_3_SIZE 3
#define LTC2937_TON_MAX_3_OFFSET 13
#define LTC2937_TON_MAX_3_MSK 57344
#define LTC2937_TON_MAX_3 (LTC2937_TON_MAX_3_OFFSET << 12 | LTC2937_TON_MAX_3_SIZE << 8 | LTC2937_TON_MAX_3_SUBADDR)
#define LTC2937_TON_MAX_3_PRESET_INFINITY 0
#define LTC2937_TON_MAX_3_PRESET_160US 1
#define LTC2937_TON_MAX_3_PRESET_640US 2
#define LTC2937_TON_MAX_3_PRESET_2_6MS 3
#define LTC2937_TON_MAX_3_PRESET_10_2MS 4
#define LTC2937_TON_MAX_3_PRESET_41MS 5
#define LTC2937_TON_MAX_3_PRESET_164MS 6
#define LTC2937_TON_MAX_3_PRESET_655MS 7
#define LTC2937_TON_DELAY_3_SUBADDR LTC2937_TON_TIMERS_3_CMD
#define LTC2937_TON_DELAY_3_SIZE 13
#define LTC2937_TON_DELAY_3_OFFSET 0
#define LTC2937_TON_DELAY_3_MSK 8191
#define LTC2937_TON_DELAY_3 (LTC2937_TON_DELAY_3_OFFSET << 12 | LTC2937_TON_DELAY_3_SIZE << 8 | LTC2937_TON_DELAY_3_SUBADDR)

/* CommandCode: TON_TIMERS_4_CMD */
/* Contains Bit Fields
 *    TON_MAX_4 -  Sets the maximum voltage monitor rise time for Channel 4.
 *    TON_DELAY_4 -  Sets time delay between the start of V4's selected sequence position and the release of EN4.
*/
#define LTC2937_TON_TIMERS_4_CMD 13
#define LTC2937_TON_MAX_4_SUBADDR LTC2937_TON_TIMERS_4_CMD
#define LTC2937_TON_MAX_4_SIZE 3
#define LTC2937_TON_MAX_4_OFFSET 13
#define LTC2937_TON_MAX_4_MSK 57344
#define LTC2937_TON_MAX_4 (LTC2937_TON_MAX_4_OFFSET << 12 | LTC2937_TON_MAX_4_SIZE << 8 | LTC2937_TON_MAX_4_SUBADDR)
#define LTC2937_TON_MAX_4_PRESET_INFINITY 0
#define LTC2937_TON_MAX_4_PRESET_160US 1
#define LTC2937_TON_MAX_4_PRESET_640US 2
#define LTC2937_TON_MAX_4_PRESET_2_6MS 3
#define LTC2937_TON_MAX_4_PRESET_10_2MS 4
#define LTC2937_TON_MAX_4_PRESET_41MS 5
#define LTC2937_TON_MAX_4_PRESET_164MS 6
#define LTC2937_TON_MAX_4_PRESET_655MS 7
#define LTC2937_TON_DELAY_4_SUBADDR LTC2937_TON_TIMERS_4_CMD
#define LTC2937_TON_DELAY_4_SIZE 13
#define LTC2937_TON_DELAY_4_OFFSET 0
#define LTC2937_TON_DELAY_4_MSK 8191
#define LTC2937_TON_DELAY_4 (LTC2937_TON_DELAY_4_OFFSET << 12 | LTC2937_TON_DELAY_4_SIZE << 8 | LTC2937_TON_DELAY_4_SUBADDR)

/* CommandCode: TON_TIMERS_5_CMD */
/* Contains Bit Fields
 *    TON_MAX_5 -  Sets the maximum voltage monitor rise time for Channel 5.
 *    TON_DELAY_5 -  Sets time delay between the start of V5's selected sequence position and the release of EN5.
*/
#define LTC2937_TON_TIMERS_5_CMD 14
#define LTC2937_TON_MAX_5_SUBADDR LTC2937_TON_TIMERS_5_CMD
#define LTC2937_TON_MAX_5_SIZE 3
#define LTC2937_TON_MAX_5_OFFSET 13
#define LTC2937_TON_MAX_5_MSK 57344
#define LTC2937_TON_MAX_5 (LTC2937_TON_MAX_5_OFFSET << 12 | LTC2937_TON_MAX_5_SIZE << 8 | LTC2937_TON_MAX_5_SUBADDR)
#define LTC2937_TON_MAX_5_PRESET_INFINITY 0
#define LTC2937_TON_MAX_5_PRESET_160US 1
#define LTC2937_TON_MAX_5_PRESET_640US 2
#define LTC2937_TON_MAX_5_PRESET_2_6MS 3
#define LTC2937_TON_MAX_5_PRESET_10_2MS 4
#define LTC2937_TON_MAX_5_PRESET_41MS 5
#define LTC2937_TON_MAX_5_PRESET_164MS 6
#define LTC2937_TON_MAX_5_PRESET_655MS 7
#define LTC2937_TON_DELAY_5_SUBADDR LTC2937_TON_TIMERS_5_CMD
#define LTC2937_TON_DELAY_5_SIZE 13
#define LTC2937_TON_DELAY_5_OFFSET 0
#define LTC2937_TON_DELAY_5_MSK 8191
#define LTC2937_TON_DELAY_5 (LTC2937_TON_DELAY_5_OFFSET << 12 | LTC2937_TON_DELAY_5_SIZE << 8 | LTC2937_TON_DELAY_5_SUBADDR)

/* CommandCode: TON_TIMERS_6_CMD */
/* Contains Bit Fields
 *    TON_MAX_6 -  Sets the maximum voltage monitor rise time for Channel 6.
 *    TON_DELAY_6 -  Sets time delay between the start of V6's selected sequence position and the release of EN6.
*/
#define LTC2937_TON_TIMERS_6_CMD 15
#define LTC2937_TON_MAX_6_SUBADDR LTC2937_TON_TIMERS_6_CMD
#define LTC2937_TON_MAX_6_SIZE 3
#define LTC2937_TON_MAX_6_OFFSET 13
#define LTC2937_TON_MAX_6_MSK 57344
#define LTC2937_TON_MAX_6 (LTC2937_TON_MAX_6_OFFSET << 12 | LTC2937_TON_MAX_6_SIZE << 8 | LTC2937_TON_MAX_6_SUBADDR)
#define LTC2937_TON_MAX_6_PRESET_INFINITY 0
#define LTC2937_TON_MAX_6_PRESET_160US 1
#define LTC2937_TON_MAX_6_PRESET_640US 2
#define LTC2937_TON_MAX_6_PRESET_2_6MS 3
#define LTC2937_TON_MAX_6_PRESET_10_2MS 4
#define LTC2937_TON_MAX_6_PRESET_41MS 5
#define LTC2937_TON_MAX_6_PRESET_164MS 6
#define LTC2937_TON_MAX_6_PRESET_655MS 7
#define LTC2937_TON_DELAY_6_SUBADDR LTC2937_TON_TIMERS_6_CMD
#define LTC2937_TON_DELAY_6_SIZE 13
#define LTC2937_TON_DELAY_6_OFFSET 0
#define LTC2937_TON_DELAY_6_MSK 8191
#define LTC2937_TON_DELAY_6 (LTC2937_TON_DELAY_6_OFFSET << 12 | LTC2937_TON_DELAY_6_SIZE << 8 | LTC2937_TON_DELAY_6_SUBADDR)

/* CommandCode: TOFF_TIMERS_1_CMD */
/* Contains Bit Fields
 *    TOFF_MAX_1 -  Sets the maximum voltage monitor fall time for Channel 1.
 *    TOFF_DELAY_1 -  Sets time delay between the start of V1's selected sequence position and pulling EN1 low.
*/
#define LTC2937_TOFF_TIMERS_1_CMD 16
#define LTC2937_TOFF_MAX_1_SUBADDR LTC2937_TOFF_TIMERS_1_CMD
#define LTC2937_TOFF_MAX_1_SIZE 3
#define LTC2937_TOFF_MAX_1_OFFSET 13
#define LTC2937_TOFF_MAX_1_MSK 57344
#define LTC2937_TOFF_MAX_1 (LTC2937_TOFF_MAX_1_OFFSET << 12 | LTC2937_TOFF_MAX_1_SIZE << 8 | LTC2937_TOFF_MAX_1_SUBADDR)
#define LTC2937_TOFF_MAX_1_PRESET_INFINITY 0
#define LTC2937_TOFF_MAX_1_PRESET_2_6MS 1
#define LTC2937_TOFF_MAX_1_PRESET_10_2MS 2
#define LTC2937_TOFF_MAX_1_PRESET_41MS 3
#define LTC2937_TOFF_MAX_1_PRESET_164MS 4
#define LTC2937_TOFF_MAX_1_PRESET_655MS 5
#define LTC2937_TOFF_MAX_1_PRESET_2_6S 6
#define LTC2937_TOFF_MAX_1_PRESET_10_5S 7
#define LTC2937_TOFF_DELAY_1_SUBADDR LTC2937_TOFF_TIMERS_1_CMD
#define LTC2937_TOFF_DELAY_1_SIZE 13
#define LTC2937_TOFF_DELAY_1_OFFSET 0
#define LTC2937_TOFF_DELAY_1_MSK 8191
#define LTC2937_TOFF_DELAY_1 (LTC2937_TOFF_DELAY_1_OFFSET << 12 | LTC2937_TOFF_DELAY_1_SIZE << 8 | LTC2937_TOFF_DELAY_1_SUBADDR)

/* CommandCode: TOFF_TIMERS_2_CMD */
/* Contains Bit Fields
 *    TOFF_MAX_2 -  Sets the maximum voltage monitor fall time for Channel 2.
 *    TOFF_DELAY_2 -  Sets time delay between the start of V2's selected sequence position and pulling EN2 low.
*/
#define LTC2937_TOFF_TIMERS_2_CMD 17
#define LTC2937_TOFF_MAX_2_SUBADDR LTC2937_TOFF_TIMERS_2_CMD
#define LTC2937_TOFF_MAX_2_SIZE 3
#define LTC2937_TOFF_MAX_2_OFFSET 13
#define LTC2937_TOFF_MAX_2_MSK 57344
#define LTC2937_TOFF_MAX_2 (LTC2937_TOFF_MAX_2_OFFSET << 12 | LTC2937_TOFF_MAX_2_SIZE << 8 | LTC2937_TOFF_MAX_2_SUBADDR)
#define LTC2937_TOFF_MAX_2_PRESET_INFINITY 0
#define LTC2937_TOFF_MAX_2_PRESET_2_6MS 1
#define LTC2937_TOFF_MAX_2_PRESET_10_2MS 2
#define LTC2937_TOFF_MAX_2_PRESET_41MS 3
#define LTC2937_TOFF_MAX_2_PRESET_164MS 4
#define LTC2937_TOFF_MAX_2_PRESET_655MS 5
#define LTC2937_TOFF_MAX_2_PRESET_2_6S 6
#define LTC2937_TOFF_MAX_2_PRESET_10_5S 7
#define LTC2937_TOFF_DELAY_2_SUBADDR LTC2937_TOFF_TIMERS_2_CMD
#define LTC2937_TOFF_DELAY_2_SIZE 13
#define LTC2937_TOFF_DELAY_2_OFFSET 0
#define LTC2937_TOFF_DELAY_2_MSK 8191
#define LTC2937_TOFF_DELAY_2 (LTC2937_TOFF_DELAY_2_OFFSET << 12 | LTC2937_TOFF_DELAY_2_SIZE << 8 | LTC2937_TOFF_DELAY_2_SUBADDR)

/* CommandCode: TOFF_TIMERS_3_CMD */
/* Contains Bit Fields
 *    TOFF_MAX_3 -  Sets the maximum voltage monitor fall time for Channel 3.
 *    TOFF_DELAY_3 -  Sets time delay between the start of V3's selected sequence position and pulling EN3 low.
*/
#define LTC2937_TOFF_TIMERS_3_CMD 18
#define LTC2937_TOFF_MAX_3_SUBADDR LTC2937_TOFF_TIMERS_3_CMD
#define LTC2937_TOFF_MAX_3_SIZE 3
#define LTC2937_TOFF_MAX_3_OFFSET 13
#define LTC2937_TOFF_MAX_3_MSK 57344
#define LTC2937_TOFF_MAX_3 (LTC2937_TOFF_MAX_3_OFFSET << 12 | LTC2937_TOFF_MAX_3_SIZE << 8 | LTC2937_TOFF_MAX_3_SUBADDR)
#define LTC2937_TOFF_MAX_3_PRESET_INFINITY 0
#define LTC2937_TOFF_MAX_3_PRESET_2_6MS 1
#define LTC2937_TOFF_MAX_3_PRESET_10_2MS 2
#define LTC2937_TOFF_MAX_3_PRESET_41MS 3
#define LTC2937_TOFF_MAX_3_PRESET_164MS 4
#define LTC2937_TOFF_MAX_3_PRESET_655MS 5
#define LTC2937_TOFF_MAX_3_PRESET_2_6S 6
#define LTC2937_TOFF_MAX_3_PRESET_10_5S 7
#define LTC2937_TOFF_DELAY_3_SUBADDR LTC2937_TOFF_TIMERS_3_CMD
#define LTC2937_TOFF_DELAY_3_SIZE 13
#define LTC2937_TOFF_DELAY_3_OFFSET 0
#define LTC2937_TOFF_DELAY_3_MSK 8191
#define LTC2937_TOFF_DELAY_3 (LTC2937_TOFF_DELAY_3_OFFSET << 12 | LTC2937_TOFF_DELAY_3_SIZE << 8 | LTC2937_TOFF_DELAY_3_SUBADDR)

/* CommandCode: TOFF_TIMERS_4_CMD */
/* Contains Bit Fields
 *    TOFF_MAX_4 -  Sets the maximum voltage monitor fall time for Channel 4.
 *    TOFF_DELAY_4 -  Sets time delay between the start of V4's selected sequence position and pulling EN4 low.
*/
#define LTC2937_TOFF_TIMERS_4_CMD 19
#define LTC2937_TOFF_MAX_4_SUBADDR LTC2937_TOFF_TIMERS_4_CMD
#define LTC2937_TOFF_MAX_4_SIZE 3
#define LTC2937_TOFF_MAX_4_OFFSET 13
#define LTC2937_TOFF_MAX_4_MSK 57344
#define LTC2937_TOFF_MAX_4 (LTC2937_TOFF_MAX_4_OFFSET << 12 | LTC2937_TOFF_MAX_4_SIZE << 8 | LTC2937_TOFF_MAX_4_SUBADDR)
#define LTC2937_TOFF_MAX_4_PRESET_INFINITY 0
#define LTC2937_TOFF_MAX_4_PRESET_2_6MS 1
#define LTC2937_TOFF_MAX_4_PRESET_10_2MS 2
#define LTC2937_TOFF_MAX_4_PRESET_41MS 3
#define LTC2937_TOFF_MAX_4_PRESET_164MS 4
#define LTC2937_TOFF_MAX_4_PRESET_655MS 5
#define LTC2937_TOFF_MAX_4_PRESET_2_6S 6
#define LTC2937_TOFF_MAX_4_PRESET_10_5S 7
#define LTC2937_TOFF_DELAY_4_SUBADDR LTC2937_TOFF_TIMERS_4_CMD
#define LTC2937_TOFF_DELAY_4_SIZE 13
#define LTC2937_TOFF_DELAY_4_OFFSET 0
#define LTC2937_TOFF_DELAY_4_MSK 8191
#define LTC2937_TOFF_DELAY_4 (LTC2937_TOFF_DELAY_4_OFFSET << 12 | LTC2937_TOFF_DELAY_4_SIZE << 8 | LTC2937_TOFF_DELAY_4_SUBADDR)

/* CommandCode: TOFF_TIMERS_5_CMD */
/* Contains Bit Fields
 *    TOFF_MAX_5 -  Sets the maximum voltage monitor fall time for Channel 5.
 *    TOFF_DELAY_5 -  Sets time delay between the start of V5's selected sequence position and pulling EN5 low.
*/
#define LTC2937_TOFF_TIMERS_5_CMD 20
#define LTC2937_TOFF_MAX_5_SUBADDR LTC2937_TOFF_TIMERS_5_CMD
#define LTC2937_TOFF_MAX_5_SIZE 3
#define LTC2937_TOFF_MAX_5_OFFSET 13
#define LTC2937_TOFF_MAX_5_MSK 57344
#define LTC2937_TOFF_MAX_5 (LTC2937_TOFF_MAX_5_OFFSET << 12 | LTC2937_TOFF_MAX_5_SIZE << 8 | LTC2937_TOFF_MAX_5_SUBADDR)
#define LTC2937_TOFF_MAX_5_PRESET_INFINITY 0
#define LTC2937_TOFF_MAX_5_PRESET_2_6MS 1
#define LTC2937_TOFF_MAX_5_PRESET_10_2MS 2
#define LTC2937_TOFF_MAX_5_PRESET_41MS 3
#define LTC2937_TOFF_MAX_5_PRESET_164MS 4
#define LTC2937_TOFF_MAX_5_PRESET_655MS 5
#define LTC2937_TOFF_MAX_5_PRESET_2_6S 6
#define LTC2937_TOFF_MAX_5_PRESET_10_5S 7
#define LTC2937_TOFF_DELAY_5_SUBADDR LTC2937_TOFF_TIMERS_5_CMD
#define LTC2937_TOFF_DELAY_5_SIZE 13
#define LTC2937_TOFF_DELAY_5_OFFSET 0
#define LTC2937_TOFF_DELAY_5_MSK 8191
#define LTC2937_TOFF_DELAY_5 (LTC2937_TOFF_DELAY_5_OFFSET << 12 | LTC2937_TOFF_DELAY_5_SIZE << 8 | LTC2937_TOFF_DELAY_5_SUBADDR)

/* CommandCode: TOFF_TIMERS_6_CMD */
/* Contains Bit Fields
 *    TOFF_MAX_6 -  Sets the maximum voltage monitor fall time for Channel 6.
 *    TOFF_DELAY_6 -  Sets time delay between the start of V6's selected sequence position and pulling EN6 low.
*/
#define LTC2937_TOFF_TIMERS_6_CMD 21
#define LTC2937_TOFF_MAX_6_SUBADDR LTC2937_TOFF_TIMERS_6_CMD
#define LTC2937_TOFF_MAX_6_SIZE 3
#define LTC2937_TOFF_MAX_6_OFFSET 13
#define LTC2937_TOFF_MAX_6_MSK 57344
#define LTC2937_TOFF_MAX_6 (LTC2937_TOFF_MAX_6_OFFSET << 12 | LTC2937_TOFF_MAX_6_SIZE << 8 | LTC2937_TOFF_MAX_6_SUBADDR)
#define LTC2937_TOFF_MAX_6_PRESET_INFINITY 0
#define LTC2937_TOFF_MAX_6_PRESET_2_6MS 1
#define LTC2937_TOFF_MAX_6_PRESET_10_2MS 2
#define LTC2937_TOFF_MAX_6_PRESET_41MS 3
#define LTC2937_TOFF_MAX_6_PRESET_164MS 4
#define LTC2937_TOFF_MAX_6_PRESET_655MS 5
#define LTC2937_TOFF_MAX_6_PRESET_2_6S 6
#define LTC2937_TOFF_MAX_6_PRESET_10_5S 7
#define LTC2937_TOFF_DELAY_6_SUBADDR LTC2937_TOFF_TIMERS_6_CMD
#define LTC2937_TOFF_DELAY_6_SIZE 13
#define LTC2937_TOFF_DELAY_6_OFFSET 0
#define LTC2937_TOFF_DELAY_6_MSK 8191
#define LTC2937_TOFF_DELAY_6 (LTC2937_TOFF_DELAY_6_OFFSET << 12 | LTC2937_TOFF_DELAY_6_SIZE << 8 | LTC2937_TOFF_DELAY_6_SUBADDR)

/* CommandCode: SEQ_UP_POSITION_1_CMD */
/* Contains Bit Fields
 *    ASYNC_ON_OFF_1 -  Ch.1 Asynchronous enable control. Bits 9:0 have to be 0 to use.
 *    SEQ_UP_POSITION_1 -  Specifies sequence position for channel 1. Set to 0 to remove channel from sequencing.
*/
#define LTC2937_SEQ_UP_POSITION_1_CMD 22
#define LTC2937_ASYNC_ON_OFF_1_SUBADDR LTC2937_SEQ_UP_POSITION_1_CMD
#define LTC2937_ASYNC_ON_OFF_1_SIZE 1
#define LTC2937_ASYNC_ON_OFF_1_OFFSET 10
#define LTC2937_ASYNC_ON_OFF_1_MSK 1024
#define LTC2937_ASYNC_ON_OFF_1 (LTC2937_ASYNC_ON_OFF_1_OFFSET << 12 | LTC2937_ASYNC_ON_OFF_1_SIZE << 8 | LTC2937_ASYNC_ON_OFF_1_SUBADDR)
#define LTC2937_ASYNC_ON_OFF_1_PRESET_HOLD_EN1_LOW 0
#define LTC2937_ASYNC_ON_OFF_1_PRESET_RELEASE_EN1 1
#define LTC2937_SEQ_UP_POSITION_1_SUBADDR LTC2937_SEQ_UP_POSITION_1_CMD
#define LTC2937_SEQ_UP_POSITION_1_SIZE 10
#define LTC2937_SEQ_UP_POSITION_1_OFFSET 0
#define LTC2937_SEQ_UP_POSITION_1_MSK 1023
#define LTC2937_SEQ_UP_POSITION_1 (LTC2937_SEQ_UP_POSITION_1_OFFSET << 12 | LTC2937_SEQ_UP_POSITION_1_SIZE << 8 | LTC2937_SEQ_UP_POSITION_1_SUBADDR)

/* CommandCode: SEQ_UP_POSITION_2_CMD */
/* Contains Bit Fields
 *    ASYNC_ON_OFF_2 -  Ch.2 Asynchronous enable control. Bits 9:0 have to be 0 to use.
 *    SEQ_UP_POSITION_2 -  Specifies sequence position for channel 2. Set to 0 to remove channel from sequencing.
*/
#define LTC2937_SEQ_UP_POSITION_2_CMD 23
#define LTC2937_ASYNC_ON_OFF_2_SUBADDR LTC2937_SEQ_UP_POSITION_2_CMD
#define LTC2937_ASYNC_ON_OFF_2_SIZE 1
#define LTC2937_ASYNC_ON_OFF_2_OFFSET 10
#define LTC2937_ASYNC_ON_OFF_2_MSK 1024
#define LTC2937_ASYNC_ON_OFF_2 (LTC2937_ASYNC_ON_OFF_2_OFFSET << 12 | LTC2937_ASYNC_ON_OFF_2_SIZE << 8 | LTC2937_ASYNC_ON_OFF_2_SUBADDR)
#define LTC2937_ASYNC_ON_OFF_2_PRESET_HOLD_EN2_LOW 0
#define LTC2937_ASYNC_ON_OFF_2_PRESET_RELEASE_EN2 1
#define LTC2937_SEQ_UP_POSITION_2_SUBADDR LTC2937_SEQ_UP_POSITION_2_CMD
#define LTC2937_SEQ_UP_POSITION_2_SIZE 10
#define LTC2937_SEQ_UP_POSITION_2_OFFSET 0
#define LTC2937_SEQ_UP_POSITION_2_MSK 1023
#define LTC2937_SEQ_UP_POSITION_2 (LTC2937_SEQ_UP_POSITION_2_OFFSET << 12 | LTC2937_SEQ_UP_POSITION_2_SIZE << 8 | LTC2937_SEQ_UP_POSITION_2_SUBADDR)

/* CommandCode: SEQ_UP_POSITION_3_CMD */
/* Contains Bit Fields
 *    ASYNC_ON_OFF_3 -  Ch.3 Asynchronous enable control. Bits 9:0 have to be 0 to use.
 *    SEQ_UP_POSITION_3 -  Specifies sequence position for channel 3. Set to 0 to remove channel from sequencing.
*/
#define LTC2937_SEQ_UP_POSITION_3_CMD 24
#define LTC2937_ASYNC_ON_OFF_3_SUBADDR LTC2937_SEQ_UP_POSITION_3_CMD
#define LTC2937_ASYNC_ON_OFF_3_SIZE 1
#define LTC2937_ASYNC_ON_OFF_3_OFFSET 10
#define LTC2937_ASYNC_ON_OFF_3_MSK 1024
#define LTC2937_ASYNC_ON_OFF_3 (LTC2937_ASYNC_ON_OFF_3_OFFSET << 12 | LTC2937_ASYNC_ON_OFF_3_SIZE << 8 | LTC2937_ASYNC_ON_OFF_3_SUBADDR)
#define LTC2937_ASYNC_ON_OFF_3_PRESET_HOLD_EN3_LOW 0
#define LTC2937_ASYNC_ON_OFF_3_PRESET_RELEASE_EN3 1
#define LTC2937_SEQ_UP_POSITION_3_SUBADDR LTC2937_SEQ_UP_POSITION_3_CMD
#define LTC2937_SEQ_UP_POSITION_3_SIZE 10
#define LTC2937_SEQ_UP_POSITION_3_OFFSET 0
#define LTC2937_SEQ_UP_POSITION_3_MSK 1023
#define LTC2937_SEQ_UP_POSITION_3 (LTC2937_SEQ_UP_POSITION_3_OFFSET << 12 | LTC2937_SEQ_UP_POSITION_3_SIZE << 8 | LTC2937_SEQ_UP_POSITION_3_SUBADDR)

/* CommandCode: SEQ_UP_POSITION_4_CMD */
/* Contains Bit Fields
 *    ASYNC_ON_OFF_4 -  Ch.4 Asynchronous enable control. Bits 9:0 have to be 0 to use.
 *    SEQ_UP_POSITION_4 -  Specifies sequence position for channel 4. Set to 0 to remove channel from sequencing.
*/
#define LTC2937_SEQ_UP_POSITION_4_CMD 25
#define LTC2937_ASYNC_ON_OFF_4_SUBADDR LTC2937_SEQ_UP_POSITION_4_CMD
#define LTC2937_ASYNC_ON_OFF_4_SIZE 1
#define LTC2937_ASYNC_ON_OFF_4_OFFSET 10
#define LTC2937_ASYNC_ON_OFF_4_MSK 1024
#define LTC2937_ASYNC_ON_OFF_4 (LTC2937_ASYNC_ON_OFF_4_OFFSET << 12 | LTC2937_ASYNC_ON_OFF_4_SIZE << 8 | LTC2937_ASYNC_ON_OFF_4_SUBADDR)
#define LTC2937_ASYNC_ON_OFF_4_PRESET_HOLD_EN4_LOW 0
#define LTC2937_ASYNC_ON_OFF_4_PRESET_RELEASE_EN4 1
#define LTC2937_SEQ_UP_POSITION_4_SUBADDR LTC2937_SEQ_UP_POSITION_4_CMD
#define LTC2937_SEQ_UP_POSITION_4_SIZE 10
#define LTC2937_SEQ_UP_POSITION_4_OFFSET 0
#define LTC2937_SEQ_UP_POSITION_4_MSK 1023
#define LTC2937_SEQ_UP_POSITION_4 (LTC2937_SEQ_UP_POSITION_4_OFFSET << 12 | LTC2937_SEQ_UP_POSITION_4_SIZE << 8 | LTC2937_SEQ_UP_POSITION_4_SUBADDR)

/* CommandCode: SEQ_UP_POSITION_5_CMD */
/* Contains Bit Fields
 *    ASYNC_ON_OFF_5 -  Ch.5 Asynchronous enable control. Bits 9:0 have to be 0 to use.
 *    SEQ_UP_POSITION_5 -  Specifies sequence position for channel 5. Set to 0 to remove channel from sequencing.
*/
#define LTC2937_SEQ_UP_POSITION_5_CMD 26
#define LTC2937_ASYNC_ON_OFF_5_SUBADDR LTC2937_SEQ_UP_POSITION_5_CMD
#define LTC2937_ASYNC_ON_OFF_5_SIZE 1
#define LTC2937_ASYNC_ON_OFF_5_OFFSET 10
#define LTC2937_ASYNC_ON_OFF_5_MSK 1024
#define LTC2937_ASYNC_ON_OFF_5 (LTC2937_ASYNC_ON_OFF_5_OFFSET << 12 | LTC2937_ASYNC_ON_OFF_5_SIZE << 8 | LTC2937_ASYNC_ON_OFF_5_SUBADDR)
#define LTC2937_ASYNC_ON_OFF_5_PRESET_HOLD_EN5_LOW 0
#define LTC2937_ASYNC_ON_OFF_5_PRESET_RELEASE_EN5 1
#define LTC2937_SEQ_UP_POSITION_5_SUBADDR LTC2937_SEQ_UP_POSITION_5_CMD
#define LTC2937_SEQ_UP_POSITION_5_SIZE 10
#define LTC2937_SEQ_UP_POSITION_5_OFFSET 0
#define LTC2937_SEQ_UP_POSITION_5_MSK 1023
#define LTC2937_SEQ_UP_POSITION_5 (LTC2937_SEQ_UP_POSITION_5_OFFSET << 12 | LTC2937_SEQ_UP_POSITION_5_SIZE << 8 | LTC2937_SEQ_UP_POSITION_5_SUBADDR)

/* CommandCode: SEQ_UP_POSITION_6_CMD */
/* Contains Bit Fields
 *    ASYNC_ON_OFF_6 -  Ch.6 Asynchronous enable control. Bits 9:0 have to be 0 to use.
 *    SEQ_UP_POSITION_6 -  Specifies sequence position for channel 6. Set to 0 to remove channel from sequencing.
*/
#define LTC2937_SEQ_UP_POSITION_6_CMD 27
#define LTC2937_ASYNC_ON_OFF_6_SUBADDR LTC2937_SEQ_UP_POSITION_6_CMD
#define LTC2937_ASYNC_ON_OFF_6_SIZE 1
#define LTC2937_ASYNC_ON_OFF_6_OFFSET 10
#define LTC2937_ASYNC_ON_OFF_6_MSK 1024
#define LTC2937_ASYNC_ON_OFF_6 (LTC2937_ASYNC_ON_OFF_6_OFFSET << 12 | LTC2937_ASYNC_ON_OFF_6_SIZE << 8 | LTC2937_ASYNC_ON_OFF_6_SUBADDR)
#define LTC2937_ASYNC_ON_OFF_6_PRESET_HOLD_EN6_LOW 0
#define LTC2937_ASYNC_ON_OFF_6_PRESET_RELEASE_EN6 1
#define LTC2937_SEQ_UP_POSITION_6_SUBADDR LTC2937_SEQ_UP_POSITION_6_CMD
#define LTC2937_SEQ_UP_POSITION_6_SIZE 10
#define LTC2937_SEQ_UP_POSITION_6_OFFSET 0
#define LTC2937_SEQ_UP_POSITION_6_MSK 1023
#define LTC2937_SEQ_UP_POSITION_6 (LTC2937_SEQ_UP_POSITION_6_OFFSET << 12 | LTC2937_SEQ_UP_POSITION_6_SIZE << 8 | LTC2937_SEQ_UP_POSITION_6_SUBADDR)

/* CommandCode: SEQ_DOWN_POSITION_1_CMD */
/* Contains Bit Fields
 *    ACTIVE_PULL_DOWN_1 -  Voltage Monitor 1 active pull_down on/off control.
 *    SEQ_DOWN_POSITION_1 -  Specifies sequence down position for channel 1.
*/
#define LTC2937_SEQ_DOWN_POSITION_1_CMD 28
#define LTC2937_ACTIVE_PULL_DOWN_1_SUBADDR LTC2937_SEQ_DOWN_POSITION_1_CMD
#define LTC2937_ACTIVE_PULL_DOWN_1_SIZE 1
#define LTC2937_ACTIVE_PULL_DOWN_1_OFFSET 10
#define LTC2937_ACTIVE_PULL_DOWN_1_MSK 1024
#define LTC2937_ACTIVE_PULL_DOWN_1 (LTC2937_ACTIVE_PULL_DOWN_1_OFFSET << 12 | LTC2937_ACTIVE_PULL_DOWN_1_SIZE << 8 | LTC2937_ACTIVE_PULL_DOWN_1_SUBADDR)
#define LTC2937_ACTIVE_PULL_DOWN_1_PRESET_PULL_DOWN_DISABLED 0
#define LTC2937_ACTIVE_PULL_DOWN_1_PRESET_PULL_DOWN_ENABLED 1
#define LTC2937_SEQ_DOWN_POSITION_1_SUBADDR LTC2937_SEQ_DOWN_POSITION_1_CMD
#define LTC2937_SEQ_DOWN_POSITION_1_SIZE 10
#define LTC2937_SEQ_DOWN_POSITION_1_OFFSET 0
#define LTC2937_SEQ_DOWN_POSITION_1_MSK 1023
#define LTC2937_SEQ_DOWN_POSITION_1 (LTC2937_SEQ_DOWN_POSITION_1_OFFSET << 12 | LTC2937_SEQ_DOWN_POSITION_1_SIZE << 8 | LTC2937_SEQ_DOWN_POSITION_1_SUBADDR)

/* CommandCode: SEQ_DOWN_POSITION_2_CMD */
/* Contains Bit Fields
 *    ACTIVE_PULL_DOWN_2 -  Voltage Monitor 2 active pull_down on/off control.
 *    SEQ_DOWN_POSITION_2 -  Specifies sequence down position for channel 2.
*/
#define LTC2937_SEQ_DOWN_POSITION_2_CMD 29
#define LTC2937_ACTIVE_PULL_DOWN_2_SUBADDR LTC2937_SEQ_DOWN_POSITION_2_CMD
#define LTC2937_ACTIVE_PULL_DOWN_2_SIZE 1
#define LTC2937_ACTIVE_PULL_DOWN_2_OFFSET 10
#define LTC2937_ACTIVE_PULL_DOWN_2_MSK 1024
#define LTC2937_ACTIVE_PULL_DOWN_2 (LTC2937_ACTIVE_PULL_DOWN_2_OFFSET << 12 | LTC2937_ACTIVE_PULL_DOWN_2_SIZE << 8 | LTC2937_ACTIVE_PULL_DOWN_2_SUBADDR)
#define LTC2937_ACTIVE_PULL_DOWN_2_PRESET_PULL_DOWN_DISABLED 0
#define LTC2937_ACTIVE_PULL_DOWN_2_PRESET_PULL_DOWN_ENABLED 1
#define LTC2937_SEQ_DOWN_POSITION_2_SUBADDR LTC2937_SEQ_DOWN_POSITION_2_CMD
#define LTC2937_SEQ_DOWN_POSITION_2_SIZE 10
#define LTC2937_SEQ_DOWN_POSITION_2_OFFSET 0
#define LTC2937_SEQ_DOWN_POSITION_2_MSK 1023
#define LTC2937_SEQ_DOWN_POSITION_2 (LTC2937_SEQ_DOWN_POSITION_2_OFFSET << 12 | LTC2937_SEQ_DOWN_POSITION_2_SIZE << 8 | LTC2937_SEQ_DOWN_POSITION_2_SUBADDR)

/* CommandCode: SEQ_DOWN_POSITION_3_CMD */
/* Contains Bit Fields
 *    ACTIVE_PULL_DOWN_3 -  Voltage Monitor 3 active pull_down on/off control.
 *    SEQ_DOWN_POSITION_3 -  Specifies sequence down position for channel 3.
*/
#define LTC2937_SEQ_DOWN_POSITION_3_CMD 30
#define LTC2937_ACTIVE_PULL_DOWN_3_SUBADDR LTC2937_SEQ_DOWN_POSITION_3_CMD
#define LTC2937_ACTIVE_PULL_DOWN_3_SIZE 1
#define LTC2937_ACTIVE_PULL_DOWN_3_OFFSET 10
#define LTC2937_ACTIVE_PULL_DOWN_3_MSK 1024
#define LTC2937_ACTIVE_PULL_DOWN_3 (LTC2937_ACTIVE_PULL_DOWN_3_OFFSET << 12 | LTC2937_ACTIVE_PULL_DOWN_3_SIZE << 8 | LTC2937_ACTIVE_PULL_DOWN_3_SUBADDR)
#define LTC2937_ACTIVE_PULL_DOWN_3_PRESET_PULL_DOWN_DISABLED 0
#define LTC2937_ACTIVE_PULL_DOWN_3_PRESET_PULL_DOWN_ENABLED 1
#define LTC2937_SEQ_DOWN_POSITION_3_SUBADDR LTC2937_SEQ_DOWN_POSITION_3_CMD
#define LTC2937_SEQ_DOWN_POSITION_3_SIZE 10
#define LTC2937_SEQ_DOWN_POSITION_3_OFFSET 0
#define LTC2937_SEQ_DOWN_POSITION_3_MSK 1023
#define LTC2937_SEQ_DOWN_POSITION_3 (LTC2937_SEQ_DOWN_POSITION_3_OFFSET << 12 | LTC2937_SEQ_DOWN_POSITION_3_SIZE << 8 | LTC2937_SEQ_DOWN_POSITION_3_SUBADDR)

/* CommandCode: SEQ_DOWN_POSITION_4_CMD */
/* Contains Bit Fields
 *    ACTIVE_PULL_DOWN_4 -  Voltage Monitor 4 active pull_down on/off control.
 *    SEQ_DOWN_POSITION_4 -  Specifies sequence down position for channel 4.
*/
#define LTC2937_SEQ_DOWN_POSITION_4_CMD 31
#define LTC2937_ACTIVE_PULL_DOWN_4_SUBADDR LTC2937_SEQ_DOWN_POSITION_4_CMD
#define LTC2937_ACTIVE_PULL_DOWN_4_SIZE 1
#define LTC2937_ACTIVE_PULL_DOWN_4_OFFSET 10
#define LTC2937_ACTIVE_PULL_DOWN_4_MSK 1024
#define LTC2937_ACTIVE_PULL_DOWN_4 (LTC2937_ACTIVE_PULL_DOWN_4_OFFSET << 12 | LTC2937_ACTIVE_PULL_DOWN_4_SIZE << 8 | LTC2937_ACTIVE_PULL_DOWN_4_SUBADDR)
#define LTC2937_ACTIVE_PULL_DOWN_4_PRESET_PULL_DOWN_DISABLED 0
#define LTC2937_ACTIVE_PULL_DOWN_4_PRESET_PULL_DOWN_ENABLED 1
#define LTC2937_SEQ_DOWN_POSITION_4_SUBADDR LTC2937_SEQ_DOWN_POSITION_4_CMD
#define LTC2937_SEQ_DOWN_POSITION_4_SIZE 10
#define LTC2937_SEQ_DOWN_POSITION_4_OFFSET 0
#define LTC2937_SEQ_DOWN_POSITION_4_MSK 1023
#define LTC2937_SEQ_DOWN_POSITION_4 (LTC2937_SEQ_DOWN_POSITION_4_OFFSET << 12 | LTC2937_SEQ_DOWN_POSITION_4_SIZE << 8 | LTC2937_SEQ_DOWN_POSITION_4_SUBADDR)

/* CommandCode: SEQ_DOWN_POSITION_5_CMD */
/* Contains Bit Fields
 *    ACTIVE_PULL_DOWN_5 -  Voltage Monitor 5 active pull_down on/off control.
 *    SEQ_DOWN_POSITION_5 -  Specifies sequence down position for channel 5.
*/
#define LTC2937_SEQ_DOWN_POSITION_5_CMD 32
#define LTC2937_ACTIVE_PULL_DOWN_5_SUBADDR LTC2937_SEQ_DOWN_POSITION_5_CMD
#define LTC2937_ACTIVE_PULL_DOWN_5_SIZE 1
#define LTC2937_ACTIVE_PULL_DOWN_5_OFFSET 10
#define LTC2937_ACTIVE_PULL_DOWN_5_MSK 1024
#define LTC2937_ACTIVE_PULL_DOWN_5 (LTC2937_ACTIVE_PULL_DOWN_5_OFFSET << 12 | LTC2937_ACTIVE_PULL_DOWN_5_SIZE << 8 | LTC2937_ACTIVE_PULL_DOWN_5_SUBADDR)
#define LTC2937_ACTIVE_PULL_DOWN_5_PRESET_PULL_DOWN_DISABLED 0
#define LTC2937_ACTIVE_PULL_DOWN_5_PRESET_PULL_DOWN_ENABLED 1
#define LTC2937_SEQ_DOWN_POSITION_5_SUBADDR LTC2937_SEQ_DOWN_POSITION_5_CMD
#define LTC2937_SEQ_DOWN_POSITION_5_SIZE 10
#define LTC2937_SEQ_DOWN_POSITION_5_OFFSET 0
#define LTC2937_SEQ_DOWN_POSITION_5_MSK 1023
#define LTC2937_SEQ_DOWN_POSITION_5 (LTC2937_SEQ_DOWN_POSITION_5_OFFSET << 12 | LTC2937_SEQ_DOWN_POSITION_5_SIZE << 8 | LTC2937_SEQ_DOWN_POSITION_5_SUBADDR)

/* CommandCode: SEQ_DOWN_POSITION_6_CMD */
/* Contains Bit Fields
 *    ACTIVE_PULL_DOWN_6 -  Voltage Monitor 6 active pull_down on/off control.
 *    SEQ_DOWN_POSITION_6 -  Specifies sequence down position for channel 6.
*/
#define LTC2937_SEQ_DOWN_POSITION_6_CMD 33
#define LTC2937_ACTIVE_PULL_DOWN_6_SUBADDR LTC2937_SEQ_DOWN_POSITION_6_CMD
#define LTC2937_ACTIVE_PULL_DOWN_6_SIZE 1
#define LTC2937_ACTIVE_PULL_DOWN_6_OFFSET 10
#define LTC2937_ACTIVE_PULL_DOWN_6_MSK 1024
#define LTC2937_ACTIVE_PULL_DOWN_6 (LTC2937_ACTIVE_PULL_DOWN_6_OFFSET << 12 | LTC2937_ACTIVE_PULL_DOWN_6_SIZE << 8 | LTC2937_ACTIVE_PULL_DOWN_6_SUBADDR)
#define LTC2937_ACTIVE_PULL_DOWN_6_PRESET_PULL_DOWN_DISABLED 0
#define LTC2937_ACTIVE_PULL_DOWN_6_PRESET_PULL_DOWN_ENABLED 1
#define LTC2937_SEQ_DOWN_POSITION_6_SUBADDR LTC2937_SEQ_DOWN_POSITION_6_CMD
#define LTC2937_SEQ_DOWN_POSITION_6_SIZE 10
#define LTC2937_SEQ_DOWN_POSITION_6_OFFSET 0
#define LTC2937_SEQ_DOWN_POSITION_6_MSK 1023
#define LTC2937_SEQ_DOWN_POSITION_6 (LTC2937_SEQ_DOWN_POSITION_6_OFFSET << 12 | LTC2937_SEQ_DOWN_POSITION_6_SIZE << 8 | LTC2937_SEQ_DOWN_POSITION_6_SUBADDR)

/* CommandCode: RSTB_CONFIG_CMD */
/* Contains Bit Fields
 *    RSTB_DELAY -  Sets the RSTB assertion delay. 
 *    SV_FAULT_ENABLE -  Allows SUPERVISOR fault to pull FAULTB. 
 *    V6_OV_ENABLE -  Maps Channel 6 OV into RSTB output.
 *    V5_OV_ENABLE -  Maps Channel 5 OV into RSTB output.
 *    V4_OV_ENABLE -  Maps Channel 4 OV into RSTB output.
 *    V3_OV_ENABLE -  Maps Channel 3 OV into RSTB output.
 *    V2_OV_ENABLE -  Maps Channel 2 OV into RSTB output.
 *    V1_OV_ENABLE -  Maps Channel 1 OV into RSTB output.
 *    V6_UV_ENABLE -  Maps Channel 6 UV into RSTB output.
 *    V5_UV_ENABLE -  Maps Channel 5 UV into RSTB output.
 *    V4_UV_ENABLE -  Maps Channel 4 UV into RSTB output.
 *    V3_UV_ENABLE -  Maps Channel 3 UV into RSTB output.
 *    V2_UV_ENABLE -  Maps Channel 2 UV into RSTB output.
 *    V1_UV_ENABLE -  Maps Channel 1 UV into RSTB output.
*/
#define LTC2937_RSTB_CONFIG_CMD 34
#define LTC2937_RSTB_DELAY_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_RSTB_DELAY_SIZE 3
#define LTC2937_RSTB_DELAY_OFFSET 13
#define LTC2937_RSTB_DELAY_MSK 57344
#define LTC2937_RSTB_DELAY (LTC2937_RSTB_DELAY_OFFSET << 12 | LTC2937_RSTB_DELAY_SIZE << 8 | LTC2937_RSTB_DELAY_SUBADDR)
#define LTC2937_RSTB_DELAY_PRESET_0_05MS 0
#define LTC2937_RSTB_DELAY_PRESET_1_6MS 1
#define LTC2937_RSTB_DELAY_PRESET_6_4MS 2
#define LTC2937_RSTB_DELAY_PRESET_26MS 3
#define LTC2937_RSTB_DELAY_PRESET_51MS 4
#define LTC2937_RSTB_DELAY_PRESET_200MS 5
#define LTC2937_RSTB_DELAY_PRESET_410MS 6
#define LTC2937_RSTB_DELAY_PRESET_1640MS 7
#define LTC2937_SV_FAULT_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_SV_FAULT_ENABLE_SIZE 1
#define LTC2937_SV_FAULT_ENABLE_OFFSET 12
#define LTC2937_SV_FAULT_ENABLE_MSK 4096
#define LTC2937_SV_FAULT_ENABLE (LTC2937_SV_FAULT_ENABLE_OFFSET << 12 | LTC2937_SV_FAULT_ENABLE_SIZE << 8 | LTC2937_SV_FAULT_ENABLE_SUBADDR)
#define LTC2937_SV_FAULT_ENABLE_PRESET_SUPERVISOR_FAULT_DOES_NOT_PULL_FAULTB 0
#define LTC2937_SV_FAULT_ENABLE_PRESET_SUPERVISOR_FAULT_PULLS_FAULTB 1
#define LTC2937_V6_OV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V6_OV_ENABLE_SIZE 1
#define LTC2937_V6_OV_ENABLE_OFFSET 11
#define LTC2937_V6_OV_ENABLE_MSK 2048
#define LTC2937_V6_OV_ENABLE (LTC2937_V6_OV_ENABLE_OFFSET << 12 | LTC2937_V6_OV_ENABLE_SIZE << 8 | LTC2937_V6_OV_ENABLE_SUBADDR)
#define LTC2937_V6_OV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V6_OV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V5_OV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V5_OV_ENABLE_SIZE 1
#define LTC2937_V5_OV_ENABLE_OFFSET 10
#define LTC2937_V5_OV_ENABLE_MSK 1024
#define LTC2937_V5_OV_ENABLE (LTC2937_V5_OV_ENABLE_OFFSET << 12 | LTC2937_V5_OV_ENABLE_SIZE << 8 | LTC2937_V5_OV_ENABLE_SUBADDR)
#define LTC2937_V5_OV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V5_OV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V4_OV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V4_OV_ENABLE_SIZE 1
#define LTC2937_V4_OV_ENABLE_OFFSET 9
#define LTC2937_V4_OV_ENABLE_MSK 512
#define LTC2937_V4_OV_ENABLE (LTC2937_V4_OV_ENABLE_OFFSET << 12 | LTC2937_V4_OV_ENABLE_SIZE << 8 | LTC2937_V4_OV_ENABLE_SUBADDR)
#define LTC2937_V4_OV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V4_OV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V3_OV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V3_OV_ENABLE_SIZE 1
#define LTC2937_V3_OV_ENABLE_OFFSET 8
#define LTC2937_V3_OV_ENABLE_MSK 256
#define LTC2937_V3_OV_ENABLE (LTC2937_V3_OV_ENABLE_OFFSET << 12 | LTC2937_V3_OV_ENABLE_SIZE << 8 | LTC2937_V3_OV_ENABLE_SUBADDR)
#define LTC2937_V3_OV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V3_OV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V2_OV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V2_OV_ENABLE_SIZE 1
#define LTC2937_V2_OV_ENABLE_OFFSET 7
#define LTC2937_V2_OV_ENABLE_MSK 128
#define LTC2937_V2_OV_ENABLE (LTC2937_V2_OV_ENABLE_OFFSET << 12 | LTC2937_V2_OV_ENABLE_SIZE << 8 | LTC2937_V2_OV_ENABLE_SUBADDR)
#define LTC2937_V2_OV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V2_OV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V1_OV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V1_OV_ENABLE_SIZE 1
#define LTC2937_V1_OV_ENABLE_OFFSET 6
#define LTC2937_V1_OV_ENABLE_MSK 64
#define LTC2937_V1_OV_ENABLE (LTC2937_V1_OV_ENABLE_OFFSET << 12 | LTC2937_V1_OV_ENABLE_SIZE << 8 | LTC2937_V1_OV_ENABLE_SUBADDR)
#define LTC2937_V1_OV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V1_OV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V6_UV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V6_UV_ENABLE_SIZE 1
#define LTC2937_V6_UV_ENABLE_OFFSET 5
#define LTC2937_V6_UV_ENABLE_MSK 32
#define LTC2937_V6_UV_ENABLE (LTC2937_V6_UV_ENABLE_OFFSET << 12 | LTC2937_V6_UV_ENABLE_SIZE << 8 | LTC2937_V6_UV_ENABLE_SUBADDR)
#define LTC2937_V6_UV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V6_UV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V5_UV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V5_UV_ENABLE_SIZE 1
#define LTC2937_V5_UV_ENABLE_OFFSET 4
#define LTC2937_V5_UV_ENABLE_MSK 16
#define LTC2937_V5_UV_ENABLE (LTC2937_V5_UV_ENABLE_OFFSET << 12 | LTC2937_V5_UV_ENABLE_SIZE << 8 | LTC2937_V5_UV_ENABLE_SUBADDR)
#define LTC2937_V5_UV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V5_UV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V4_UV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V4_UV_ENABLE_SIZE 1
#define LTC2937_V4_UV_ENABLE_OFFSET 3
#define LTC2937_V4_UV_ENABLE_MSK 8
#define LTC2937_V4_UV_ENABLE (LTC2937_V4_UV_ENABLE_OFFSET << 12 | LTC2937_V4_UV_ENABLE_SIZE << 8 | LTC2937_V4_UV_ENABLE_SUBADDR)
#define LTC2937_V4_UV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V4_UV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V3_UV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V3_UV_ENABLE_SIZE 1
#define LTC2937_V3_UV_ENABLE_OFFSET 2
#define LTC2937_V3_UV_ENABLE_MSK 4
#define LTC2937_V3_UV_ENABLE (LTC2937_V3_UV_ENABLE_OFFSET << 12 | LTC2937_V3_UV_ENABLE_SIZE << 8 | LTC2937_V3_UV_ENABLE_SUBADDR)
#define LTC2937_V3_UV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V3_UV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V2_UV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V2_UV_ENABLE_SIZE 1
#define LTC2937_V2_UV_ENABLE_OFFSET 1
#define LTC2937_V2_UV_ENABLE_MSK 2
#define LTC2937_V2_UV_ENABLE (LTC2937_V2_UV_ENABLE_OFFSET << 12 | LTC2937_V2_UV_ENABLE_SIZE << 8 | LTC2937_V2_UV_ENABLE_SUBADDR)
#define LTC2937_V2_UV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V2_UV_ENABLE_PRESET_ENABLED 1
#define LTC2937_V1_UV_ENABLE_SUBADDR LTC2937_RSTB_CONFIG_CMD
#define LTC2937_V1_UV_ENABLE_SIZE 1
#define LTC2937_V1_UV_ENABLE_OFFSET 0
#define LTC2937_V1_UV_ENABLE_MSK 1
#define LTC2937_V1_UV_ENABLE (LTC2937_V1_UV_ENABLE_OFFSET << 12 | LTC2937_V1_UV_ENABLE_SIZE << 8 | LTC2937_V1_UV_ENABLE_SUBADDR)
#define LTC2937_V1_UV_ENABLE_PRESET_NOT_ENABLED 0
#define LTC2937_V1_UV_ENABLE_PRESET_ENABLED 1

/* CommandCode: FAULT_RESPONSE_CMD */
/* Contains Bit Fields
 *    RETRY_COUNT -  Read the number of retries attempted.
 *    FAULTB_STATE -  Reports the Fault Pin state.
 *    FAULTB_MASK -  Determines how device responds to external faults.
 *    FREEZE -  System Freeze Control. Refer to Presets for Values
 *    RETRY_DELAY -  Fault Retry Delay Settings.
 *    FAULT_RESPONSE_ACTION -  Fault response action.
 *    RETRY_NUMBER -  Automatic Retry count.
*/
#define LTC2937_FAULT_RESPONSE_CMD 35
#define LTC2937_RETRY_COUNT_SUBADDR LTC2937_FAULT_RESPONSE_CMD
#define LTC2937_RETRY_COUNT_SIZE 3
#define LTC2937_RETRY_COUNT_OFFSET 11
#define LTC2937_RETRY_COUNT_MSK 14336
#define LTC2937_RETRY_COUNT (LTC2937_RETRY_COUNT_OFFSET << 12 | LTC2937_RETRY_COUNT_SIZE << 8 | LTC2937_RETRY_COUNT_SUBADDR)
#define LTC2937_RETRY_COUNT_PRESET_0 0
#define LTC2937_RETRY_COUNT_PRESET_1 1
#define LTC2937_RETRY_COUNT_PRESET_2 2
#define LTC2937_RETRY_COUNT_PRESET_3 3
#define LTC2937_RETRY_COUNT_PRESET_4 4
#define LTC2937_RETRY_COUNT_PRESET_5 5
#define LTC2937_RETRY_COUNT_PRESET_6 6
#define LTC2937_RETRY_COUNT_PRESET_UNDEFINED 7
#define LTC2937_FAULTB_STATE_SUBADDR LTC2937_FAULT_RESPONSE_CMD
#define LTC2937_FAULTB_STATE_SIZE 1
#define LTC2937_FAULTB_STATE_OFFSET 10
#define LTC2937_FAULTB_STATE_MSK 1024
#define LTC2937_FAULTB_STATE (LTC2937_FAULTB_STATE_OFFSET << 12 | LTC2937_FAULTB_STATE_SIZE << 8 | LTC2937_FAULTB_STATE_SUBADDR)
#define LTC2937_FAULTB_STATE_PRESET_HIGH 1
#define LTC2937_FAULTB_STATE_PRESET_LOW 0
#define LTC2937_FAULTB_MASK_SUBADDR LTC2937_FAULT_RESPONSE_CMD
#define LTC2937_FAULTB_MASK_SIZE 1
#define LTC2937_FAULTB_MASK_OFFSET 9
#define LTC2937_FAULTB_MASK_MSK 512
#define LTC2937_FAULTB_MASK (LTC2937_FAULTB_MASK_OFFSET << 12 | LTC2937_FAULTB_MASK_SIZE << 8 | LTC2937_FAULTB_MASK_SUBADDR)
#define LTC2937_FAULTB_MASK_PRESET_IGNORE_EXTERNAL_FAULTB_PULLDOWN 0
#define LTC2937_FAULTB_MASK_PRESET_REPSOND_TO_EXTERNAL_FAULTB_PULLDOWN 1
#define LTC2937_FREEZE_SUBADDR LTC2937_FAULT_RESPONSE_CMD
#define LTC2937_FREEZE_SIZE 1
#define LTC2937_FREEZE_OFFSET 8
#define LTC2937_FREEZE_MSK 256
#define LTC2937_FREEZE (LTC2937_FREEZE_OFFSET << 12 | LTC2937_FREEZE_SIZE << 8 | LTC2937_FREEZE_SUBADDR)
#define LTC2937_FREEZE_PRESET_DO_NOT_FREEZE_ON_FAULT 0
#define LTC2937_FREEZE_PRESET_FREEZE_DEVICE_STATE_ON_FAULT 1
#define LTC2937_RETRY_DELAY_SUBADDR LTC2937_FAULT_RESPONSE_CMD
#define LTC2937_RETRY_DELAY_SIZE 3
#define LTC2937_RETRY_DELAY_OFFSET 5
#define LTC2937_RETRY_DELAY_MSK 224
#define LTC2937_RETRY_DELAY (LTC2937_RETRY_DELAY_OFFSET << 12 | LTC2937_RETRY_DELAY_SIZE << 8 | LTC2937_RETRY_DELAY_SUBADDR)
#define LTC2937_RETRY_DELAY_PRESET_0_05MS 0
#define LTC2937_RETRY_DELAY_PRESET_200MS 1
#define LTC2937_RETRY_DELAY_PRESET_410MS 2
#define LTC2937_RETRY_DELAY_PRESET_820MS 3
#define LTC2937_RETRY_DELAY_PRESET_1_64S 4
#define LTC2937_RETRY_DELAY_PRESET_3_28S 5
#define LTC2937_RETRY_DELAY_PRESET_6_55S 6
#define LTC2937_RETRY_DELAY_PRESET_13_1S 7
#define LTC2937_FAULT_RESPONSE_ACTION_SUBADDR LTC2937_FAULT_RESPONSE_CMD
#define LTC2937_FAULT_RESPONSE_ACTION_SIZE 2
#define LTC2937_FAULT_RESPONSE_ACTION_OFFSET 3
#define LTC2937_FAULT_RESPONSE_ACTION_MSK 24
#define LTC2937_FAULT_RESPONSE_ACTION (LTC2937_FAULT_RESPONSE_ACTION_OFFSET << 12 | LTC2937_FAULT_RESPONSE_ACTION_SIZE << 8 | LTC2937_FAULT_RESPONSE_ACTION_SUBADDR)
#define LTC2937_FAULT_RESPONSE_ACTION_PRESET_CONTINUE_OPERATION 0
#define LTC2937_FAULT_RESPONSE_ACTION_PRESET_DISCHARGED_RETRY 1
#define LTC2937_FAULT_RESPONSE_ACTION_PRESET_DELAYED_RETRY 2
#define LTC2937_FAULT_RESPONSE_ACTION_PRESET_DISCHARGE_AND_DELAY_RETRY 3
#define LTC2937_RETRY_NUMBER_SUBADDR LTC2937_FAULT_RESPONSE_CMD
#define LTC2937_RETRY_NUMBER_SIZE 3
#define LTC2937_RETRY_NUMBER_OFFSET 0
#define LTC2937_RETRY_NUMBER_MSK 7
#define LTC2937_RETRY_NUMBER (LTC2937_RETRY_NUMBER_OFFSET << 12 | LTC2937_RETRY_NUMBER_SIZE << 8 | LTC2937_RETRY_NUMBER_SUBADDR)
#define LTC2937_RETRY_NUMBER_PRESET_DO_NOT_ATTEMPT_TO_RETRY 0
#define LTC2937_RETRY_NUMBER_PRESET_RETRY_1_TIMES 1
#define LTC2937_RETRY_NUMBER_PRESET_RETRY_2_TIMES 2
#define LTC2937_RETRY_NUMBER_PRESET_RETRY_3_TIMES 3
#define LTC2937_RETRY_NUMBER_PRESET_RETRY_4_TIMES 4
#define LTC2937_RETRY_NUMBER_PRESET_RETRY_5_TIMES 5
#define LTC2937_RETRY_NUMBER_PRESET_RETRY_6_TIMES 6
#define LTC2937_RETRY_NUMBER_PRESET_UNLIMITED_RETRIES 7

/* CommandCode: MONITOR_STATUS_HISTORY_CMD */
/* Contains Bit Fields
 *    SF_CHAN_HIST -  Reports the channel responsible for a sequence fault. If multiple channels fault, the lowest channel is reported.
 *    SV_FAULT_STATUS -  Indicates the occurrence of a Supervisor fault.
 *    V6_OV_SV_FAULT -  V6 OV Supervisor Fault history.
 *    V6_UV_SV_FAULT -  V6 UV Supervisor Fault history.
 *    V5_OV_SV_FAULT -  V5 OV Supervisor Fault history.
 *    V5_UV_SV_FAULT -  V5 UV Supervisor Fault history.
 *    V4_OV_SV_FAULT -  V4 OV Supervisor Fault history.
 *    V4_UV_SV_FAULT -  V4 UV Supervisor Fault history.
 *    V3_OV_SV_FAULT -  V3 OV Supervisor Fault history.
 *    V3_UV_SV_FAULT -  V3 UV Supervisor Fault history.
 *    V2_OV_SV_FAULT -  V2 OV Supervisor Fault history.
 *    V2_UV_SV_FAULT -  V2 UV Supervisor Fault history.
 *    V1_OV_SV_FAULT -  V1 OV Supervisor Fault history.
 *    V1_UV_SV_FAULT -  V1 UV Supervisor Fault history.
*/
#define LTC2937_MONITOR_STATUS_HISTORY_CMD 38
#define LTC2937_SF_CHAN_HIST_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_SF_CHAN_HIST_SIZE 3
#define LTC2937_SF_CHAN_HIST_OFFSET 13
#define LTC2937_SF_CHAN_HIST_MSK 57344
#define LTC2937_SF_CHAN_HIST (LTC2937_SF_CHAN_HIST_OFFSET << 12 | LTC2937_SF_CHAN_HIST_SIZE << 8 | LTC2937_SF_CHAN_HIST_SUBADDR)
#define LTC2937_SF_CHAN_HIST_PRESET_NONE 0
#define LTC2937_SF_CHAN_HIST_PRESET_V1 1
#define LTC2937_SF_CHAN_HIST_PRESET_V2 2
#define LTC2937_SF_CHAN_HIST_PRESET_V3 3
#define LTC2937_SF_CHAN_HIST_PRESET_V4 4
#define LTC2937_SF_CHAN_HIST_PRESET_V5 5
#define LTC2937_SF_CHAN_HIST_PRESET_V6 6
#define LTC2937_SF_CHAN_HIST_PRESET_UNDEFINED 7
#define LTC2937_SV_FAULT_STATUS_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_SV_FAULT_STATUS_SIZE 1
#define LTC2937_SV_FAULT_STATUS_OFFSET 12
#define LTC2937_SV_FAULT_STATUS_MSK 4096
#define LTC2937_SV_FAULT_STATUS (LTC2937_SV_FAULT_STATUS_OFFSET << 12 | LTC2937_SV_FAULT_STATUS_SIZE << 8 | LTC2937_SV_FAULT_STATUS_SUBADDR)
#define LTC2937_SV_FAULT_STATUS_PRESET_SUPEVISOR_FAULT_HAS_NOT_OCCURRED 0
#define LTC2937_SV_FAULT_STATUS_PRESET_SUPERVISOR_FAULT_HAS_OCCURRED 1
#define LTC2937_V6_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V6_OV_SV_FAULT_SIZE 1
#define LTC2937_V6_OV_SV_FAULT_OFFSET 11
#define LTC2937_V6_OV_SV_FAULT_MSK 2048
#define LTC2937_V6_OV_SV_FAULT (LTC2937_V6_OV_SV_FAULT_OFFSET << 12 | LTC2937_V6_OV_SV_FAULT_SIZE << 8 | LTC2937_V6_OV_SV_FAULT_SUBADDR)
#define LTC2937_V6_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V6_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V6_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V6_UV_SV_FAULT_SIZE 1
#define LTC2937_V6_UV_SV_FAULT_OFFSET 10
#define LTC2937_V6_UV_SV_FAULT_MSK 1024
#define LTC2937_V6_UV_SV_FAULT (LTC2937_V6_UV_SV_FAULT_OFFSET << 12 | LTC2937_V6_UV_SV_FAULT_SIZE << 8 | LTC2937_V6_UV_SV_FAULT_SUBADDR)
#define LTC2937_V6_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V6_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V5_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V5_OV_SV_FAULT_SIZE 1
#define LTC2937_V5_OV_SV_FAULT_OFFSET 9
#define LTC2937_V5_OV_SV_FAULT_MSK 512
#define LTC2937_V5_OV_SV_FAULT (LTC2937_V5_OV_SV_FAULT_OFFSET << 12 | LTC2937_V5_OV_SV_FAULT_SIZE << 8 | LTC2937_V5_OV_SV_FAULT_SUBADDR)
#define LTC2937_V5_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V5_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V5_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V5_UV_SV_FAULT_SIZE 1
#define LTC2937_V5_UV_SV_FAULT_OFFSET 8
#define LTC2937_V5_UV_SV_FAULT_MSK 256
#define LTC2937_V5_UV_SV_FAULT (LTC2937_V5_UV_SV_FAULT_OFFSET << 12 | LTC2937_V5_UV_SV_FAULT_SIZE << 8 | LTC2937_V5_UV_SV_FAULT_SUBADDR)
#define LTC2937_V5_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V5_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V4_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V4_OV_SV_FAULT_SIZE 1
#define LTC2937_V4_OV_SV_FAULT_OFFSET 7
#define LTC2937_V4_OV_SV_FAULT_MSK 128
#define LTC2937_V4_OV_SV_FAULT (LTC2937_V4_OV_SV_FAULT_OFFSET << 12 | LTC2937_V4_OV_SV_FAULT_SIZE << 8 | LTC2937_V4_OV_SV_FAULT_SUBADDR)
#define LTC2937_V4_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V4_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V4_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V4_UV_SV_FAULT_SIZE 1
#define LTC2937_V4_UV_SV_FAULT_OFFSET 6
#define LTC2937_V4_UV_SV_FAULT_MSK 64
#define LTC2937_V4_UV_SV_FAULT (LTC2937_V4_UV_SV_FAULT_OFFSET << 12 | LTC2937_V4_UV_SV_FAULT_SIZE << 8 | LTC2937_V4_UV_SV_FAULT_SUBADDR)
#define LTC2937_V4_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V4_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V3_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V3_OV_SV_FAULT_SIZE 1
#define LTC2937_V3_OV_SV_FAULT_OFFSET 5
#define LTC2937_V3_OV_SV_FAULT_MSK 32
#define LTC2937_V3_OV_SV_FAULT (LTC2937_V3_OV_SV_FAULT_OFFSET << 12 | LTC2937_V3_OV_SV_FAULT_SIZE << 8 | LTC2937_V3_OV_SV_FAULT_SUBADDR)
#define LTC2937_V3_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V3_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V3_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V3_UV_SV_FAULT_SIZE 1
#define LTC2937_V3_UV_SV_FAULT_OFFSET 4
#define LTC2937_V3_UV_SV_FAULT_MSK 16
#define LTC2937_V3_UV_SV_FAULT (LTC2937_V3_UV_SV_FAULT_OFFSET << 12 | LTC2937_V3_UV_SV_FAULT_SIZE << 8 | LTC2937_V3_UV_SV_FAULT_SUBADDR)
#define LTC2937_V3_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V3_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V2_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V2_OV_SV_FAULT_SIZE 1
#define LTC2937_V2_OV_SV_FAULT_OFFSET 3
#define LTC2937_V2_OV_SV_FAULT_MSK 8
#define LTC2937_V2_OV_SV_FAULT (LTC2937_V2_OV_SV_FAULT_OFFSET << 12 | LTC2937_V2_OV_SV_FAULT_SIZE << 8 | LTC2937_V2_OV_SV_FAULT_SUBADDR)
#define LTC2937_V2_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V2_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V2_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V2_UV_SV_FAULT_SIZE 1
#define LTC2937_V2_UV_SV_FAULT_OFFSET 2
#define LTC2937_V2_UV_SV_FAULT_MSK 4
#define LTC2937_V2_UV_SV_FAULT (LTC2937_V2_UV_SV_FAULT_OFFSET << 12 | LTC2937_V2_UV_SV_FAULT_SIZE << 8 | LTC2937_V2_UV_SV_FAULT_SUBADDR)
#define LTC2937_V2_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V2_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V1_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V1_OV_SV_FAULT_SIZE 1
#define LTC2937_V1_OV_SV_FAULT_OFFSET 1
#define LTC2937_V1_OV_SV_FAULT_MSK 2
#define LTC2937_V1_OV_SV_FAULT (LTC2937_V1_OV_SV_FAULT_OFFSET << 12 | LTC2937_V1_OV_SV_FAULT_SIZE << 8 | LTC2937_V1_OV_SV_FAULT_SUBADDR)
#define LTC2937_V1_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V1_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_V1_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_STATUS_HISTORY_CMD
#define LTC2937_V1_UV_SV_FAULT_SIZE 1
#define LTC2937_V1_UV_SV_FAULT_OFFSET 0
#define LTC2937_V1_UV_SV_FAULT_MSK 1
#define LTC2937_V1_UV_SV_FAULT (LTC2937_V1_UV_SV_FAULT_OFFSET << 12 | LTC2937_V1_UV_SV_FAULT_SIZE << 8 | LTC2937_V1_UV_SV_FAULT_SUBADDR)
#define LTC2937_V1_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_V1_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1

/* CommandCode: CLEAR_ALERTB_CMD */
/* Contains Bit Fields
 *    CLEAR_ALERTB -  Release the ALERTB pin.
*/
#define LTC2937_CLEAR_ALERTB_CMD 40
#define LTC2937_CLEAR_ALERTB_SUBADDR LTC2937_CLEAR_ALERTB_CMD
#define LTC2937_CLEAR_ALERTB_SIZE 16
#define LTC2937_CLEAR_ALERTB_OFFSET 0
#define LTC2937_CLEAR_ALERTB_MSK 65535
#define LTC2937_CLEAR_ALERTB (LTC2937_CLEAR_ALERTB_OFFSET << 12 | LTC2937_CLEAR_ALERTB_SIZE << 8 | LTC2937_CLEAR_ALERTB_SUBADDR)

/* CommandCode: STATUS_INFORMATION_CMD */
/* Contains Bit Fields
 *    SF_CHANNEL -  Reports the channel responsible for a sequence fault. If multiple channels fault, the lowest channel is reported.
 *    MB_STATE -  Monitor Backup Status.
 *    LOCAL_SEQ_STATUS -  Addressed Device Sequencing Status.
 *    GROUP_SEQ_STATUS -  Group Sequencing Status.
 *    SEQ_UP_FAULT -  Maximum Turn_on time Fault.
 *    SEQ_DOWN_FAULT -  Maximum Turn_off time Fault.
 *    OV_FAULT -  Supervisor fault by mapped OV channel.
 *    UV_FAULT -  Supervisor fault by mapped UV channel.
 *    SV_FAULT -  Supervisor Fault Status.
 *    DISCHARGE -  Sequenced channel group discharge status.
 *    SEQ_CONTROL_FAULT -  Control Fault Status.
 *    OTHER_FAULT -  External or SHARE_CLK fault status.
*/
#define LTC2937_STATUS_INFORMATION_CMD 41
#define LTC2937_SF_CHANNEL_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_SF_CHANNEL_SIZE 3
#define LTC2937_SF_CHANNEL_OFFSET 13
#define LTC2937_SF_CHANNEL_MSK 57344
#define LTC2937_SF_CHANNEL (LTC2937_SF_CHANNEL_OFFSET << 12 | LTC2937_SF_CHANNEL_SIZE << 8 | LTC2937_SF_CHANNEL_SUBADDR)
#define LTC2937_SF_CHANNEL_PRESET_NONE 0
#define LTC2937_SF_CHANNEL_PRESET_V1 1
#define LTC2937_SF_CHANNEL_PRESET_V2 2
#define LTC2937_SF_CHANNEL_PRESET_V3 3
#define LTC2937_SF_CHANNEL_PRESET_V4 4
#define LTC2937_SF_CHANNEL_PRESET_V5 5
#define LTC2937_SF_CHANNEL_PRESET_V6 6
#define LTC2937_SF_CHANNEL_PRESET_UNDEFINED 7
#define LTC2937_MB_STATE_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_MB_STATE_SIZE 1
#define LTC2937_MB_STATE_OFFSET 12
#define LTC2937_MB_STATE_MSK 4096
#define LTC2937_MB_STATE (LTC2937_MB_STATE_OFFSET << 12 | LTC2937_MB_STATE_SIZE << 8 | LTC2937_MB_STATE_SUBADDR)
#define LTC2937_MB_STATE_PRESET_EMPTY 0
#define LTC2937_MB_STATE_PRESET_WRITTEN 1
#define LTC2937_LOCAL_SEQ_STATUS_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_LOCAL_SEQ_STATUS_SIZE 2
#define LTC2937_LOCAL_SEQ_STATUS_OFFSET 10
#define LTC2937_LOCAL_SEQ_STATUS_MSK 3072
#define LTC2937_LOCAL_SEQ_STATUS (LTC2937_LOCAL_SEQ_STATUS_OFFSET << 12 | LTC2937_LOCAL_SEQ_STATUS_SIZE << 8 | LTC2937_LOCAL_SEQ_STATUS_SUBADDR)
#define LTC2937_LOCAL_SEQ_STATUS_PRESET_SEQUENCE_DOWN_DONE 0
#define LTC2937_LOCAL_SEQ_STATUS_PRESET_SEQUENCE_UP_IN_PROGRESS 1
#define LTC2937_LOCAL_SEQ_STATUS_PRESET_SEQUENCE_UP_DONE 3
#define LTC2937_LOCAL_SEQ_STATUS_PRESET_SEQUENCE_DOWN_IN_PROGRESS 2
#define LTC2937_GROUP_SEQ_STATUS_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_GROUP_SEQ_STATUS_SIZE 2
#define LTC2937_GROUP_SEQ_STATUS_OFFSET 8
#define LTC2937_GROUP_SEQ_STATUS_MSK 768
#define LTC2937_GROUP_SEQ_STATUS (LTC2937_GROUP_SEQ_STATUS_OFFSET << 12 | LTC2937_GROUP_SEQ_STATUS_SIZE << 8 | LTC2937_GROUP_SEQ_STATUS_SUBADDR)
#define LTC2937_GROUP_SEQ_STATUS_PRESET_SEQUENCE_DOWN_DONE 0
#define LTC2937_GROUP_SEQ_STATUS_PRESET_SEQUENCE_UP_IN_PROGRESS 1
#define LTC2937_GROUP_SEQ_STATUS_PRESET_SEQUENCE_UP_DONE 3
#define LTC2937_GROUP_SEQ_STATUS_PRESET_SEQUENCE_DOWN_IN_PROGRESS 2
#define LTC2937_SEQ_UP_FAULT_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_SEQ_UP_FAULT_SIZE 1
#define LTC2937_SEQ_UP_FAULT_OFFSET 7
#define LTC2937_SEQ_UP_FAULT_MSK 128
#define LTC2937_SEQ_UP_FAULT (LTC2937_SEQ_UP_FAULT_OFFSET << 12 | LTC2937_SEQ_UP_FAULT_SIZE << 8 | LTC2937_SEQ_UP_FAULT_SUBADDR)
#define LTC2937_SEQ_UP_FAULT_PRESET_NO_FAULT 0
#define LTC2937_SEQ_UP_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_SEQ_DOWN_FAULT_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_SEQ_DOWN_FAULT_SIZE 1
#define LTC2937_SEQ_DOWN_FAULT_OFFSET 6
#define LTC2937_SEQ_DOWN_FAULT_MSK 64
#define LTC2937_SEQ_DOWN_FAULT (LTC2937_SEQ_DOWN_FAULT_OFFSET << 12 | LTC2937_SEQ_DOWN_FAULT_SIZE << 8 | LTC2937_SEQ_DOWN_FAULT_SUBADDR)
#define LTC2937_SEQ_DOWN_FAULT_PRESET_NO_FAULT 0
#define LTC2937_SEQ_DOWN_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_OV_FAULT_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_OV_FAULT_SIZE 1
#define LTC2937_OV_FAULT_OFFSET 5
#define LTC2937_OV_FAULT_MSK 32
#define LTC2937_OV_FAULT (LTC2937_OV_FAULT_OFFSET << 12 | LTC2937_OV_FAULT_SIZE << 8 | LTC2937_OV_FAULT_SUBADDR)
#define LTC2937_OV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_OV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_UV_FAULT_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_UV_FAULT_SIZE 1
#define LTC2937_UV_FAULT_OFFSET 4
#define LTC2937_UV_FAULT_MSK 16
#define LTC2937_UV_FAULT (LTC2937_UV_FAULT_OFFSET << 12 | LTC2937_UV_FAULT_SIZE << 8 | LTC2937_UV_FAULT_SUBADDR)
#define LTC2937_UV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_UV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_SV_FAULT_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_SV_FAULT_SIZE 1
#define LTC2937_SV_FAULT_OFFSET 3
#define LTC2937_SV_FAULT_MSK 8
#define LTC2937_SV_FAULT (LTC2937_SV_FAULT_OFFSET << 12 | LTC2937_SV_FAULT_SIZE << 8 | LTC2937_SV_FAULT_SUBADDR)
#define LTC2937_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_DISCHARGE_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_DISCHARGE_SIZE 1
#define LTC2937_DISCHARGE_OFFSET 2
#define LTC2937_DISCHARGE_MSK 4
#define LTC2937_DISCHARGE (LTC2937_DISCHARGE_OFFSET << 12 | LTC2937_DISCHARGE_SIZE << 8 | LTC2937_DISCHARGE_SUBADDR)
#define LTC2937_DISCHARGE_PRESET_ONE_OR_MORE_SEQUENCED_CHANNELS_NOT_DISCHARGED 0
#define LTC2937_DISCHARGE_PRESET_ALL_SEQUENCED_CHANNELS_ARE_BELOW_DISCHARGE_THRESHOLDS 1
#define LTC2937_SEQ_CONTROL_FAULT_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_SEQ_CONTROL_FAULT_SIZE 1
#define LTC2937_SEQ_CONTROL_FAULT_OFFSET 1
#define LTC2937_SEQ_CONTROL_FAULT_MSK 2
#define LTC2937_SEQ_CONTROL_FAULT (LTC2937_SEQ_CONTROL_FAULT_OFFSET << 12 | LTC2937_SEQ_CONTROL_FAULT_SIZE << 8 | LTC2937_SEQ_CONTROL_FAULT_SUBADDR)
#define LTC2937_SEQ_CONTROL_FAULT_PRESET_NO_FAULT 0
#define LTC2937_SEQ_CONTROL_FAULT_PRESET_FAULT 1
#define LTC2937_OTHER_FAULT_SUBADDR LTC2937_STATUS_INFORMATION_CMD
#define LTC2937_OTHER_FAULT_SIZE 1
#define LTC2937_OTHER_FAULT_OFFSET 0
#define LTC2937_OTHER_FAULT_MSK 1
#define LTC2937_OTHER_FAULT (LTC2937_OTHER_FAULT_OFFSET << 12 | LTC2937_OTHER_FAULT_SIZE << 8 | LTC2937_OTHER_FAULT_SUBADDR)
#define LTC2937_OTHER_FAULT_PRESET_NO_FAULT 0
#define LTC2937_OTHER_FAULT_PRESET_FAULT_OCCURRED 1

/* CommandCode: BREAK_POINT_CMD */
/* Contains Bit Fields
 *    BP_ENABLE -  Break Point Enable.
 *    BP_VALUE -  Break Point Sequence Position Value.
*/
#define LTC2937_BREAK_POINT_CMD 42
#define LTC2937_BP_ENABLE_SUBADDR LTC2937_BREAK_POINT_CMD
#define LTC2937_BP_ENABLE_SIZE 1
#define LTC2937_BP_ENABLE_OFFSET 10
#define LTC2937_BP_ENABLE_MSK 1024
#define LTC2937_BP_ENABLE (LTC2937_BP_ENABLE_OFFSET << 12 | LTC2937_BP_ENABLE_SIZE << 8 | LTC2937_BP_ENABLE_SUBADDR)
#define LTC2937_BP_ENABLE_PRESET_BREAK_POINT_OFF 0
#define LTC2937_BP_ENABLE_PRESET_BREAK_POINT_ON 1
#define LTC2937_BP_VALUE_SUBADDR LTC2937_BREAK_POINT_CMD
#define LTC2937_BP_VALUE_SIZE 10
#define LTC2937_BP_VALUE_OFFSET 0
#define LTC2937_BP_VALUE_MSK 1023
#define LTC2937_BP_VALUE (LTC2937_BP_VALUE_OFFSET << 12 | LTC2937_BP_VALUE_SIZE << 8 | LTC2937_BP_VALUE_SUBADDR)

/* CommandCode: SEQ_POSITION_COUNT_CMD */
/* Contains Bit Fields
 *    SP_BP_TEST -  Compare sp_count with bp_value.
 *    SP_COUNT -  Sequence Position Count.
*/
#define LTC2937_SEQ_POSITION_COUNT_CMD 43
#define LTC2937_SP_BP_TEST_SUBADDR LTC2937_SEQ_POSITION_COUNT_CMD
#define LTC2937_SP_BP_TEST_SIZE 1
#define LTC2937_SP_BP_TEST_OFFSET 10
#define LTC2937_SP_BP_TEST_MSK 1024
#define LTC2937_SP_BP_TEST (LTC2937_SP_BP_TEST_OFFSET << 12 | LTC2937_SP_BP_TEST_SIZE << 8 | LTC2937_SP_BP_TEST_SUBADDR)
#define LTC2937_SP_BP_TEST_PRESET_NOT_EQUAL 0
#define LTC2937_SP_BP_TEST_PRESET_EQUAL 1
#define LTC2937_SP_COUNT_SUBADDR LTC2937_SEQ_POSITION_COUNT_CMD
#define LTC2937_SP_COUNT_SIZE 10
#define LTC2937_SP_COUNT_OFFSET 0
#define LTC2937_SP_COUNT_MSK 1023
#define LTC2937_SP_COUNT (LTC2937_SP_COUNT_OFFSET << 12 | LTC2937_SP_COUNT_SIZE << 8 | LTC2937_SP_COUNT_SUBADDR)

/* CommandCode: STORE_CMD */
/* Contains Bit Fields
 *    STORE -  Write volatile memory into EEPROM
*/
#define LTC2937_STORE_CMD 44
#define LTC2937_STORE_SUBADDR LTC2937_STORE_CMD
#define LTC2937_STORE_SIZE 16
#define LTC2937_STORE_OFFSET 0
#define LTC2937_STORE_MSK 65535
#define LTC2937_STORE (LTC2937_STORE_OFFSET << 12 | LTC2937_STORE_SIZE << 8 | LTC2937_STORE_SUBADDR)

/* CommandCode: RESTORE_CMD */
/* Contains Bit Fields
 *    RESTORE -  Move EEPROM contents to volatile memory.
*/
#define LTC2937_RESTORE_CMD 45
#define LTC2937_RESTORE_SUBADDR LTC2937_RESTORE_CMD
#define LTC2937_RESTORE_SIZE 16
#define LTC2937_RESTORE_OFFSET 0
#define LTC2937_RESTORE_MSK 65535
#define LTC2937_RESTORE (LTC2937_RESTORE_OFFSET << 12 | LTC2937_RESTORE_SIZE << 8 | LTC2937_RESTORE_SUBADDR)

/* CommandCode: CLEAR_CMD */
/* Contains Bit Fields
 *    CLEAR -  Clears status, fault and volatile history information. Resets sequencing state machine.
*/
#define LTC2937_CLEAR_CMD 46
#define LTC2937_CLEAR_SUBADDR LTC2937_CLEAR_CMD
#define LTC2937_CLEAR_SIZE 16
#define LTC2937_CLEAR_OFFSET 0
#define LTC2937_CLEAR_MSK 65535
#define LTC2937_CLEAR (LTC2937_CLEAR_OFFSET << 12 | LTC2937_CLEAR_SIZE << 8 | LTC2937_CLEAR_SUBADDR)

/* CommandCode: MONITOR_BACKUP_CMD */
/* Contains Bit Fields
 *    BU_SF_CHAN -  Reports the channel responsible for a sequence fault. If multiple channels fault, the lowest channel is reported.
 *    BU_SVF_STATE -  Supervisor Fault status backup.
 *    BU_V6_OV_SV_FAULT -  V6 OV Supervisor Fault backup.
 *    BU_V6_UV_SV_FAULT -  V6 UV Supervisor Fault backup.
 *    BU_V5_OV_SV_FAULT -  V5 OV Supervisor Fault backup.
 *    BU_V5_UV_SV_FAULT -  V5 UV Supervisor Fault backup.
 *    BU_V4_OV_SV_FAULT -  V4 OV Supervisor Fault backup.
 *    BU_V4_UV_SV_FAULT -  V4 UV Supervisor Fault backup.
 *    BU_V3_OV_SV_FAULT -  V3 OV Supervisor Fault backup.
 *    BU_V3_UV_SV_FAULT -  V3 UV Supervisor Fault backup.
 *    BU_V2_OV_SV_FAULT -  V2 OV Supervisor Fault backup.
 *    BU_V2_UV_SV_FAULT -  V2 UV Supervisor Fault backup.
 *    BU_V1_OV_SV_FAULT -  V1 OV Supervisor Fault backup.
 *    BU_V1_UV_SV_FAULT -  V1 UV Supervisor Fault backup.
*/
#define LTC2937_MONITOR_BACKUP_CMD 47
#define LTC2937_BU_SF_CHAN_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_SF_CHAN_SIZE 3
#define LTC2937_BU_SF_CHAN_OFFSET 13
#define LTC2937_BU_SF_CHAN_MSK 57344
#define LTC2937_BU_SF_CHAN (LTC2937_BU_SF_CHAN_OFFSET << 12 | LTC2937_BU_SF_CHAN_SIZE << 8 | LTC2937_BU_SF_CHAN_SUBADDR)
#define LTC2937_BU_SF_CHAN_PRESET_NONE 0
#define LTC2937_BU_SF_CHAN_PRESET_V1 1
#define LTC2937_BU_SF_CHAN_PRESET_V2 2
#define LTC2937_BU_SF_CHAN_PRESET_V3 3
#define LTC2937_BU_SF_CHAN_PRESET_V4 4
#define LTC2937_BU_SF_CHAN_PRESET_V5 5
#define LTC2937_BU_SF_CHAN_PRESET_V6 6
#define LTC2937_BU_SF_CHAN_PRESET_UNDEFINED 7
#define LTC2937_BU_SVF_STATE_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_SVF_STATE_SIZE 1
#define LTC2937_BU_SVF_STATE_OFFSET 12
#define LTC2937_BU_SVF_STATE_MSK 4096
#define LTC2937_BU_SVF_STATE (LTC2937_BU_SVF_STATE_OFFSET << 12 | LTC2937_BU_SVF_STATE_SIZE << 8 | LTC2937_BU_SVF_STATE_SUBADDR)
#define LTC2937_BU_SVF_STATE_PRESET_SUPEVISOR_FAULT_HAS_NOT_OCCURRED 0
#define LTC2937_BU_SVF_STATE_PRESET_SUPERVISOR_FAULT_HAS_OCCURRED 1
#define LTC2937_BU_V6_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V6_OV_SV_FAULT_SIZE 1
#define LTC2937_BU_V6_OV_SV_FAULT_OFFSET 11
#define LTC2937_BU_V6_OV_SV_FAULT_MSK 2048
#define LTC2937_BU_V6_OV_SV_FAULT (LTC2937_BU_V6_OV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V6_OV_SV_FAULT_SIZE << 8 | LTC2937_BU_V6_OV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V6_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V6_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V6_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V6_UV_SV_FAULT_SIZE 1
#define LTC2937_BU_V6_UV_SV_FAULT_OFFSET 10
#define LTC2937_BU_V6_UV_SV_FAULT_MSK 1024
#define LTC2937_BU_V6_UV_SV_FAULT (LTC2937_BU_V6_UV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V6_UV_SV_FAULT_SIZE << 8 | LTC2937_BU_V6_UV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V6_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V6_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V5_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V5_OV_SV_FAULT_SIZE 1
#define LTC2937_BU_V5_OV_SV_FAULT_OFFSET 9
#define LTC2937_BU_V5_OV_SV_FAULT_MSK 512
#define LTC2937_BU_V5_OV_SV_FAULT (LTC2937_BU_V5_OV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V5_OV_SV_FAULT_SIZE << 8 | LTC2937_BU_V5_OV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V5_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V5_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V5_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V5_UV_SV_FAULT_SIZE 1
#define LTC2937_BU_V5_UV_SV_FAULT_OFFSET 8
#define LTC2937_BU_V5_UV_SV_FAULT_MSK 256
#define LTC2937_BU_V5_UV_SV_FAULT (LTC2937_BU_V5_UV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V5_UV_SV_FAULT_SIZE << 8 | LTC2937_BU_V5_UV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V5_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V5_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V4_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V4_OV_SV_FAULT_SIZE 1
#define LTC2937_BU_V4_OV_SV_FAULT_OFFSET 7
#define LTC2937_BU_V4_OV_SV_FAULT_MSK 128
#define LTC2937_BU_V4_OV_SV_FAULT (LTC2937_BU_V4_OV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V4_OV_SV_FAULT_SIZE << 8 | LTC2937_BU_V4_OV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V4_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V4_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V4_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V4_UV_SV_FAULT_SIZE 1
#define LTC2937_BU_V4_UV_SV_FAULT_OFFSET 6
#define LTC2937_BU_V4_UV_SV_FAULT_MSK 64
#define LTC2937_BU_V4_UV_SV_FAULT (LTC2937_BU_V4_UV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V4_UV_SV_FAULT_SIZE << 8 | LTC2937_BU_V4_UV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V4_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V4_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V3_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V3_OV_SV_FAULT_SIZE 1
#define LTC2937_BU_V3_OV_SV_FAULT_OFFSET 5
#define LTC2937_BU_V3_OV_SV_FAULT_MSK 32
#define LTC2937_BU_V3_OV_SV_FAULT (LTC2937_BU_V3_OV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V3_OV_SV_FAULT_SIZE << 8 | LTC2937_BU_V3_OV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V3_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V3_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V3_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V3_UV_SV_FAULT_SIZE 1
#define LTC2937_BU_V3_UV_SV_FAULT_OFFSET 4
#define LTC2937_BU_V3_UV_SV_FAULT_MSK 16
#define LTC2937_BU_V3_UV_SV_FAULT (LTC2937_BU_V3_UV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V3_UV_SV_FAULT_SIZE << 8 | LTC2937_BU_V3_UV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V3_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V3_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V2_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V2_OV_SV_FAULT_SIZE 1
#define LTC2937_BU_V2_OV_SV_FAULT_OFFSET 3
#define LTC2937_BU_V2_OV_SV_FAULT_MSK 8
#define LTC2937_BU_V2_OV_SV_FAULT (LTC2937_BU_V2_OV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V2_OV_SV_FAULT_SIZE << 8 | LTC2937_BU_V2_OV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V2_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V2_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V2_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V2_UV_SV_FAULT_SIZE 1
#define LTC2937_BU_V2_UV_SV_FAULT_OFFSET 2
#define LTC2937_BU_V2_UV_SV_FAULT_MSK 4
#define LTC2937_BU_V2_UV_SV_FAULT (LTC2937_BU_V2_UV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V2_UV_SV_FAULT_SIZE << 8 | LTC2937_BU_V2_UV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V2_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V2_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V1_OV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V1_OV_SV_FAULT_SIZE 1
#define LTC2937_BU_V1_OV_SV_FAULT_OFFSET 1
#define LTC2937_BU_V1_OV_SV_FAULT_MSK 2
#define LTC2937_BU_V1_OV_SV_FAULT (LTC2937_BU_V1_OV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V1_OV_SV_FAULT_SIZE << 8 | LTC2937_BU_V1_OV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V1_OV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V1_OV_SV_FAULT_PRESET_FAULT_OCCURRED 1
#define LTC2937_BU_V1_UV_SV_FAULT_SUBADDR LTC2937_MONITOR_BACKUP_CMD
#define LTC2937_BU_V1_UV_SV_FAULT_SIZE 1
#define LTC2937_BU_V1_UV_SV_FAULT_OFFSET 0
#define LTC2937_BU_V1_UV_SV_FAULT_MSK 1
#define LTC2937_BU_V1_UV_SV_FAULT (LTC2937_BU_V1_UV_SV_FAULT_OFFSET << 12 | LTC2937_BU_V1_UV_SV_FAULT_SIZE << 8 | LTC2937_BU_V1_UV_SV_FAULT_SUBADDR)
#define LTC2937_BU_V1_UV_SV_FAULT_PRESET_NO_FAULT 0
#define LTC2937_BU_V1_UV_SV_FAULT_PRESET_FAULT_OCCURRED 1

/* CommandCode: MONITOR_STATUS_CMD */
/* Contains Bit Fields
 *    MARGIN_STATUS -  Logical representation of external margb input and/or i2c margin bit.
 *    RSTB_STATUS -  Status of the RSTB pin.
 *    V6_OV_STATUS -  V6 OV comparator live status.
 *    V6_UV_STATUS -  V6 UV comparator live status.
 *    V5_OV_STATUS -  V5 OV comparator live status.
 *    V5_UV_STATUS -  V5 UV comparator live status.
 *    V4_OV_STATUS -  V4 OV comparator live status.
 *    V4_UV_STATUS -  V4 UV comparator live status.
 *    V3_OV_STATUS -  V3 OV comparator live status.
 *    V3_UV_STATUS -  V3 UV comparator live status.
 *    V2_OV_STATUS -  V2 OV comparator live status.
 *    V2_UV_STATUS -  V2 UV comparator live status.
 *    V1_OV_STATUS -  V1 OV comparator live status.
 *    V1_UV_STATUS -  V1 UV comparator live status.
*/
#define LTC2937_MONITOR_STATUS_CMD 48
#define LTC2937_MARGIN_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_MARGIN_STATUS_SIZE 1
#define LTC2937_MARGIN_STATUS_OFFSET 13
#define LTC2937_MARGIN_STATUS_MSK 8192
#define LTC2937_MARGIN_STATUS (LTC2937_MARGIN_STATUS_OFFSET << 12 | LTC2937_MARGIN_STATUS_SIZE << 8 | LTC2937_MARGIN_STATUS_SUBADDR)
#define LTC2937_MARGIN_STATUS_PRESET_MARGIN_FUNCTION_INACTIVE 0
#define LTC2937_MARGIN_STATUS_PRESET_MARGIN_FUNCTION_ACTIVE 1
#define LTC2937_RSTB_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_RSTB_STATUS_SIZE 1
#define LTC2937_RSTB_STATUS_OFFSET 12
#define LTC2937_RSTB_STATUS_MSK 4096
#define LTC2937_RSTB_STATUS (LTC2937_RSTB_STATUS_OFFSET << 12 | LTC2937_RSTB_STATUS_SIZE << 8 | LTC2937_RSTB_STATUS_SUBADDR)
#define LTC2937_RSTB_STATUS_PRESET_RSTB_IS_HIGH 0
#define LTC2937_RSTB_STATUS_PRESET_RSTB_IS_LOW 1
#define LTC2937_V6_OV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V6_OV_STATUS_SIZE 1
#define LTC2937_V6_OV_STATUS_OFFSET 11
#define LTC2937_V6_OV_STATUS_MSK 2048
#define LTC2937_V6_OV_STATUS (LTC2937_V6_OV_STATUS_OFFSET << 12 | LTC2937_V6_OV_STATUS_SIZE << 8 | LTC2937_V6_OV_STATUS_SUBADDR)
#define LTC2937_V6_OV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V6_OV_STATUS_PRESET_HIGH_LIMIT_VIOLATION 1
#define LTC2937_V6_UV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V6_UV_STATUS_SIZE 1
#define LTC2937_V6_UV_STATUS_OFFSET 10
#define LTC2937_V6_UV_STATUS_MSK 1024
#define LTC2937_V6_UV_STATUS (LTC2937_V6_UV_STATUS_OFFSET << 12 | LTC2937_V6_UV_STATUS_SIZE << 8 | LTC2937_V6_UV_STATUS_SUBADDR)
#define LTC2937_V6_UV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V6_UV_STATUS_PRESET_LOW_LIMIT_VIOLATION 1
#define LTC2937_V5_OV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V5_OV_STATUS_SIZE 1
#define LTC2937_V5_OV_STATUS_OFFSET 9
#define LTC2937_V5_OV_STATUS_MSK 512
#define LTC2937_V5_OV_STATUS (LTC2937_V5_OV_STATUS_OFFSET << 12 | LTC2937_V5_OV_STATUS_SIZE << 8 | LTC2937_V5_OV_STATUS_SUBADDR)
#define LTC2937_V5_OV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V5_OV_STATUS_PRESET_HIGH_LIMIT_VIOLATION 1
#define LTC2937_V5_UV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V5_UV_STATUS_SIZE 1
#define LTC2937_V5_UV_STATUS_OFFSET 8
#define LTC2937_V5_UV_STATUS_MSK 256
#define LTC2937_V5_UV_STATUS (LTC2937_V5_UV_STATUS_OFFSET << 12 | LTC2937_V5_UV_STATUS_SIZE << 8 | LTC2937_V5_UV_STATUS_SUBADDR)
#define LTC2937_V5_UV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V5_UV_STATUS_PRESET_LOW_LIMIT_VIOLATION 1
#define LTC2937_V4_OV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V4_OV_STATUS_SIZE 1
#define LTC2937_V4_OV_STATUS_OFFSET 7
#define LTC2937_V4_OV_STATUS_MSK 128
#define LTC2937_V4_OV_STATUS (LTC2937_V4_OV_STATUS_OFFSET << 12 | LTC2937_V4_OV_STATUS_SIZE << 8 | LTC2937_V4_OV_STATUS_SUBADDR)
#define LTC2937_V4_OV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V4_OV_STATUS_PRESET_HIGH_LIMIT_VIOLATION 1
#define LTC2937_V4_UV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V4_UV_STATUS_SIZE 1
#define LTC2937_V4_UV_STATUS_OFFSET 6
#define LTC2937_V4_UV_STATUS_MSK 64
#define LTC2937_V4_UV_STATUS (LTC2937_V4_UV_STATUS_OFFSET << 12 | LTC2937_V4_UV_STATUS_SIZE << 8 | LTC2937_V4_UV_STATUS_SUBADDR)
#define LTC2937_V4_UV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V4_UV_STATUS_PRESET_LOW_LIMIT_VIOLATION 1
#define LTC2937_V3_OV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V3_OV_STATUS_SIZE 1
#define LTC2937_V3_OV_STATUS_OFFSET 5
#define LTC2937_V3_OV_STATUS_MSK 32
#define LTC2937_V3_OV_STATUS (LTC2937_V3_OV_STATUS_OFFSET << 12 | LTC2937_V3_OV_STATUS_SIZE << 8 | LTC2937_V3_OV_STATUS_SUBADDR)
#define LTC2937_V3_OV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V3_OV_STATUS_PRESET_HIGH_LIMIT_VIOLATION 1
#define LTC2937_V3_UV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V3_UV_STATUS_SIZE 1
#define LTC2937_V3_UV_STATUS_OFFSET 4
#define LTC2937_V3_UV_STATUS_MSK 16
#define LTC2937_V3_UV_STATUS (LTC2937_V3_UV_STATUS_OFFSET << 12 | LTC2937_V3_UV_STATUS_SIZE << 8 | LTC2937_V3_UV_STATUS_SUBADDR)
#define LTC2937_V3_UV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V3_UV_STATUS_PRESET_LOW_LIMIT_VIOLATION 1
#define LTC2937_V2_OV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V2_OV_STATUS_SIZE 1
#define LTC2937_V2_OV_STATUS_OFFSET 3
#define LTC2937_V2_OV_STATUS_MSK 8
#define LTC2937_V2_OV_STATUS (LTC2937_V2_OV_STATUS_OFFSET << 12 | LTC2937_V2_OV_STATUS_SIZE << 8 | LTC2937_V2_OV_STATUS_SUBADDR)
#define LTC2937_V2_OV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V2_OV_STATUS_PRESET_HIGH_LIMIT_VIOLATION 1
#define LTC2937_V2_UV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V2_UV_STATUS_SIZE 1
#define LTC2937_V2_UV_STATUS_OFFSET 2
#define LTC2937_V2_UV_STATUS_MSK 4
#define LTC2937_V2_UV_STATUS (LTC2937_V2_UV_STATUS_OFFSET << 12 | LTC2937_V2_UV_STATUS_SIZE << 8 | LTC2937_V2_UV_STATUS_SUBADDR)
#define LTC2937_V2_UV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V2_UV_STATUS_PRESET_LOW_LIMIT_VIOLATION 1
#define LTC2937_V1_OV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V1_OV_STATUS_SIZE 1
#define LTC2937_V1_OV_STATUS_OFFSET 1
#define LTC2937_V1_OV_STATUS_MSK 2
#define LTC2937_V1_OV_STATUS (LTC2937_V1_OV_STATUS_OFFSET << 12 | LTC2937_V1_OV_STATUS_SIZE << 8 | LTC2937_V1_OV_STATUS_SUBADDR)
#define LTC2937_V1_OV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V1_OV_STATUS_PRESET_HIGH_LIMIT_VIOLATION 1
#define LTC2937_V1_UV_STATUS_SUBADDR LTC2937_MONITOR_STATUS_CMD
#define LTC2937_V1_UV_STATUS_SIZE 1
#define LTC2937_V1_UV_STATUS_OFFSET 0
#define LTC2937_V1_UV_STATUS_MSK 1
#define LTC2937_V1_UV_STATUS (LTC2937_V1_UV_STATUS_OFFSET << 12 | LTC2937_V1_UV_STATUS_SIZE << 8 | LTC2937_V1_UV_STATUS_SUBADDR)
#define LTC2937_V1_UV_STATUS_PRESET_NO_VIOLATION 0
#define LTC2937_V1_UV_STATUS_PRESET_LOW_LIMIT_VIOLATION 1

/* CommandCode: DEVICE_ID_CMD */
/* Contains Bit Fields
 *    DEVICE_ID -  Contents of DEVICE_ID = 0x2937
*/
#define LTC2937_DEVICE_ID_CMD 49
#define LTC2937_DEVICE_ID_SUBADDR LTC2937_DEVICE_ID_CMD
#define LTC2937_DEVICE_ID_SIZE 16
#define LTC2937_DEVICE_ID_OFFSET 0
#define LTC2937_DEVICE_ID_MSK 65535
#define LTC2937_DEVICE_ID (LTC2937_DEVICE_ID_OFFSET << 12 | LTC2937_DEVICE_ID_SIZE << 8 | LTC2937_DEVICE_ID_SUBADDR)

#endif
