Analysis & Synthesis report for lab8
Tue Dec 08 19:32:28 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab8|last_keycode
  9. State Machine - |lab8|gamestate:game|state
 10. State Machine - |lab8|bird:bird_instance|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: vga_controller:vgasync_instance
 18. Parameter Settings for User Entity Instance: pipe:pipe_i[0].pipe_instance
 19. Parameter Settings for User Entity Instance: pipe:pipe_i[0].pipe_instance|random:rand_instance
 20. Parameter Settings for User Entity Instance: pipe:pipe_i[1].pipe_instance
 21. Parameter Settings for User Entity Instance: pipe:pipe_i[1].pipe_instance|random:rand_instance
 22. Parameter Settings for User Entity Instance: pipe:pipe_i[2].pipe_instance
 23. Parameter Settings for User Entity Instance: pipe:pipe_i[2].pipe_instance|random:rand_instance
 24. Parameter Settings for User Entity Instance: pipe:pipe_i[3].pipe_instance
 25. Parameter Settings for User Entity Instance: pipe:pipe_i[3].pipe_instance|random:rand_instance
 26. Parameter Settings for User Entity Instance: tristate:tr0
 27. Parameter Settings for User Entity Instance: bird:bird_instance
 28. Parameter Settings for User Entity Instance: flapper:flap_instance
 29. Parameter Settings for Inferred Entity Instance: pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0
 31. Parameter Settings for Inferred Entity Instance: pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "Mem2IO:memory_subsystem"
 35. Port Connectivity Checks: "pipe:pipe_i[3].pipe_instance"
 36. Port Connectivity Checks: "pipe:pipe_i[2].pipe_instance"
 37. Port Connectivity Checks: "pipe:pipe_i[1].pipe_instance"
 38. Port Connectivity Checks: "pipe:pipe_i[0].pipe_instance|random:rand_instance"
 39. Port Connectivity Checks: "pipe:pipe_i[0].pipe_instance"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 08 19:32:28 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; lab8                                       ;
; Top-level Entity Name              ; lab8                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 5,628                                      ;
;     Total combinational functions  ; 5,598                                      ;
;     Dedicated logic registers      ; 240                                        ;
; Total registers                    ; 240                                        ;
; Total pins                         ; 196                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab8               ; lab8               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; fireball.sv                      ; yes             ; User SystemVerilog HDL File        ; F:/final_project/fireball.sv                                           ;         ;
; zero.sv                          ; yes             ; User SystemVerilog HDL File        ; F:/final_project/zero.sv                                               ;         ;
; two.sv                           ; yes             ; User SystemVerilog HDL File        ; F:/final_project/two.sv                                                ;         ;
; three.sv                         ; yes             ; User SystemVerilog HDL File        ; F:/final_project/three.sv                                              ;         ;
; six.sv                           ; yes             ; User SystemVerilog HDL File        ; F:/final_project/six.sv                                                ;         ;
; seven.sv                         ; yes             ; User SystemVerilog HDL File        ; F:/final_project/seven.sv                                              ;         ;
; one.sv                           ; yes             ; User SystemVerilog HDL File        ; F:/final_project/one.sv                                                ;         ;
; nine.sv                          ; yes             ; User SystemVerilog HDL File        ; F:/final_project/nine.sv                                               ;         ;
; four.sv                          ; yes             ; User SystemVerilog HDL File        ; F:/final_project/four.sv                                               ;         ;
; five.sv                          ; yes             ; User SystemVerilog HDL File        ; F:/final_project/five.sv                                               ;         ;
; eight.sv                         ; yes             ; User SystemVerilog HDL File        ; F:/final_project/eight.sv                                              ;         ;
; tristate.sv                      ; yes             ; User SystemVerilog HDL File        ; F:/final_project/tristate.sv                                           ;         ;
; Mem2IO.sv                        ; yes             ; User SystemVerilog HDL File        ; F:/final_project/Mem2IO.sv                                             ;         ;
; random.sv                        ; yes             ; User SystemVerilog HDL File        ; F:/final_project/random.sv                                             ;         ;
; bird_sprite2.sv                  ; yes             ; User SystemVerilog HDL File        ; F:/final_project/bird_sprite2.sv                                       ;         ;
; palette.sv                       ; yes             ; User SystemVerilog HDL File        ; F:/final_project/palette.sv                                            ;         ;
; bottom_pipe.sv                   ; yes             ; User SystemVerilog HDL File        ; F:/final_project/bottom_pipe.sv                                        ;         ;
; bird_sprite.sv                   ; yes             ; User SystemVerilog HDL File        ; F:/final_project/bird_sprite.sv                                        ;         ;
; game_state.sv                    ; yes             ; User SystemVerilog HDL File        ; F:/final_project/game_state.sv                                         ;         ;
; pipe.sv                          ; yes             ; User SystemVerilog HDL File        ; F:/final_project/pipe.sv                                               ;         ;
; bird.sv                          ; yes             ; User SystemVerilog HDL File        ; F:/final_project/bird.sv                                               ;         ;
; VGA_controller.sv                ; yes             ; User SystemVerilog HDL File        ; F:/final_project/VGA_controller.sv                                     ;         ;
; lab8.sv                          ; yes             ; User SystemVerilog HDL File        ; F:/final_project/lab8.sv                                               ;         ;
; HexDriver.sv                     ; yes             ; User SystemVerilog HDL File        ; F:/final_project/HexDriver.sv                                          ;         ;
; Color_Mapper.sv                  ; yes             ; User SystemVerilog HDL File        ; F:/final_project/Color_Mapper.sv                                       ;         ;
; flapper.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; F:/final_project/flapper.sv                                            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction        ; F:/final_project/db/add_sub_lgh.tdf                                    ;         ;
; db/add_sub_pgh.tdf               ; yes             ; Auto-Generated Megafunction        ; F:/final_project/db/add_sub_pgh.tdf                                    ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimated Total logic elements              ; 5,628                               ;
;                                             ;                                     ;
; Total combinational functions               ; 5598                                ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 3858                                ;
;     -- 3 input functions                    ; 978                                 ;
;     -- <=2 input functions                  ; 762                                 ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 4825                                ;
;     -- arithmetic mode                      ; 773                                 ;
;                                             ;                                     ;
; Total registers                             ; 240                                 ;
;     -- Dedicated logic registers            ; 240                                 ;
;     -- I/O registers                        ; 0                                   ;
;                                             ;                                     ;
; I/O pins                                    ; 196                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                   ;
; Maximum fan-out node                        ; color_mapper:color_instance|Add42~6 ;
; Maximum fan-out                             ; 769                                 ;
; Total fan-out                               ; 20976                               ;
; Average fan-out                             ; 3.33                                ;
+---------------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab8                                             ; 5598 (63)         ; 240 (48)     ; 0           ; 0            ; 0       ; 0         ; 196  ; 0            ; |lab8                                                                                                                                                     ; work         ;
;    |HexDriver:hex_inst_0|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_0                                                                                                                                ; work         ;
;    |HexDriver:hex_inst_1|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_1                                                                                                                                ; work         ;
;    |Mem2IO:memory_subsystem|                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|Mem2IO:memory_subsystem                                                                                                                             ; work         ;
;    |bird:bird_instance|                           ; 38 (38)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|bird:bird_instance                                                                                                                                  ; work         ;
;    |color_mapper:color_instance|                  ; 4719 (4719)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|color_mapper:color_instance                                                                                                                         ; work         ;
;    |flapper:flap_instance|                        ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|flapper:flap_instance                                                                                                                               ; work         ;
;    |gamestate:game|                               ; 191 (191)         ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|gamestate:game                                                                                                                                      ; work         ;
;    |pipe:pipe_i[0].pipe_instance|                 ; 120 (85)          ; 28 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[0].pipe_instance                                                                                                                        ; work         ;
;       |random:rand_instance|                      ; 35 (23)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[0].pipe_instance|random:rand_instance                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                |mpar_add:padder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_lgh:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated ; work         ;
;    |pipe:pipe_i[1].pipe_instance|                 ; 121 (86)          ; 28 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[1].pipe_instance                                                                                                                        ; work         ;
;       |random:rand_instance|                      ; 35 (23)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[1].pipe_instance|random:rand_instance                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                |mpar_add:padder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_lgh:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated ; work         ;
;    |pipe:pipe_i[2].pipe_instance|                 ; 130 (87)          ; 29 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[2].pipe_instance                                                                                                                        ; work         ;
;       |random:rand_instance|                      ; 43 (31)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[2].pipe_instance|random:rand_instance                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                |mpar_add:padder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_lgh:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated ; work         ;
;    |pipe:pipe_i[3].pipe_instance|                 ; 127 (88)          ; 29 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[3].pipe_instance                                                                                                                        ; work         ;
;       |random:rand_instance|                      ; 39 (27)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[3].pipe_instance|random:rand_instance                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                         ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0                                                                                    ; work         ;
;             |multcore:mult_core|                  ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                |mpar_add:padder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_lgh:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated ; work         ;
;    |tristate:tr0|                                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tristate:tr0                                                                                                                                        ; work         ;
;    |vga_controller:vgasync_instance|              ; 47 (47)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_controller:vgasync_instance                                                                                                                     ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |lab8|last_keycode            ;
+-----------------------+-----------------------+
; Name                  ; last_keycode.00101100 ;
+-----------------------+-----------------------+
; last_keycode.00000000 ; 0                     ;
; last_keycode.00101100 ; 1                     ;
+-----------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |lab8|gamestate:game|state                         ;
+-----------------+----------------+-----------------+---------------+
; Name            ; state.GAME_OFF ; state.GAME_LOST ; state.GAME_ON ;
+-----------------+----------------+-----------------+---------------+
; state.GAME_OFF  ; 0              ; 0               ; 0             ;
; state.GAME_ON   ; 1              ; 0               ; 1             ;
; state.GAME_LOST ; 1              ; 1               ; 0             ;
+-----------------+----------------+-----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |lab8|bird:bird_instance|state  ;
+------------+----------+------------+------------+
; Name       ; state.UP ; state.WAIT ; state.DOWN ;
+------------+----------+------------+------------+
; state.DOWN ; 0        ; 0          ; 0          ;
; state.UP   ; 1        ; 0          ; 1          ;
; state.WAIT ; 0        ; 1          ; 1          ;
+------------+----------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; color_mapper:color_instance|pipeXIndex[0][4]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[0][5]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[0][0]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][7]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][6]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][2]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][3]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][4]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][5]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][8]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[0][3]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[0][1]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[0][1]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[0][2]        ; color_mapper:color_instance|pipeXIndex[0][4] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[1][5]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[1][4]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[1][0]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][7]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][6]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][2]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][3]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][4]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][5]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][8]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[1][3]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[1][1]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[1][1]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[1][2]        ; color_mapper:color_instance|pipeXIndex[1][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[2][5]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[2][4]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[2][0]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][7]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][6]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][2]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][3]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][4]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][5]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][8]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[2][3]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[2][1]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[2][1]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[2][2]        ; color_mapper:color_instance|pipeXIndex[2][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[3][5]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[3][4]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[3][0]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][7]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][6]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][2]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][3]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][4]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][5]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][8]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[3][3]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeYIndex[3][1]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[3][1]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; color_mapper:color_instance|pipeXIndex[3][2]        ; color_mapper:color_instance|pipeXIndex[3][5] ; yes                    ;
; Number of user-specified and inferred latches = 56  ;                                              ;                        ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                      ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; MDR[15]                                                     ; Lost fanout                                                             ;
; tristate:tr0|b[15]                                          ; Lost fanout                                                             ;
; MDR[14]                                                     ; Lost fanout                                                             ;
; tristate:tr0|b[14]                                          ; Lost fanout                                                             ;
; MDR[13]                                                     ; Lost fanout                                                             ;
; tristate:tr0|b[13]                                          ; Lost fanout                                                             ;
; MDR[12]                                                     ; Lost fanout                                                             ;
; tristate:tr0|b[12]                                          ; Lost fanout                                                             ;
; MDR[11]                                                     ; Lost fanout                                                             ;
; tristate:tr0|b[11]                                          ; Lost fanout                                                             ;
; MDR[10]                                                     ; Lost fanout                                                             ;
; tristate:tr0|b[10]                                          ; Lost fanout                                                             ;
; pipe:pipe_i[3].pipe_instance|gapLocation[9..11]             ; Stuck at GND due to stuck port data_in                                  ;
; pipe:pipe_i[2].pipe_instance|gapLocation[9..11]             ; Stuck at GND due to stuck port data_in                                  ;
; pipe:pipe_i[1].pipe_instance|gapLocation[9..11]             ; Stuck at GND due to stuck port data_in                                  ;
; pipe:pipe_i[0].pipe_instance|gapLocation[9..11]             ; Stuck at GND due to stuck port data_in                                  ;
; tristate:tr0|a[0..15]                                       ; Stuck at GND due to stuck port data_in                                  ;
; bird:bird_instance|Bird_X_Pos[0..5,7]                       ; Merged with bird:bird_instance|Bird_X_Pos[9]                            ;
; bird:bird_instance|Bird_X_Pos[6]                            ; Merged with bird:bird_instance|Bird_X_Pos[8]                            ;
; bird:bird_instance|Bird_Y_Accel[0,2..8]                     ; Merged with bird:bird_instance|Bird_Y_Accel[9]                          ;
; bird:bird_instance|Bird_X_Pos[9]                            ; Stuck at GND due to stuck port data_in                                  ;
; bird:bird_instance|Bird_X_Pos[8]                            ; Stuck at VCC due to stuck port data_in                                  ;
; bird:bird_instance|Bird_Y_Accel[9]                          ; Stuck at GND due to stuck port data_in                                  ;
; bird:bird_instance|Bird_Y_Velocity[0]                       ; Merged with bird:bird_instance|Bird_Y_Accel[1]                          ;
; pipe:pipe_i[1].pipe_instance|random:rand_instance|random[0] ; Merged with pipe:pipe_i[3].pipe_instance|random:rand_instance|random[0] ;
; pipe:pipe_i[0].pipe_instance|random:rand_instance|random[0] ; Merged with pipe:pipe_i[2].pipe_instance|random:rand_instance|random[0] ;
; last_keycode.00101100                                       ; Lost fanout                                                             ;
; last_keycode~2                                              ; Lost fanout                                                             ;
; last_keycode~3                                              ; Lost fanout                                                             ;
; last_keycode~5                                              ; Lost fanout                                                             ;
; last_keycode~6                                              ; Lost fanout                                                             ;
; last_keycode~7                                              ; Lost fanout                                                             ;
; last_keycode~8                                              ; Lost fanout                                                             ;
; last_keycode~9                                              ; Lost fanout                                                             ;
; gamestate:game|state~6                                      ; Lost fanout                                                             ;
; gamestate:game|state~7                                      ; Lost fanout                                                             ;
; gamestate:game|state.GAME_LOST                              ; Lost fanout                                                             ;
; pipe:pipe_i[0].pipe_instance|random:rand_instance|random[8] ; Lost fanout                                                             ;
; pipe:pipe_i[1].pipe_instance|random:rand_instance|random[8] ; Lost fanout                                                             ;
; pipe:pipe_i[2].pipe_instance|random:rand_instance|random[8] ; Lost fanout                                                             ;
; pipe:pipe_i[3].pipe_instance|random:rand_instance|random[8] ; Lost fanout                                                             ;
; Total Number of Removed Registers = 77                      ;                                                                         ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                 ;
+---------------+--------------------+----------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register ;
+---------------+--------------------+----------------------------------------+
; MDR[15]       ; Lost Fanouts       ; tristate:tr0|b[15]                     ;
; MDR[14]       ; Lost Fanouts       ; tristate:tr0|b[14]                     ;
; MDR[13]       ; Lost Fanouts       ; tristate:tr0|b[13]                     ;
; MDR[12]       ; Lost Fanouts       ; tristate:tr0|b[12]                     ;
; MDR[11]       ; Lost Fanouts       ; tristate:tr0|b[11]                     ;
; MDR[10]       ; Lost Fanouts       ; tristate:tr0|b[10]                     ;
+---------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 240   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 201   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 125   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; bird:bird_instance|Bird_Y_Pos[4]          ; 20      ;
; bird:bird_instance|Bird_Y_Pos[5]          ; 7       ;
; bird:bird_instance|Bird_Y_Pos[6]          ; 7       ;
; bird:bird_instance|Bird_Y_Pos[7]          ; 6       ;
; pipe:pipe_i[1].pipe_instance|currentX[9]  ; 5       ;
; pipe:pipe_i[1].pipe_instance|currentX[8]  ; 5       ;
; pipe:pipe_i[1].pipe_instance|currentX[5]  ; 6       ;
; pipe:pipe_i[1].pipe_instance|currentX[4]  ; 6       ;
; pipe:pipe_i[1].pipe_instance|currentX[1]  ; 8       ;
; pipe:pipe_i[2].pipe_instance|currentX[9]  ; 5       ;
; pipe:pipe_i[2].pipe_instance|currentX[8]  ; 5       ;
; pipe:pipe_i[2].pipe_instance|currentX[7]  ; 5       ;
; pipe:pipe_i[2].pipe_instance|currentX[6]  ; 5       ;
; pipe:pipe_i[2].pipe_instance|currentX[3]  ; 10      ;
; pipe:pipe_i[2].pipe_instance|currentX[2]  ; 8       ;
; pipe:pipe_i[0].pipe_instance|currentX[9]  ; 5       ;
; pipe:pipe_i[0].pipe_instance|currentX[7]  ; 5       ;
; pipe:pipe_i[0].pipe_instance|currentX[4]  ; 6       ;
; pipe:pipe_i[0].pipe_instance|currentX[3]  ; 10      ;
; pipe:pipe_i[3].pipe_instance|currentX[6]  ; 5       ;
; pipe:pipe_i[3].pipe_instance|currentX[5]  ; 6       ;
; pipe:pipe_i[3].pipe_instance|currentX[2]  ; 8       ;
; pipe:pipe_i[3].pipe_instance|currentX[1]  ; 8       ;
; pipe:pipe_i[3].pipe_instance|currentX[10] ; 5       ;
; Total number of inverted registers = 24   ;         ;
+-------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lab8|pipe:pipe_i[3].pipe_instance|currentX[3]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|pipe:pipe_i[2].pipe_instance|currentX[11] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lab8|pipe:pipe_i[1].pipe_instance|currentX[11] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab8|pipe:pipe_i[0].pipe_instance|currentX[5]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lab8|vgaPosCounter[5]                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |lab8|bird:bird_instance|Bird_Y_Velocity[6]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab8|bird:bird_instance|apply_accel_counter[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab8|pipe:pipe_i[3].pipe_instance|currentX[6]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|pipe:pipe_i[2].pipe_instance|currentX[2]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab8|pipe:pipe_i[1].pipe_instance|currentX[1]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|pipe:pipe_i[0].pipe_instance|currentX[3]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |lab8|color_mapper:color_instance|Mux4909       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |lab8|color_mapper:color_instance|Mux3409       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab8|color_mapper:color_instance|Mux4154       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |lab8|color_mapper:color_instance|Mux3404       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |lab8|color_mapper:color_instance|Mux4158       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|color_mapper:color_instance|Mux4154       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |lab8|color_mapper:color_instance|Mux3408       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |lab8|color_mapper:color_instance|Mux3051       ;
; 4:1                ; 66 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |lab8|color_mapper:color_instance|Mux5154       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |lab8|gamestate:game|Selector1                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |lab8|color_mapper:color_instance|curColorIdx   ;
; 43:1               ; 3 bits    ; 84 LEs        ; 66 LEs               ; 18 LEs                 ; No         ; |lab8|color_mapper:color_instance|Mux3154       ;
; 49:1               ; 2 bits    ; 64 LEs        ; 50 LEs               ; 14 LEs                 ; No         ; |lab8|color_mapper:color_instance|Mux5669       ;
; 76:1               ; 2 bits    ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; No         ; |lab8|color_mapper:color_instance|Mux3054       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vgasync_instance ;
+----------------+------------+------------------------------------------------+
; Parameter Name ; Value      ; Type                                           ;
+----------------+------------+------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                ;
; vlines         ; 1000001100 ; Unsigned Binary                                ;
+----------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[0].pipe_instance ;
+-------------------+--------------+----------------------------------------+
; Parameter Name    ; Value        ; Type                                   ;
+-------------------+--------------+----------------------------------------+
; Pipe_X_Step       ; 111111111111 ; Unsigned Binary                        ;
; Right_Screen_Edge ; 001001111111 ; Unsigned Binary                        ;
+-------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[0].pipe_instance|random:rand_instance ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; multiplier     ; 011100101 ; Unsigned Binary                                                   ;
; increment      ; 001000111 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[1].pipe_instance ;
+-------------------+--------------+----------------------------------------+
; Parameter Name    ; Value        ; Type                                   ;
+-------------------+--------------+----------------------------------------+
; Pipe_X_Step       ; 111111111111 ; Unsigned Binary                        ;
; Right_Screen_Edge ; 001001111111 ; Unsigned Binary                        ;
+-------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[1].pipe_instance|random:rand_instance ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; multiplier     ; 011100101 ; Unsigned Binary                                                   ;
; increment      ; 001000111 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[2].pipe_instance ;
+-------------------+--------------+----------------------------------------+
; Parameter Name    ; Value        ; Type                                   ;
+-------------------+--------------+----------------------------------------+
; Pipe_X_Step       ; 111111111111 ; Unsigned Binary                        ;
; Right_Screen_Edge ; 001001111111 ; Unsigned Binary                        ;
+-------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[2].pipe_instance|random:rand_instance ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; multiplier     ; 011100101 ; Unsigned Binary                                                   ;
; increment      ; 001000111 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[3].pipe_instance ;
+-------------------+--------------+----------------------------------------+
; Parameter Name    ; Value        ; Type                                   ;
+-------------------+--------------+----------------------------------------+
; Pipe_X_Step       ; 111111111111 ; Unsigned Binary                        ;
; Right_Screen_Edge ; 001001111111 ; Unsigned Binary                        ;
+-------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:pipe_i[3].pipe_instance|random:rand_instance ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; multiplier     ; 011100101 ; Unsigned Binary                                                   ;
; increment      ; 001000111 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: tristate:tr0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bird:bird_instance ;
+--------------------+------------+-------------------------------+
; Parameter Name     ; Value      ; Type                          ;
+--------------------+------------+-------------------------------+
; Bird_X_Center      ; 0101000000 ; Unsigned Binary               ;
; Bird_Y_Center      ; 0011110000 ; Unsigned Binary               ;
; Bird_X_Min         ; 0000000000 ; Unsigned Binary               ;
; Bird_X_Max         ; 1001111111 ; Unsigned Binary               ;
; Bird_Y_Min         ; 0000000000 ; Unsigned Binary               ;
; Bird_Y_Max         ; 0111011111 ; Unsigned Binary               ;
; Bird_X_Step        ; 0000000001 ; Unsigned Binary               ;
; Bird_Y_Up_Velocity ; 1111111001 ; Unsigned Binary               ;
+--------------------+------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flapper:flap_instance ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; TOTAL_CYCLES   ; 00011110 ; Unsigned Binary                        ;
; FLAP_BOUND     ; 00001111 ; Unsigned Binary                        ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                           ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                           ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                           ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                           ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                           ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                           ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                           ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                           ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                           ;
+---------------------------------------+------------------------------------------------------------------+
; Name                                  ; Value                                                            ;
+---------------------------------------+------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                ;
; Entity Instance                       ; pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                ;
;     -- LPM_WIDTHP                     ; 17                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                              ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; pipe:pipe_i[1].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                ;
;     -- LPM_WIDTHP                     ; 17                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                              ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; pipe:pipe_i[2].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                ;
;     -- LPM_WIDTHP                     ; 17                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                              ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; pipe:pipe_i[3].pipe_instance|random:rand_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                ;
;     -- LPM_WIDTHP                     ; 17                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                              ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
+---------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mem2IO:memory_subsystem"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LB       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; UB       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Switches ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CE       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; OE       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; WE       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; HEX0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX1     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX2     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX3     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe:pipe_i[3].pipe_instance"                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; startX         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; startX[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[2..1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[9..7]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[4..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[11]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; switches       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; switches[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; currentX       ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; width          ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapSize        ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapLocation    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe:pipe_i[2].pipe_instance"                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; startX         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; startX[9..6]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[3..2]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[5..4]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; switches       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; currentX       ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; width          ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapSize        ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapLocation    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe:pipe_i[1].pipe_instance"                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; startX         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; startX[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[7..6]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[3..2]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; switches       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; switches[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; currentX       ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; width          ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapSize        ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapLocation    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe:pipe_i[0].pipe_instance|random:rand_instance"                                                                          ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; random ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "random[8..8]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipe:pipe_i[0].pipe_instance"                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; startX         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; startX[4..3]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[6..5]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[2..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; startX[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; startX[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; switches       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; currentX       ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; width          ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapSize        ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; gapLocation    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 196                         ;
; cycloneiii_ff         ; 240                         ;
;     CLR               ; 76                          ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 10                          ;
;     ENA CLR           ; 106                         ;
;     ENA CLR SLD       ; 9                           ;
;     SCLR              ; 8                           ;
;     plain             ; 21                          ;
; cycloneiii_io_obuf    ; 64                          ;
; cycloneiii_lcell_comb ; 5603                        ;
;     arith             ; 773                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 427                         ;
;         3 data inputs ; 342                         ;
;     normal            ; 4830                        ;
;         0 data inputs ; 29                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 280                         ;
;         3 data inputs ; 636                         ;
;         4 data inputs ; 3858                        ;
;                       ;                             ;
; Max LUT depth         ; 31.00                       ;
; Average LUT depth     ; 20.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue Dec 08 19:30:47 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fireball.sv
    Info (12023): Found entity 1: fireball
Info (12021): Found 1 design units, including 1 entities, in source file zero.sv
    Info (12023): Found entity 1: zero
Info (12021): Found 1 design units, including 1 entities, in source file two.sv
    Info (12023): Found entity 1: two
Info (12021): Found 1 design units, including 1 entities, in source file three.sv
    Info (12023): Found entity 1: three
Info (12021): Found 1 design units, including 1 entities, in source file six.sv
    Info (12023): Found entity 1: six
Info (12021): Found 1 design units, including 1 entities, in source file seven.sv
    Info (12023): Found entity 1: seven
Info (12021): Found 1 design units, including 1 entities, in source file one.sv
    Info (12023): Found entity 1: one
Info (12021): Found 1 design units, including 1 entities, in source file nine.sv
    Info (12023): Found entity 1: nine
Info (12021): Found 1 design units, including 1 entities, in source file four.sv
    Info (12023): Found entity 1: four
Info (12021): Found 1 design units, including 1 entities, in source file five.sv
    Info (12023): Found entity 1: five
Info (12021): Found 1 design units, including 1 entities, in source file eight.sv
    Info (12023): Found entity 1: eight
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO
Info (12021): Found 1 design units, including 1 entities, in source file random.sv
    Info (12023): Found entity 1: random
Info (12021): Found 1 design units, including 1 entities, in source file bird_sprite2.sv
    Info (12023): Found entity 1: bird_sprite2
Info (12021): Found 1 design units, including 1 entities, in source file background.sv
    Info (12023): Found entity 1: background
Info (12021): Found 1 design units, including 1 entities, in source file palette.sv
    Info (12023): Found entity 1: palette
Info (12021): Found 1 design units, including 1 entities, in source file bottom_pipe.sv
    Info (12023): Found entity 1: bottom_pipe
Info (12021): Found 1 design units, including 1 entities, in source file bird_sprite.sv
    Info (12023): Found entity 1: bird_sprite
Info (12021): Found 1 design units, including 1 entities, in source file game_state.sv
    Info (12023): Found entity 1: gamestate
Info (12021): Found 1 design units, including 1 entities, in source file pipe.sv
    Info (12023): Found entity 1: pipe
Info (12021): Found 1 design units, including 1 entities, in source file bird.sv
    Info (12023): Found entity 1: bird
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab8.sv
    Info (12023): Found entity 1: lab8
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper
Info (12127): Elaborating entity "lab8" for the top level hierarchy
Warning (10858): Verilog HDL warning at lab8.sv(43): object keycode used but never assigned
Warning (10036): Verilog HDL or VHDL warning at lab8.sv(152): object "MIO_EN" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lab8.sv(157): truncated value with size 24 to match size of target (20)
Warning (10030): Net "keycode.0000000000000000" at lab8.sv(43) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG[8..4]" at lab8.sv(5) has no driver
Warning (10034): Output port "LEDG[1..0]" at lab8.sv(5) has no driver
Warning (10034): Output port "OTG_ADDR" at lab8.sv(18) has no driver
Warning (10034): Output port "DRAM_ADDR" at lab8.sv(25) has no driver
Warning (10034): Output port "DRAM_BA" at lab8.sv(27) has no driver
Warning (10034): Output port "DRAM_DQM" at lab8.sv(28) has no driver
Warning (10034): Output port "OTG_CS_N" at lab8.sv(19) has no driver
Warning (10034): Output port "OTG_RD_N" at lab8.sv(20) has no driver
Warning (10034): Output port "OTG_WR_N" at lab8.sv(21) has no driver
Warning (10034): Output port "OTG_RST_N" at lab8.sv(22) has no driver
Warning (10034): Output port "DRAM_RAS_N" at lab8.sv(29) has no driver
Warning (10034): Output port "DRAM_CAS_N" at lab8.sv(30) has no driver
Warning (10034): Output port "DRAM_CKE" at lab8.sv(31) has no driver
Warning (10034): Output port "DRAM_WE_N" at lab8.sv(32) has no driver
Warning (10034): Output port "DRAM_CS_N" at lab8.sv(33) has no driver
Warning (10034): Output port "DRAM_CLK" at lab8.sv(34) has no driver
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vgasync_instance"
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:pipe_i[0].pipe_instance"
Warning (10230): Verilog HDL assignment warning at pipe.sv(22): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at pipe.sv(34): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "random" for hierarchy "pipe:pipe_i[0].pipe_instance|random:rand_instance"
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0"
Info (12128): Elaborating entity "Mem2IO" for hierarchy "Mem2IO:memory_subsystem"
Info (12128): Elaborating entity "tristate" for hierarchy "tristate:tr0"
Info (12128): Elaborating entity "bird" for hierarchy "bird:bird_instance"
Warning (10230): Verilog HDL assignment warning at bird.sv(15): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at bird.sv(42): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at bird.sv(58): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at bird.sv(24): inferring latch(es) for variable "Bird_X_Velocity", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Bird_X_Velocity[0]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[1]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[2]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[3]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[4]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[5]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[6]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[7]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[8]" at bird.sv(24)
Info (10041): Inferred latch for "Bird_X_Velocity[9]" at bird.sv(24)
Warning (12125): Using design file flapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flapper
Info (12128): Elaborating entity "flapper" for hierarchy "flapper:flap_instance"
Warning (10230): Verilog HDL assignment warning at flapper.sv(10): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "gamestate" for hierarchy "gamestate:game"
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance"
Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.sv(38): object "DistX" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.sv(38): object "DistY" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(89): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(157): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(161): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(172): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(173): truncated value with size 32 to match size of target (10)
Warning (10270): Verilog HDL Case Statement warning at Color_Mapper.sv(223): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at Color_Mapper.sv(263): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at Color_Mapper.sv(298): incomplete case statement has no default case item
Info (10041): Inferred latch for "pipeYIndex[3][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][5]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][6]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][7]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[3][8]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[3][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[3][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[3][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[3][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[3][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[3][5]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][5]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][6]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][7]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[2][8]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[2][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[2][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[2][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[2][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[2][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[2][5]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][5]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][6]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][7]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[1][8]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[1][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[1][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[1][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[1][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[1][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[1][5]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][5]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][6]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][7]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeYIndex[0][8]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[0][0]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[0][1]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[0][2]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[0][3]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[0][4]" at Color_Mapper.sv(160)
Info (10041): Inferred latch for "pipeXIndex[0][5]" at Color_Mapper.sv(160)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "colorPalette" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "birdSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "birdSprite2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fireballSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipeSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zeroSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "oneSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twoSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "threeSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fourSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fiveSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sixSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sevenSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eightSprite" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "nineSprite" into its bus
Info (12128): Elaborating entity "palette" for hierarchy "color_mapper:color_instance|palette:p"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "palette" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "palette" into its bus
Info (12128): Elaborating entity "bird_sprite" for hierarchy "color_mapper:color_instance|bird_sprite:c"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "bird_sprite2" for hierarchy "color_mapper:color_instance|bird_sprite2:d"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "fireball" for hierarchy "color_mapper:color_instance|fireball:fb"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "bottom_pipe" for hierarchy "color_mapper:color_instance|bottom_pipe:a"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "zero" for hierarchy "color_mapper:color_instance|zero:d0"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "one" for hierarchy "color_mapper:color_instance|one:d1"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "two" for hierarchy "color_mapper:color_instance|two:d2"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "three" for hierarchy "color_mapper:color_instance|three:d3"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "four" for hierarchy "color_mapper:color_instance|four:d4"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "five" for hierarchy "color_mapper:color_instance|five:d5"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "six" for hierarchy "color_mapper:color_instance|six:d6"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "seven" for hierarchy "color_mapper:color_instance|seven:d7"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "eight" for hierarchy "color_mapper:color_instance|eight:d8"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (12128): Elaborating entity "nine" for hierarchy "color_mapper:color_instance|nine:d9"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rgb" into its bus
Warning (12030): Port "random" on the entity instantiation of "rand_instance" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "random" on the entity instantiation of "rand_instance" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "random" on the entity instantiation of "rand_instance" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be left dangling without any fan-out logic.
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pipe:pipe_i[0].pipe_instance|random:rand_instance|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pipe:pipe_i[1].pipe_instance|random:rand_instance|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pipe:pipe_i[2].pipe_instance|random:rand_instance|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pipe:pipe_i[3].pipe_instance|random:rand_instance|Mult0"
Info (12130): Elaborated megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh
Info (12131): Elaborated megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "pipe:pipe_i[0].pipe_instance|random:rand_instance|lpm_mult:Mult0"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[0][1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[1][1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[2][1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Warning (13012): Latch color_mapper:color_instance|pipeYIndex[3][1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:vgasync_instance|hc[9]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[8]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[8]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[8]~1"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[7]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[7]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[7]~5"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[6]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[6]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[6]~9"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[5]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[5]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[5]~13"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[4]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[4]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[4]~17"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[3]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[3]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[3]~21"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[2]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[2]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[2]~25"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[0]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[0]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[0]~29"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|gapLocation[1]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|gapLocation[1]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[1]~33"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[8]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[8]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[8]~1"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[7]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[7]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[7]~5"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[6]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[6]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[6]~9"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[5]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[5]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[5]~13"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[4]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[4]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[4]~17"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[3]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[3]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[3]~21"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[2]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[2]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[2]~25"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[0]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[0]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[0]~29"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|gapLocation[1]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|gapLocation[1]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[1]~33"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[8]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[8]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[8]~1"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[7]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[7]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[7]~5"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[6]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[6]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[6]~9"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[5]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[5]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[5]~13"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[4]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[4]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[4]~17"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[3]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[3]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[3]~21"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[2]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[2]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[2]~25"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[0]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[0]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|gapLocation[0]~29"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|gapLocation[1]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|gapLocation[1]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|gapLocation[1]~31"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[8]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[8]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[8]~1"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[7]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[7]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[7]~5"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[6]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[6]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[6]~9"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[5]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[5]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[5]~13"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[4]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[4]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[4]~17"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[3]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[3]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[3]~21"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[2]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[2]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[2]~25"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[0]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[0]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|gapLocation[0]~29"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|gapLocation[1]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|gapLocation[1]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|gapLocation[1]~31"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[7]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[7]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[7]~1"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[6]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[6]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[6]~5"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[5]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[5]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[5]~9"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[4]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[4]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[4]~13"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[3]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[3]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[3]~17"
    Warning (13310): Register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[2]" is converted into an equivalent circuit using register "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[2]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[2]~21"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[7]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[7]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[7]~1"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[6]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[6]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[6]~5"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[5]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[5]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[5]~9"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[4]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[4]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[4]~13"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[3]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[3]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[3]~17"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[2]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[2]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[2]~21"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[0]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[0]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[2]~21"
    Warning (13310): Register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[1]" is converted into an equivalent circuit using register "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[1]~_emulated" and latch "pipe:pipe_i[2].pipe_instance|random:rand_instance|random[1]~27"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[7]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[7]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[7]~1"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[6]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[6]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[7]~1"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[5]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[5]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[6]~5"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[4]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[4]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[5]~9"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[3]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[3]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[4]~13"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[2]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[2]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[3]~17"
    Warning (13310): Register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[1]" is converted into an equivalent circuit using register "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[1]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[2]~21"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[7]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[7]~_emulated" and latch "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[7]~1"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[6]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[6]~_emulated" and latch "pipe:pipe_i[1].pipe_instance|random:rand_instance|random[7]~1"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[5]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[5]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[7]~1"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[4]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[4]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[6]~5"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[3]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[3]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[5]~9"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[2]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[2]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[4]~13"
    Warning (13310): Register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[1]" is converted into an equivalent circuit using register "pipe:pipe_i[0].pipe_instance|random:rand_instance|random[1]~_emulated" and latch "pipe:pipe_i[3].pipe_instance|random:rand_instance|random[3]~17"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "UB" is stuck at GND
    Warning (13410): Pin "LB" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file F:/final_project/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "OTG_INT"
Info (21057): Implemented 5835 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 64 bidirectional pins
    Info (21061): Implemented 5639 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 307 warnings
    Info: Peak virtual memory: 1507 megabytes
    Info: Processing ended: Tue Dec 08 19:32:28 2015
    Info: Elapsed time: 00:01:41
    Info: Total CPU time (on all processors): 00:01:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/final_project/lab8.map.smsg.


