SW_INCR
L1I_CACHE_REFILL
L1I_TLB_REFILL
L1D_CACHE_REFILL
L1D_CACHE
L1D_TLB_REFILL
INST_RETIRED
EXC_TAKEN
EXC_RETURN
CID_WRITE_RETIRED
PC_WRITE_RETIRED
BR_IMMED_RETIRED
BR_RETURN_RETIRED
BR_MIS_PRED
CPU_CYCLES
BR_PRED
MEM_ACCESS
L1I_CACHE
L1D_CACHE_WB
L2D_CACHE
L2D_CACHE_REFILL
L2D_CACHE_WB
BUS_ACCESS
INST_SPEC
TTBR_WRITE_RETIRED
BUS_CYCLES
CHAIN
L2D_CACHE_ALLOCATE
BR_RETIRED
BR_MIS_PRED_RETIRED
STALL_FRONTEND
STALL_BACKEND
L1D_TLB
L1I_TLB
L3D_CACHE_ALLOCATE
L3D_CACHE_REFILL
L3D_CACHE
L2D_TLB_REFILL
L2D_TLB
REMOTE_ACCESS
DTLB_WALK
ITLB_WALK
LL_CACHE_RD
LL_CACHE_MISS_RD
L1D_CACHE_LMISS_RD
OP_RETIRED
OP_SPEC
STALL
STALL_SLOT_BACKEND
STALL_SLOT_FRONTEND
STALL_SLOT
L1D_CACHE_RD
L1D_CACHE_WR
L1D_CACHE_REFILL_INNER
L1D_CACHE_REFILL_OUTER
L1D_CACHE_INVAL
L2D_CACHE_RD
L2D_CACHE_WR
L2D_CACHE_REFILL_RD
L2D_CACHE_REFILL_WR
L2D_CACHE_WB_VICTIM
L2D_CACHE_WB_CLEAN
L2D_CACHE_INVAL
BUS_ACCESS_RD
BUS_ACCESS_WR
MEM_ACCESS_RD
MEM_ACCESS_WR
STREX_FAIL_SPEC
STREX_SPEC
LD_SPEC
ST_SPEC
DP_SPEC
ASE_SPEC
VFP_SPEC
PC_WRITE_SPEC
CRYPTO_SPEC
ISB_SPEC
DSB_SPEC
DMB_SPEC
EXC_UNDEF
EXC_SVC
EXC_PABORT
EXC_DABORT
EXC_IRQ
EXC_FIQ
EXC_SMC
EXC_HVC
EXC_TRAP_PABORT
EXC_TRAP_DABORT
EXC_TRAP_OTHER
EXC_TRAP_IRQ
EXC_TRAP_FIQ
RC_LD_SPEC
RC_ST_SPEC
L3D_CACHE_RD
SAMPLE_POP
SAMPLE_FEED
SAMPLE_FILTRATE
SAMPLE_COLLISION
CNT_CYCLES
STALL_BACKEND_MEM
L1I_CACHE_LMISS
L2D_CACHE_LMISS_RD
L3D_CACHE_LMISS_RD
TRB_WRAP
PMU_OVFS
TRB_TRIG
PMU_HOVFS
TRCEXTOUT0
TRCEXTOUT1
TRCEXTOUT2
TRCEXTOUT3
CTI_TRIGOUT4
CTI_TRIGOUT5
CTI_TRIGOUT6
CTI_TRIGOUT7
LDST_ALIGN_LAT
LD_ALIGN_LAT
ST_ALIGN_LAT
MEM_ACCESS_CHECKED
MEM_ACCESS_RD_CHECKED
MEM_ACCESS_WR_CHECKED
ASE_INST_SPEC
SVE_INST_SPEC
FP_HP_SPEC
FP_SP_SPEC
FP_DP_SPEC
SVE_PRED_SPEC
SVE_PRED_EMPTY_SPEC
SVE_PRED_FULL_SPEC
SVE_PRED_PARTIAL_SPEC
SVE_PRED_NOT_FULL_SPEC
SVE_LDFF_SPEC
SVE_LDFF_FAULT_SPEC
FP_SCALE_OPS_SPEC
FP_FIXED_OPS_SPEC
ASE_SVE_INT8_SPEC
ASE_SVE_INT16_SPEC
ASE_SVE_INT32_SPEC
ASE_SVE_INT64_SPEC
BR_IMMED_TAKEN_RETIRED
BR_INDNR_TAKEN_RETIRED
BR_IMMED_PRED_RETIRED
BR_IMMED_MIS_PRED_RETIRED
BR_IND_PRED_RETIRED
BR_IND_MIS_PRED_RETIRED
BR_RETURN_PRED_RETIRED
BR_RETURN_MIS_PRED_RETIRED
BR_INDNR_PRED_RETIRED
BR_INDNR_MIS_PRED_RETIRED
BR_PRED_RETIRED
BR_IND_RETIRED
INST_FETCH_PERCYC
MEM_ACCESS_RD_PERCYC
INST_FETCH
DTLB_WALK_PERCYC
ITLB_WALK_PERCYC
SAMPLE_FEED_BR
SAMPLE_FEED_LD
SAMPLE_FEED_ST
SAMPLE_FEED_OP
SAMPLE_FEED_EVENT
SAMPLE_FEED_LAT
DTLB_HWUPD
ITLB_HWUPD
DTLB_STEP
ITLB_STEP
DTLB_WALK_LARGE
ITLB_WALK_LARGE
DTLB_WALK_SMALL
ITLB_WALK_SMALL
L1D_CACHE_RW
L2D_CACHE_RW
STALL_FRONTEND_MEMBOUND
STALL_FRONTEND_L1I
STALL_FRONTEND_MEM
STALL_FRONTEND_TLB
STALL_FRONTEND_CPUBOUND
STALL_FRONTEND_FLUSH
STALL_BACKEND_MEMBOUND
STALL_BACKEND_L1D
STALL_BACKEND_TLB
STALL_BACKEND_ST
STALL_BACKEND_CPUBOUND
STALL_BACKEND_BUSY
STALL_BACKEND_RENAME
CAS_NEAR_PASS
CAS_NEAR_SPEC
CAS_FAR_SPEC
L1D_CACHE_PRF
L2D_CACHE_PRF
L1D_CACHE_REFILL_PRF
L2D_CACHE_REFILL_PRF
