INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:58:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.460ns period=6.920ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.460ns period=6.920ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.920ns  (clk rise@6.920ns - clk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 2.304ns (35.168%)  route 4.247ns (64.832%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.403 - 6.920 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2948, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X75Y79         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[11]/Q
                         net (fo=1, routed)           0.423     1.129    mulf0/operator/sigProdExt_c2[11]
    SLICE_X74Y80         LUT6 (Prop_lut6_I5_O)        0.121     1.250 r  mulf0/operator/level5_c1[6]_i_8/O
                         net (fo=1, routed)           0.468     1.718    mulf0/operator/level5_c1[6]_i_8_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.761 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.761    mulf0/operator/RoundingAdder/S[0]
    SLICE_X75Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.012 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.012    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X75Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.061 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.061    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X75Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.110 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.110    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X75Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.159 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.159    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X75Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.208 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.208    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X75Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.257 r  mulf0/operator/RoundingAdder/ltOp_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.257    mulf0/operator/RoundingAdder/ltOp_carry__3_i_6_n_0
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.402 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_15/O[3]
                         net (fo=6, routed)           0.369     2.771    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X74Y86         LUT4 (Prop_lut4_I1_O)        0.120     2.891 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=1, routed)           0.152     3.043    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I4_O)        0.043     3.086 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=34, routed)          0.349     3.435    mulf0/operator/RoundingAdder/level4_c1[9]_i_7_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.043     3.478 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_2/O
                         net (fo=6, routed)           0.533     4.011    mulf0/operator/RoundingAdder/mulf0_result[0]
    SLICE_X74Y87         LUT6 (Prop_lut6_I2_O)        0.043     4.054 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_20/O
                         net (fo=1, routed)           0.095     4.149    mulf0/operator/RoundingAdder/level5_c1[15]_i_20_n_0
    SLICE_X74Y87         LUT6 (Prop_lut6_I5_O)        0.043     4.192 f  mulf0/operator/RoundingAdder/level5_c1[15]_i_9/O
                         net (fo=1, routed)           0.182     4.374    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.043     4.417 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_5/O
                         net (fo=10, routed)          0.188     4.605    buffer11/control/excExpFracY_c0[1]
    SLICE_X71Y86         LUT2 (Prop_lut2_I1_O)        0.043     4.648 r  buffer11/control/ltOp_carry__2_i_21/O
                         net (fo=1, routed)           0.192     4.840    mulf0/operator/RoundingAdder/ltOp_carry__2
    SLICE_X72Y87         LUT6 (Prop_lut6_I5_O)        0.043     4.883 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.883    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X72Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.056 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.056    addf0/operator/ltOp_carry__2_n_0
    SLICE_X72Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.178 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.204     5.382    buffer11/control/CO[0]
    SLICE_X73Y89         LUT4 (Prop_lut4_I3_O)        0.127     5.509 r  buffer11/control/i__carry_i_2__0/O
                         net (fo=1, routed)           0.189     5.698    addf0/operator/p_1_in[2]
    SLICE_X71Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.889 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.889    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.993 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.430     6.423    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X70Y88         LUT6 (Prop_lut6_I3_O)        0.120     6.543 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.194     6.737    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X72Y89         LUT4 (Prop_lut4_I0_O)        0.043     6.780 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.280     7.059    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X73Y88         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.920     6.920 r  
                                                      0.000     6.920 r  clk (IN)
                         net (fo=2948, unset)         0.483     7.403    addf0/operator/RightShifterComponent/clk
    SLICE_X73Y88         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.403    
                         clock uncertainty           -0.035     7.367    
    SLICE_X73Y88         FDRE (Setup_fdre_C_R)       -0.295     7.072    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  0.013    




