
AVRASM ver. 2.2.8  C:\Users\itzle\Documents\GitHub\PROYECTO_1\PROYECTO_1\main.asm Thu Mar 20 18:00:29 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\itzle\Documents\GitHub\PROYECTO_1\PROYECTO_1\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\itzle\Documents\GitHub\PROYECTO_1\PROYECTO_1\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;-----------------------------------------------
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Universidad del Valle de Guatemala
                                 ; IE2023: Programacion de Microcontroladores
                                 ; CONTADOR_POSTLAB.asm
                                 ; Autor: ANTHONY ALEJANDRO BOTEO LPEZ
                                 ; Proyecto: LABORATORIO_3
                                 ; Hardware: ATMEGA328P
                                 ; Creado: 22/02/2025 
                                 ; Ultima modificacion: 24/02/2025
                                 ; Descripcin:
                                 ;-----------------------------------------------
                                 
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 //VARIABLES EN LA RAM
                                 .dseg
                                 .org			SRAM_START
000100                           USEC:			.byte	1
000101                           DSEC:			.byte	1
000102                           UMIN:			.byte	1
000103                           DMIN:			.byte	1
000104                           UHORA:			.byte	1
000105                           DHORA:			.byte	1
000106                           UDIA:			.byte	1		
000107                           DDIA:			.byte	1
000108                           UMES:			.byte	1
000109                           DMES:			.byte	1
00010a                           DHA:			.byte	1	//CONFIGURAR DECENA HORA PARA ALARMA
00010b                           UHA:			.byte	1	//CONFIGURAR UNIDAD HORA PARA ALARMA
00010c                           DMA:			.byte	1	//CONFIGURAR DECENA DE MIN PARA ALARMA
00010d                           UMA:			.byte	1	//CONFIGURAR UNIDAD DE MIN PARA ALARMA
00010e                           STATE:			.byte	1	//ESTADO ACTUAL DEL 
00010f                           MUESTRA:		.byte	1
000110                           SEL:			.byte	1	//VALOR SELECCIONADO EN DISPLAY
000111                           PARPADEO:		.byte	1
000112                           DESPLAZAMIENTO:	.byte	1
000113                           MOD:			.byte	1
000114                           MODO:			.byte	1
000115                           OPERACION:		.byte	1
                                 //VARIABLES GLOBALES
                                 .def	DISPLAY			=  R17	//VALOR DEL DISPLAY
                                 .def	CONTADOR		=  R18	//CONTADOR OVERFLOW
                                 .def	CONTADOR2		=  R19
                                 .def	CONTADOR3		=  R20
                                 .def	ANTI_REBOTE		=  R21	//ANTI REBOTE
                                 .def	ESTADO_ACTUAL	=  R22	//ESTADO ACTUAL CONTROLADO POR PIN CHANGE
                                 .def	PARPADEO_V		=  R23
                                 
                                 
                                 
                                 
                                 
                                 .cseg
                                 .org	0x0000				//VECTOR DE RESET
000000 c025                      		RJMP	SETUP
                                 
                                 .org	0x0008				//PIN CHANGE PUERTO C PC0 - PC4
000008 c122                      		RJMP	PIN_CHANGE_PINC
                                 
                                 .org	0x0012				//VECTOR OVERFLOW TIMER2
000012 c0fe                      		RJMP	TIMER2_INTER
                                 
                                 .org	0x001A				//VECTOR OVERFLOW TIMER1
00001a c0a8                      		RJMP	TIMER1_INTER	
                                 
                                 .org	0x0020				//VECTOR DE OVERFLOW TIMSK0
000020 c081                      		RJMP	TIMER0_INTER
                                 
                                 DATA:
000021 86bf
000022 cfdb
000023 ede6
000024 87fc
000025 e7ff                      	.DB 0xBF, 0x86, 0xDB, 0xCF, 0xE6, 0xED, 0xFC, 0x87, 0xFF, 0xE7
                                 	
                                 
                                 SETUP:
                                 	//PILA
000026 ef0f                      	LDI		R16, LOW(RAMEND)
000027 bf0d                      	OUT		SPL, R16
000028 e008                      	LDI		R16, HIGH(RAMEND)
000029 bf0e                      	OUT		SPH, R16 
                                 
                                 	//CONFIGURANDO SALIDAS
00002a ef0f                      	LDI		R16, 0xFF		
00002b b90a                      	OUT		DDRD, R16			//PORTD COMO SALIDA
00002c b904                      	OUT		DDRB, R16			//PORTB COMO SALIDA
00002d e000                      	LDI		R16, 0x00
00002e b90b                      	OUT		PORTD, R16			//PORTD PULL UP DESACTIVADO
00002f b905                      	OUT		PORTB, R16			//PORTB PULL UP DESACTIVADO
                                 
                                 	//CONFIGURANDO ENTRADAS
000030 e200                      	LDI		R16, 0x20
000031 b907                      	OUT		DDRC, R16
000032 e10f                      	LDI		R16, 0x1F
000033 b908                      	OUT		PORTC, R16
                                 
                                 
                                 	//CONFIGURANDO VARIABLES GLOBALES
000034 2711                      	CLR		DISPLAY
000035 2722                      	CLR		CONTADOR
000036 2733                      	CLR		CONTADOR2
000037 2766                      	CLR		ESTADO_ACTUAL
000038 e000                      	LDI		R16, 0x00           // Cargar el valor 0 en R16
000039 9300 0114                     STS		MODO, R16           // Inicializar MODO a 0
00003b 9300 0113                     STS     MOD, R16            // Inicializar MOD a 0
00003d 9300 0112                     STS     DESPLAZAMIENTO, R16 // Inicializar DESPLAZAMIENTO a 0
00003f 9300 0115                     STS     OPERACION, R16      // Inicializar OPERACION a 0
                                 	//SEGUNDOS
000041 9300 0100                 	STS		USEC, R16
000043 9300 0101                 	STS		DSEC, R16
                                 	//MINUTOS
000045 e009                      	LDI		R16, 9
000046 9300 0102                 	STS		UMIN, R16
000048 e000                      	LDI		R16, 0
000049 9300 0103                 	STS		DMIN, R16
                                 
                                 	//HORAS
00004b e000                      	LDI		R16, 0x00
00004c 9300 0110                 	STS		SEL, R16
00004e 9300 0111                 	STS		PARPADEO, R16
000050 9300 010f                 	STS		MUESTRA, R16
000052 e009                      	LDI		R16, 9
000053 9300 0104                 	STS		UHORA, R16
000055 e001                      	LDI		R16, 1
000056 9300 0105                 	STS		DHORA, R16
                                 	
                                 	
                                 	//MES
000058 e000                      	LDI		R16, 0
000059 9300 0107                 	STS		DDIA, R16
00005b 9300 0109                 	STS		DMES, R16
                                 
00005d e001                      	LDI		R16, 0x01
00005e 9300 0106                 	STS		UDIA, R16
000060 9300 0108                 	STS		UMES, R16
000062 2700                      	CLR		R16
                                 
                                 	//ALARMA
000063 9300 010b                 	STS		UHA, R16
000065 9300 010a                 	STS		DHA, R16
000067 9300 010d                 	STS		UMA, R16
000069 9300 010d                 	STS		UMA, R16
                                 	//INICIANDO CONFIGURACIN TIMER0
00006b 940e 0079                 	CALL	TIMER0
00006d 940e 0081                 	CALL	TIMER1
00006f 940e 0091                 	CALL	TIMER2
000071 940e 009b                 	CALL	PIN_CHANGE
000073 9478                      	SEI
                                 
                                 MAIN:
                                 	
000074 940e 02ef                 	CALL	MOSTRAR_DISPLAY
000076 940e 02d3                 	CALL	CHECK_ALARMA
                                 
                                 	
                                 	
                                 	
000078 cffb                      	RJMP	MAIN
                                 //|-----------------------------------------------------------------------|
                                 //|																	      |
                                 //|							CONFIGURACION INTERRUPCIONES				  |
                                 //|																	      |
                                 //|-----------------------------------------------------------------------|
                                 TIMER0:
000079 e005                      	LDI		R16, (1<<CS02) | (1<<CS00) //PRESCALER 1024
00007a bd05                      	OUT		TCCR0B, R16				   //ACTIVA EL PRESCALER EN TCCR0B
00007b e000                      	LDI		R16, 0				   //VALOR DESDE DONDE INICIAMOS
00007c bd06                      	OUT		TCNT0, R16				   //CARGA EL VALOR A TCNT0 
00007d e001                      	LDI		R16, (1 << TOIE0)
00007e 9300 006e                 	STS		TIMSK0, R16
000080 9508                      	RET
                                 TIMER1:
                                 	 ; Configurar el Timer1 en modo normal
000081 e000                          LDI R16, 0x00
000082 9300 0080                     STS TCCR1A, R16  ; Modo normal (WGM10 = 0, WGM11 = 0)
                                 
                                     ; Configurar el prescaler = 1024
000084 e005                          LDI R16, (1 << CS12) | (1 << CS10)
000085 9300 0081                     STS TCCR1B, R16
                                 
                                     ; Establecer el valor inicial del Timer1 para 1 segundo
000087 ec02                          LDI R16, HIGH(0xFFFF - 15625)  ; Valor inicial para contar 15,625 ciclos (1 segundo)
000088 9300 0085                     STS TCNT1H, R16
00008a ef06                          LDI R16, LOW(0xFFFF - 15625)
00008b 9300 0084                     STS TCNT1L, R16
                                 
                                     ; Habilitar la interrupcin por overflow
00008d e001                          LDI R16, (1 << TOIE1)
00008e 9300 006f                     STS TIMSK1, R16
                                 
000090 9508                          RET
                                 TIMER2: 
000091 e007                      	LDI		R16, (1 << CS22) | (1 << CS21) | (1 << CS20)
000092 9300 00b1                 	STS		TCCR2B, R16
000094 e000                      	LDI		R16, 0x00
000095 9300 00b0                 	STS		TCCR2A, R16
000097 e001                      	LDI		R16, (1 << TOIE2)
000098 9300 0070                 	STS		TIMSK2, R16
00009a 9508                      	RET
                                 
                                 PIN_CHANGE:
00009b e10f                      	LDI		R16, (1 << PCINT8) | (1 << PCINT9) | (1 << PCINT10) | (1 << PCINT11) | (1 << PCINT12)
00009c 9300 006c                 	STS		PCMSK1, R16
00009e e002                      	LDI		R16, (1 << PCIE1)
00009f 9300 0068                 	STS		PCICR, R16
0000a1 9508                      	RET
                                 //|-----------------------------------------------------------------------|
                                 //|																	      |
                                 //|						    	INTERRUPCIONES				              |
                                 //|																	      |
                                 //|-----------------------------------------------------------------------|
                                 
                                 /////////////////////////////TIMER0 INTERRUPCIN///////////////////////////
                                 TIMER0_INTER:
0000a2 930f                      	PUSH	R16
0000a3 b70f                      	IN		R16, SREG
0000a4 930f                      	PUSH	R16
                                 
                                    //INCREMENTAR CONTADOR DE CONTADOR
0000a5 9523                      	INC		CONTADOR				//INCREMENTAR EL CONTADOR
0000a6 332d                      	CPI		CONTADOR, 61			//OVERFLOW = 61, CUANDO CONTADOR LLEGA A 61 Z = 1.
0000a7 f4b9                      	BRNE	END_INTER				//SI Z = 0, SALTA. SI Z = 1, NO SALTA.
                                 
                                 	//SETEAR CONTADOR EN 0
0000a8 2722                      	CLR		CONTADOR
                                 
0000a9 9100 0100                 	LDS		R16, USEC
0000ab 9503                      	INC		R16
0000ac 300a                      	CPI		R16, 0x0A
0000ad f461                      	BRNE	STORE_USEC
0000ae 2700                      	CLR		R16
0000af 9300 0100                 	STS		USEC, R16
                                 	
0000b1 9100 0101                 	LDS		R16, DSEC
0000b3 9503                      	INC		R16
0000b4 3006                      	CPI		R16, 0x06
0000b5 f439                      	BRNE	STORE_DSEC
0000b6 2700                      	CLR		R16
0000b7 9300 0101                 	STS		DSEC, R16
0000b9 c005                      	RJMP	END_INTER
                                 
                                 STORE_USEC:
0000ba 9300 0100                 	STS		USEC, R16
0000bc c002                      	RJMP	END_INTER
                                 
                                 STORE_DSEC:
0000bd 9300 0101                 	STS		DSEC, R16
                                 END_INTER:
0000bf 910f                      	POP		R16
0000c0 bf0f                      	OUT		SREG, R16
0000c1 910f                      	POP		R16
0000c2 9518                      	RETI
                                 ///////////////////////////////TIMER1_INTERRUPCION////////////////////////////
                                 TIMER1_INTER:
                                 
0000c3 9533                      	INC		CONTADOR2
0000c4 333c                      	CPI		CONTADOR2, 60		//MASCARA COMPRARAR CONTADOR = 14, PASARON 60S
0000c5 f5c9                      	BRNE	END_INTER2
0000c6 2733                      	CLR		CONTADOR2
                                 
                                 	//AUMENTAR MINUTOS
0000c7 9100 0102                     LDS     R16, UMIN
0000c9 9503                          INC     R16
0000ca 300a                          CPI     R16, 0x0A
0000cb f5d1                          BRNE    STORE_UMIN
0000cc 2700                          CLR     R16
0000cd 9300 0102                     STS     UMIN, R16
                                 
0000cf 9100 0103                     LDS     R16, DMIN
0000d1 9503                          INC     R16
0000d2 3006                          CPI     R16, 0x06
0000d3 f5a9                          BRNE    STORE_DMIN
0000d4 2700                          CLR     R16
0000d5 9300 0103                     STS     DMIN, R16
                                 
                                     //AUMENTAR HORAS SI MINUTOS LLEGAN A 60
0000d7 9100 0102                     LDS     R16, UMIN
0000d9 3000                          CPI     R16, 0x00
0000da f521                          BRNE    END_INTER2
0000db 9100 0103                     LDS     R16, DMIN
0000dd 3000                          CPI     R16, 0x00
0000de f501                          BRNE    END_INTER2
                                 
                                 	//AUMENTAR UHORA
0000df 9100 0104                 	LDS		R16, UHORA
0000e1 9503                      	INC		R16
0000e2 930f                      	PUSH	R16			//GUARDAMOS R16, UHORA
0000e3 9100 0105                 	LDS		R16, DHORA	//OBTENEMOS EL VALOR ACTUAL DE DHORA
0000e5 3002                      	CPI		R16, 0x02	//COMPARAMOS CON 2 PARA VER SI SON IGUALES
0000e6 f089                      	BREQ	LIMITE_UHORA	//SI LO SON VAMOS A LIMITE HORA SI NO LO SON POP UHORA
0000e7 910f                      	POP		R16				
0000e8 300a                      	CPI		R16, 0x0A		//MASCARA PARA VER SI EST EN 9 
0000e9 f511                      	BRNE	STORE_UHORA		//SI NO LO EST LO ALMACENAMOS Y SI LO ESTA SETEAMOS A 0 R16
0000ea 2700                      	CLR		R16			
0000eb 9300 0104                 	STS		UHORA, R16
                                 
                                 CONTINUAR_DHORA:
0000ed 9100 0105                 	LDS		R16, DHORA
0000ef 9503                      	INC		R16
0000f0 3003                      	CPI		R16, 0x03 
0000f1 f4e9                      	BRNE	STORE_DHORA
0000f2 2700                      	CLR		R16
0000f3 9300 0105                 	STS		DHORA, R16
0000f5 9300 0104                 	STS		UHORA, R16
0000f7 c007                      	RJMP	LLAMAR_FECHA
                                 
                                 LIMITE_UHORA:
0000f8 910f                      	POP		R16			//REGRESAMOS EL VALOR DE UHORA
0000f9 3005                      	CPI		R16, 0x05	//COMPARAMOS CON 4
0000fa f489                      	BRNE	STORE_UHORA	//SI NO SON IGUALES
0000fb 2700                      	CLR		R16
0000fc 9300 0104                 	STS		UHORA, R16
0000fe cfee                      	RJMP	CONTINUAR_DHORA
                                 
                                 LLAMAR_FECHA:
                                 	
                                 END_INTER2:
0000ff ec02                      	LDI			R16, HIGH(0xFFFF - 15625)
000100 9300 0085                     STS			TCNT1H, R16
000102 ef06                          LDI			R16, LOW(0xFFFF - 15625)
000103 9300 0084                     STS			TCNT1L, R16
000105 9518                      	RETI
                                 
                                 STORE_UMIN:
000106 9300 0102                     STS			UMIN, R16
000108 cff6                          RJMP		END_INTER2  
                                 
                                 STORE_DMIN:
000109 9300 0103                     STS			DMIN, R16
00010b cff3                          RJMP		END_INTER2
                                 
                                 STORE_UHORA:
00010c 9300 0104                     STS			UHORA, R16
00010e cff0                          RJMP		END_INTER2  
                                 
                                 STORE_DHORA:
00010f 9300 0105                     STS			DHORA, R16
                                 
                                 
                                 
                                 //////////////////////////////TIMER2 INTERRUPCIN/////////////////////////////
                                 TIMER2_INTER:
000111 931f                      	PUSH	DISPLAY
000112 930f                          PUSH	R16
000113 b70f                          IN		R16, SREG
000114 930f                          PUSH	R16
                                 
                                     // Verificar si estamos en modo de configuracin (2, 3 o 4)
000115 9110 0114                     LDS		R17, MODO
000117 3012                          CPI		R17, 2
000118 f021                          BREQ	PARPADEO_ACTIVO
000119 3013                          CPI		R17, 3
00011a f011                          BREQ	PARPADEO_ACTIVO
00011b 3014                          CPI		R17, 4
00011c f449                          BRNE	NO_PARPADEO
                                 
                                 PARPADEO_ACTIVO:
                                     // Incrementar contador de parpadeo
                                 	
00011d 9543                          INC		CONTADOR3
00011e 314e                          CPI		CONTADOR3, 30		// 30 ciclos para cumplir 500 ms
00011f f431                          BRNE	NO_PARPADEO
000120 2744                          CLR		CONTADOR3
000121 9110 0111                     LDS		R17, PARPADEO
000123 9510                          COM		R17			// Alternar estado de parpadeo
000124 9310 0111                     STS		PARPADEO, R17
                                 
                                 NO_PARPADEO:
                                 
000126 910f                          POP		R16
000127 bf0f                          OUT		SREG, R16
000128 910f                          POP		R16
000129 911f                      	POP		R17
00012a 9518                          RETI
                                 
                                 //////////////////////////////PIN CHANGE /////////////////////////////////////
                                 PIN_CHANGE_PINC:
                                 
00012b 930f                          PUSH    R16
00012c b70f                          IN      R16, SREG
00012d 930f                          PUSH    R16
00012e 931f                          PUSH    R17
00012f 932f                          PUSH    R18
000130 933f                          PUSH    R19
                                 
                                     ; Leer estado actual de PINC
000131 b106                          IN      R16, PINC
                                 
                                 
                                     ; Manejar PC0 (Cambiar modo)
000132 9930                          SBIC    PINC, PC0
000133 c018                          RJMP    CHECK_PC1
                                 
000134 9110 0114                     LDS     R17, MODO
000136 3015                          CPI		R17, 5
000137 f461                      	BRNE	INC_MODO
000138 9945                      	SBIC	PORTC, 5
000139 c028                      	RJMP	FIN_ISR
00013a 9845                      	CBI		PORTC, 5
00013b 2700                      	CLR		R16
00013c 9300 010a                 	STS		DHA, R16
00013e 9300 010b                 	STS		UHA, R16
000140 9300 010c                 	STS		DMA, R16
000142 9300 010d                 	STS		UMA, R16
                                 INC_MODO:
000144 9110 0114                 	LDS		R17, MODO
000146 9513                      	INC     R17
000147 3016                          CPI     R17, 6
000148 f008                      	BRLO    GUARDAR_MODO
000149 2711                          CLR     R17
                                 GUARDAR_MODO:
00014a 9310 0114                     STS     MODO, R17
                                 
                                 CHECK_PC1:
                                     ; Decrementar SEL
00014c 9931                          SBIC    PINC, PC1
00014d c006                          RJMP    CHECK_PC2
00014e 9110 0110                     LDS     R17, SEL
000150 951a                          DEC     R17
000151 7013                          ANDI    R17, 0x03
000152 9310 0110                     STS     SEL, R17
                                 
                                 CHECK_PC2:
                                     ; Incrementar SEL
000154 9932                          SBIC    PINC, PC2
000155 c006                          RJMP    CHECK_PC3
000156 9110 0110                     LDS     R17, SEL
000158 9513                          INC     R17
000159 7013                          ANDI    R17, 0x03
00015a 9310 0110                     STS     SEL, R17
                                 
                                 CHECK_PC3:
                                     ; Decrementar valor
00015c 9933                          SBIC    PINC, PC3
00015d c001                          RJMP    CHECK_PC4
00015e d00a                          RCALL   DECREMENTAR_VALOR
                                 
                                 CHECK_PC4:
                                     ; Incrementar valor
00015f 9934                          SBIC    PINC, PC4
000160 c001                          RJMP    FIN_ISR
000161 d0ba                          RCALL   INCREMENTAR_VALOR
                                 
                                 FIN_ISR:
000162 913f                          POP     R19
000163 912f                          POP     R18
000164 911f                          POP     R17
000165 910f                          POP     R16
000166 bf0f                          OUT     SREG, R16
000167 910f                          POP     R16
000168 9518                          RETI
                                 
                                 ; ================== SUBRUTINAS DE DECREMENTO ==================
                                 DECREMENTAR_VALOR:
000169 9120 0114                     LDS     R18, MODO
00016b 3022                          CPI     R18, 2
00016c f031                          BREQ    DEC_HORA
00016d 3023                          CPI     R18, 3
00016e f1d1                          BREQ    DEC_FECHA
00016f 3024                          CPI     R18, 4
000170 f009                          BREQ    SUBDEC_ALARMA
000171 9508                          RET
                                 SUBDEC_ALARMA:
000172 c073                      	RJMP	DEC_ALARMA
                                 DEC_HORA:
000173 9110 0110                     LDS     R17, SEL
000175 3010                          CPI     R17, 0
000176 f039                          BREQ    DEC_DHORA
000177 3011                          CPI     R17, 1
000178 f071                          BREQ    DEC_UHORA
000179 3012                          CPI     R17, 2
00017a f0e1                          BREQ    DEC_DMIN
00017b 3013                          CPI     R17, 3
00017c f119                          BREQ    DEC_UMIN
00017d 9508                          RET
                                 
                                 DEC_DHORA:
00017e 9100 0105                     LDS     R16, DHORA
000180 950a                          DEC     R16
000181 3f0f                          CPI     R16, 0xFF
000182 f409                          BRNE    CHECK_DHORA_MAX
000183 e002                          LDI     R16, 2              ; Lmite mximo para decenas de hora
                                 CHECK_DHORA_MAX:
000184 9300 0105                     STS     DHORA, R16
000186 9508                          RET
                                 
                                 DEC_UHORA:
000187 9100 0104                     LDS     R16, UHORA
000189 950a                          DEC     R16
00018a 3f0f                          CPI     R16, 0xFF
00018b f409                          BRNE    CHECK_UHORA_MAX
00018c e009                          LDI     R16, 9              ; Lmite mximo para unidades de hora
                                 CHECK_UHORA_MAX:
00018d 9120 0105                     LDS     R18, DHORA
00018f 3022                          CPI     R18, 2
000190 f419                          BRNE    GUARDAR_UHORA
000191 3004                          CPI     R16, 4
000192 f008                          BRLO    GUARDAR_UHORA
000193 e004                          LDI     R16, 4              ; Si DHORA=2, UHORA mximo = 3
                                 GUARDAR_UHORA:
000194 9300 0104                     STS     UHORA, R16
000196 9508                          RET
                                 
                                 DEC_DMIN:
000197 9100 0103                     LDS     R16, DMIN
000199 950a                          DEC     R16
00019a 3f0f                          CPI     R16, 0xFF
00019b f409                          BRNE    CHECK_DMIN_MAX
00019c e005                          LDI     R16, 5              ; Lmite mximo para decenas de minutos
                                 CHECK_DMIN_MAX:
00019d 9300 0103                     STS     DMIN, R16
00019f 9508                          RET
                                 
                                 DEC_UMIN:
0001a0 9100 0102                     LDS     R16, UMIN
0001a2 950a                          DEC     R16
0001a3 3f0f                          CPI     R16, 0xFF
0001a4 f409                          BRNE    CHECK_UMIN_MAX
0001a5 e009                          LDI     R16, 9              ; Lmite mximo para unidades de minutos
                                 CHECK_UMIN_MAX:
0001a6 9300 0102                     STS     UMIN, R16
0001a8 9508                          RET
                                 
                                 DEC_FECHA:
0001a9 9110 0110                     LDS     R17, SEL
0001ab 3010                          CPI     R17, 0
0001ac f039                          BREQ    DEC_DDIA
0001ad 3011                          CPI     R17, 1
0001ae f071                          BREQ    DEC_UDIA
0001af 3012                          CPI     R17, 2
0001b0 f0e1                          BREQ    DEC_DMES
0001b1 3013                          CPI     R17, 3
0001b2 f119                          BREQ    DEC_UMES
0001b3 9508                          RET
                                 
                                 DEC_DDIA:
0001b4 9100 0107                     LDS     R16, DDIA
0001b6 950a                          DEC     R16
0001b7 3f0f                          CPI     R16, 0xFF
0001b8 f409                          BRNE    CHECK_DDIA_MAX
0001b9 e003                          LDI     R16, 3              ; Lmite mximo para decenas de da
                                 CHECK_DDIA_MAX:
0001ba 9300 0107                     STS     DDIA, R16
0001bc 9508                          RET
                                 
                                 DEC_UDIA:
0001bd 9100 0106                     LDS     R16, UDIA
0001bf 950a                          DEC     R16
0001c0 3f0f                          CPI     R16, 0xFF
0001c1 f409                          BRNE    CHECK_UDIA_MAX
0001c2 e009                          LDI     R16, 9              ; Lmite mximo para unidades de da
                                 CHECK_UDIA_MAX:
0001c3 9120 0107                     LDS     R18, DDIA
0001c5 3023                          CPI     R18, 3
0001c6 f419                          BRNE    GUARDAR_UDIA
0001c7 3001                          CPI     R16, 1
0001c8 f008                          BRLO    GUARDAR_UDIA
0001c9 e000                          LDI     R16, 0              ; Si DDIA=3, UDIA mximo = 0
                                 GUARDAR_UDIA:
0001ca 9300 0106                     STS     UDIA, R16
0001cc 9508                          RET
                                 
                                 DEC_DMES:
0001cd 9100 0109                     LDS     R16, DMES
0001cf 950a                          DEC     R16
0001d0 3f0f                          CPI     R16, 0xFF
0001d1 f409                          BRNE    CHECK_DMES_MAX
0001d2 e001                          LDI     R16, 1              ; Lmite mximo para decenas de mes
                                 CHECK_DMES_MAX:
0001d3 9300 0109                     STS     DMES, R16
0001d5 9508                          RET
                                 
                                 DEC_UMES:
0001d6 9100 0108                     LDS     R16, UMES
0001d8 950a                          DEC     R16
0001d9 3f0f                          CPI     R16, 0xFF
0001da f409                          BRNE    CHECK_UMES_MAX
0001db e009                          LDI     R16, 9              ; Lmite mximo para unidades de mes
                                 CHECK_UMES_MAX:
0001dc 9120 0109                     LDS     R18, DMES
0001de 3021                          CPI     R18, 1
0001df f419                          BRNE    GUARDAR_UMES
0001e0 3002                          CPI     R16, 2
0001e1 f008                          BRLO    GUARDAR_UMES
0001e2 e001                          LDI     R16, 1              ; Si DMES=1, UMES mximo = 2 (12 meses)
                                 GUARDAR_UMES:
0001e3 9300 0108                     STS     UMES, R16
0001e5 9508                          RET
                                 
                                 DEC_ALARMA:
0001e6 9110 0110                     LDS     R17, SEL
0001e8 3010                          CPI     R17, 0
0001e9 f039                          BREQ    DEC_DHA
0001ea 3011                          CPI     R17, 1
0001eb f071                          BREQ    DEC_UHA
0001ec 3012                          CPI     R17, 2
0001ed f0e1                          BREQ    DEC_DMA
0001ee 3013                          CPI     R17, 3
0001ef f119                          BREQ    DEC_UMA
0001f0 9508                          RET
                                 
                                 DEC_DHA:
0001f1 9100 010a                     LDS     R16, DHA
0001f3 950a                          DEC     R16
0001f4 3f0f                          CPI     R16, 0xFF
0001f5 f409                          BRNE    CHECK_DHA_MAX
0001f6 e002                          LDI     R16, 2              ; Lmite mximo para decenas de hora alarma
                                 CHECK_DHA_MAX:
0001f7 9300 010a                     STS     DHA, R16
0001f9 9508                          RET
                                 
                                 DEC_UHA:
0001fa 9100 010b                     LDS     R16, UHA
0001fc 950a                          DEC     R16
0001fd 3f0f                          CPI     R16, 0xFF
0001fe f409                          BRNE    CHECK_UHA_MAX
0001ff e009                          LDI     R16, 9              ; Lmite mximo para unidades de hora alarma
                                 CHECK_UHA_MAX:
000200 9120 010a                     LDS     R18, DHA
000202 3022                          CPI     R18, 2
000203 f419                          BRNE    GUARDAR_UHA
000204 3004                          CPI     R16, 4
000205 f008                          BRLO    GUARDAR_UHA
000206 e003                          LDI     R16, 3              ; Si DHA=2, UHA mximo = 3
                                 GUARDAR_UHA:
000207 9300 010b                     STS     UHA, R16
000209 9508                          RET
                                 
                                 DEC_DMA:
00020a 9100 010c                     LDS     R16, DMA
00020c 950a                          DEC     R16
00020d 3f0f                          CPI     R16, 0xFF
00020e f409                          BRNE    CHECK_DMA_MAX
00020f e005                          LDI     R16, 5              ; Lmite mximo para decenas de minuto alarma
                                 CHECK_DMA_MAX:
000210 9300 010c                     STS     DMA, R16
000212 9508                          RET
                                 
                                 DEC_UMA:
000213 9100 010d                     LDS     R16, UMA
000215 950a                          DEC     R16
000216 3f0f                          CPI     R16, 0xFF
000217 f409                          BRNE    CHECK_UMA_MAX
000218 e009                          LDI     R16, 9              ; Lmite mximo para unidades de minuto alarma
                                 CHECK_UMA_MAX:
000219 9300 010d                     STS     UMA, R16
00021b 9508                          RET
                                 
                                 ; ================== SUBRUTINAS DE INCREMENTO ==================
                                 INCREMENTAR_VALOR:
00021c 9120 0114                     LDS     R18, MODO
00021e 3022                          CPI     R18, 2
00021f f031                          BREQ    INC_HORA
000220 3023                          CPI     R18, 3
000221 f1d9                          BREQ    INC_FECHA
000222 3024                          CPI     R18, 4
000223 f009                          BREQ    SUBINC_ALARMA
000224 9508                          RET
                                 SUBINC_ALARMA:
000225 c076                      	RJMP	INC_ALARMA
                                 INC_HORA:
000226 9110 0110                     LDS     R17, SEL
000228 3010                          CPI     R17, 0
000229 f039                          BREQ    INC_DHORA
00022a 3011                          CPI     R17, 1
00022b f071                          BREQ    INC_UHORA
00022c 3012                          CPI     R17, 2
00022d f0e9                          BREQ    INC_DMIN
00022e 3013                          CPI     R17, 3
00022f f121                          BREQ    INC_UMIN
000230 9508                          RET
                                 
                                 INC_DHORA:
000231 9100 0105                     LDS     R16, DHORA
000233 9503                          INC     R16
000234 3003                          CPI     R16, 3
000235 f008                          BRLO    GUARDAR_DHORA
000236 2700                          CLR     R16
                                 GUARDAR_DHORA:
000237 9300 0105                     STS     DHORA, R16
000239 9508                          RET
                                 
                                 INC_UHORA:
00023a 9100 0104                     LDS     R16, UHORA
00023c 9503                          INC     R16
00023d 9120 0105                     LDS     R18, DHORA
00023f 3022                          CPI     R18, 2
000240 f421                          BRNE    CHECK_UHORA_NORMAL
000241 3005                          CPI     R16, 5
000242 f028                          BRLO    GUARDAR_UHORA_INC
000243 2700                          CLR     R16
000244 c003                          RJMP    GUARDAR_UHORA_INC
                                 CHECK_UHORA_NORMAL:
000245 300a                          CPI     R16, 10
000246 f008                          BRLO    GUARDAR_UHORA_INC
000247 2700                          CLR     R16
                                 GUARDAR_UHORA_INC:
000248 9300 0104                     STS     UHORA, R16
00024a 9508                          RET
                                 
                                 INC_DMIN:
00024b 9100 0103                     LDS     R16, DMIN
00024d 9503                          INC     R16
00024e 3006                          CPI     R16, 6
00024f f008                          BRLO    GUARDAR_DMIN_INC
000250 2700                          CLR     R16
                                 GUARDAR_DMIN_INC:
000251 9300 0103                     STS     DMIN, R16
000253 9508                          RET
                                 
                                 INC_UMIN:
000254 9100 0102                     LDS     R16, UMIN
000256 9503                          INC     R16
000257 300a                          CPI     R16, 10
000258 f008                          BRLO    GUARDAR_UMIN_INC
000259 2700                          CLR     R16
                                 GUARDAR_UMIN_INC:
00025a 9300 0102                     STS     UMIN, R16
00025c 9508                          RET
                                 
                                 INC_FECHA:
00025d 9110 0110                     LDS     R17, SEL
00025f 3010                          CPI     R17, 0
000260 f039                          BREQ    INC_DDIA
000261 3011                          CPI     R17, 1
000262 f071                          BREQ    INC_UDIA
000263 3012                          CPI     R17, 2
000264 f0e9                          BREQ    INC_DMES
000265 3013                          CPI     R17, 3
000266 f121                          BREQ    INC_UMES
000267 9508                          RET
                                 
                                 INC_DDIA:
000268 9100 0107                     LDS     R16, DDIA
00026a 9503                          INC     R16
00026b 3004                          CPI     R16, 4
00026c f008                          BRLO    GUARDAR_DDIA_INC
00026d 2700                          CLR     R16
                                 GUARDAR_DDIA_INC:
00026e 9300 0107                     STS     DDIA, R16
000270 9508                          RET
                                 
                                 INC_UDIA:
000271 9100 0106                     LDS     R16, UDIA
000273 9503                          INC     R16
000274 9120 0107                     LDS     R18, DDIA
000276 3023                          CPI     R18, 3
000277 f421                          BRNE    CHECK_UDIA_NORMAL
000278 3002                          CPI     R16, 2
000279 f028                          BRLO    GUARDAR_UDIA_INC
00027a 2700                          CLR     R16
00027b c003                          RJMP    GUARDAR_UDIA_INC
                                 CHECK_UDIA_NORMAL:
00027c 300a                          CPI     R16, 10
00027d f008                          BRLO    GUARDAR_UDIA_INC
00027e 2700                          CLR     R16
                                 GUARDAR_UDIA_INC:
00027f 9300 0106                     STS     UDIA, R16
000281 9508                          RET
                                 
                                 INC_DMES:
000282 9100 0109                     LDS     R16, DMES
000284 9503                          INC     R16
000285 3002                          CPI     R16, 2
000286 f008                          BRLO    GUARDAR_DMES_INC
000287 2700                          CLR     R16
                                 GUARDAR_DMES_INC:
000288 9300 0109                     STS     DMES, R16
00028a 9508                          RET
                                 
                                 INC_UMES:
00028b 9100 0108                     LDS     R16, UMES
00028d 9503                          INC     R16
00028e 9120 0109                     LDS     R18, DMES
000290 3021                          CPI     R18, 1
000291 f421                          BRNE    CHECK_UMES_NORMAL
000292 3003                          CPI     R16, 3
000293 f028                          BRLO    GUARDAR_UMES_INC
000294 2700                          CLR     R16
000295 c003                          RJMP    GUARDAR_UMES_INC
                                 CHECK_UMES_NORMAL:
000296 300a                          CPI     R16, 10
000297 f008                          BRLO    GUARDAR_UMES_INC
000298 2700                          CLR     R16
                                 GUARDAR_UMES_INC:
000299 9300 0108                     STS     UMES, R16
00029b 9508                          RET
                                 
                                 INC_ALARMA:
00029c 9110 0110                     LDS     R17, SEL
00029e 3010                          CPI     R17, 0
00029f f039                          BREQ    INC_DHA
0002a0 3011                          CPI     R17, 1
0002a1 f071                          BREQ    INC_UHA
0002a2 3012                          CPI     R17, 2
0002a3 f0e9                          BREQ    INC_DMA
0002a4 3013                          CPI     R17, 3
0002a5 f121                          BREQ    INC_UMA
0002a6 9508                          RET
                                 
                                 INC_DHA:
0002a7 9100 010a                     LDS     R16, DHA
0002a9 9503                          INC     R16
0002aa 3004                          CPI     R16, 4
0002ab f008                          BRLO    GUARDAR_DHA_INC
0002ac 2700                          CLR     R16
                                 GUARDAR_DHA_INC:
0002ad 9300 010a                     STS     DHA, R16
0002af 9508                          RET
                                 
                                 INC_UHA:
0002b0 9100 010b                     LDS     R16, UHA
0002b2 9503                          INC     R16
0002b3 9120 010a                     LDS     R18, DHA
0002b5 3022                          CPI     R18, 2
0002b6 f421                          BRNE    CHECK_UHA_NORMAL
0002b7 3005                          CPI     R16, 5
0002b8 f028                          BRLO    GUARDAR_UHA_INC
0002b9 2700                          CLR     R16
0002ba c003                          RJMP    GUARDAR_UHA_INC
                                 CHECK_UHA_NORMAL:
0002bb 300a                          CPI     R16, 10
0002bc f008                          BRLO    GUARDAR_UHA_INC
0002bd 2700                          CLR     R16
                                 GUARDAR_UHA_INC:
0002be 9300 010b                     STS     UHA, R16
0002c0 9508                          RET
                                 
                                 INC_DMA:
0002c1 9100 010c                     LDS     R16, DMA
0002c3 9503                          INC     R16
0002c4 3006                          CPI     R16, 6
0002c5 f008                          BRLO    GUARDAR_DMA_INC
0002c6 2700                          CLR     R16
                                 GUARDAR_DMA_INC:
0002c7 9300 010c                     STS     DMA, R16
0002c9 9508                          RET
                                 
                                 INC_UMA:
0002ca 9100 010d                     LDS     R16, UMA
0002cc 9503                          INC     R16
0002cd 300a                          CPI     R16, 10
0002ce f008                          BRLO    GUARDAR_UMA_INC
0002cf 2700                          CLR     R16
                                 GUARDAR_UMA_INC:
0002d0 9300 010d                     STS     UMA, R16
0002d2 9508                          RET
                                 
                                 CHECK_ALARMA:
                                 
0002d3 9100 0105                 	LDS		R16, DHORA
0002d5 9180 010a                 	LDS		R24, DHA
0002d7 1701                      	CP		R16, R17
0002d8 f4a1                      	BRNE	APAGAR_BUZZER
                                 
0002d9 9100 0104                 	LDS		R16, UHORA
0002db 9180 010b                 	LDS		R24, UHA
0002dd 1701                      	CP		R16, R17
0002de f471                      	BRNE	APAGAR_BUZZER
                                 
0002df 9100 0103                 	LDS		R16, DMIN
0002e1 9180 010c                 	LDS		R24, DMA
0002e3 1701                      	CP		R16, R17
0002e4 f441                      	BRNE	APAGAR_BUZZER
                                 
0002e5 9100 0102                 	LDS		R16, UMIN
0002e7 9180 010d                 	LDS		R24, UMA
0002e9 1701                      	CP		R16, R17
0002ea f411                      	BRNE	APAGAR_BUZZER
                                 
0002eb 9a45                      	SBI		PORTC, PC5
0002ec c001                      	RJMP	FIN_ALARMA
                                 APAGAR_BUZZER:
0002ed 9845                      	CBI		PORTC, PC5
                                 FIN_ALARMA:
0002ee 9508                      	RET
                                 
                                 
                                 //|-----------------------------------------------------------------------|
                                 //|																	      |
                                 //|						    	DISPLAY						              |
                                 //|																	      |
                                 //|-----------------------------------------------------------------------|		
                                 MOSTRAR_DISPLAY:
0002ef 9100 0114                     LDS		R16, MODO
0002f1 3000                          CPI		R16, 0	// HORA
0002f2 f059                          BREQ	MOSTRAR_SUBHORA
0002f3 3001                          CPI		R16, 1	// FECHA
0002f4 f051                          BREQ	MOSTRAR_SUBFECHA
0002f5 3002                          CPI		R16, 2	// CONFIGURAR HORA
0002f6 f059                          BREQ	CONFIGURAR_HORA_DISPLAY
0002f7 3003                          CPI		R16, 3	// CONFIGURAR FECHA
0002f8 f181                          BREQ	CONFIGURAR_FECHA_DISPLAY
0002f9 3004                          CPI		R16, 4	// CONFIGURAR ALARMA
0002fa f031                          BREQ	SUBCONFIGURAR_ALARMA_DISPLAY
0002fb 3005                          CPI		R16, 5	// MOSTRAR ALARMA
0002fc f019                          BREQ	MOSTRAR_SUBALARMA
0002fd 9508                          RET
                                 
                                 MOSTRAR_SUBHORA:
0002fe c051                      	RJMP	MOSTRAR_HORA
                                 MOSTRAR_SUBFECHA:
0002ff c089                      	RJMP	MOSTRAR_FECHA
                                 MOSTRAR_SUBALARMA:
000300 c0f9                      	RJMP	MOSTRAR_ALARMA
                                 SUBCONFIGURAR_ALARMA_DISPLAY:
000301 c0c0                      	RJMP	CONFIGURAR_ALARMA_DISPLAY
                                 
                                 CONFIGURAR_HORA_DISPLAY:
000302 9100 0110                     LDS		R16, SEL
000304 3000                          CPI		R16, 0
000305 f039                          BREQ	PARPADEO_DHORA
000306 3001                          CPI		R16, 1
000307 f061                          BREQ	PARPADEO_UHORA
000308 3002                          CPI		R16, 2
000309 f089                          BREQ	PARPADEO_DMIN
00030a 3003                          CPI		R16, 3
00030b f0b1                          BREQ	PARPADEO_UMIN
00030c c043                          RJMP	MOSTRAR_HORA
                                 
                                 PARPADEO_DHORA:
00030d 9170 0111                     LDS		PARPADEO_V, PARPADEO
00030f 3070                          CPI		PARPADEO_V, 0
000310 f009                          BREQ	APAGAR_DHORA
000311 c03e                          RJMP	MOSTRAR_HORA
                                 
                                 APAGAR_DHORA:
000312 982b                          CBI		PORTB, 3	// Apagar display de DHORA
000313 c03c                          RJMP	MOSTRAR_HORA
                                 
                                 PARPADEO_UHORA:
000314 9170 0111                     LDS		PARPADEO_V, PARPADEO
000316 3070                          CPI		PARPADEO_V, 0
000317 f009                          BREQ	APAGAR_UHORA
000318 c037                          RJMP	MOSTRAR_HORA
                                 
                                 APAGAR_UHORA:
000319 982a                          CBI		PORTB, 2	// Apagar display de UHORA
00031a c035                          RJMP	MOSTRAR_HORA
                                 
                                 PARPADEO_DMIN:
00031b 9170 0111                     LDS		PARPADEO_V, PARPADEO
00031d 3070                          CPI		PARPADEO_V, 0
00031e f009                          BREQ	APAGAR_DMIN
00031f c030                          RJMP	MOSTRAR_HORA
                                 
                                 APAGAR_DMIN:
000320 9829                          CBI		PORTB, 1	// Apagar display de DMIN
000321 c02e                          RJMP	MOSTRAR_HORA
                                 
                                 PARPADEO_UMIN:
000322 9170 0111                     LDS		PARPADEO_V, PARPADEO
000324 3070                          CPI		PARPADEO_V, 0
000325 f009                          BREQ	APAGAR_UMIN
000326 c029                          RJMP	MOSTRAR_HORA
                                 
                                 APAGAR_UMIN:
000327 9828                          CBI		PORTB, 0	// Apagar display de UMIN
000328 c027                          RJMP	MOSTRAR_HORA
                                 
                                 CONFIGURAR_FECHA_DISPLAY:
000329 9100 0110                 	LDS		R16, SEL
00032b 3000                      	CPI		R16, 0
00032c f039                      	BREQ	PARPADEO_DDIA
00032d 3001                      	CPI		R16, 1
00032e f061                      	BREQ	PARPADEO_UDIA
00032f 3002                      	CPI		R16, 2
000330 f089                      	BREQ	PARPADEO_DMES
000331 3003                      	CPI		R16, 3
000332 f0b1                      	BREQ	PARPADEO_UMES
000333 c055                      	RJMP	MOSTRAR_FECHA
                                 
                                 PARPADEO_DDIA:
000334 9170 0111                 	LDS		PARPADEO_V, PARPADEO
000336 3070                      	CPI		PARPADEO_V, 0
000337 f009                      	BREQ	APAGAR_DDIA
000338 c050                      	RJMP	MOSTRAR_FECHA
                                 APAGAR_DDIA:
000339 982b                      	CBI		PORTB, 3
00033a c04e                      	RJMP	MOSTRAR_FECHA
                                 
                                 PARPADEO_UDIA:
00033b 9170 0111                 	LDS		PARPADEO_V, PARPADEO
00033d 3070                      	CPI		PARPADEO_V, 0
00033e f3d1                      	BREQ	APAGAR_DDIA
00033f c049                      	RJMP	MOSTRAR_FECHA
                                 APAGAR_UDIA:
000340 982a                      	CBI		PORTB, 2
000341 c047                      	RJMP	MOSTRAR_FECHA
                                 PARPADEO_DMES:
000342 9170 0111                 	LDS		PARPADEO_V, PARPADEO
000344 3070                      	CPI		PARPADEO_V, 0
000345 f3d1                      	BREQ	APAGAR_UDIA
000346 c042                      	RJMP	MOSTRAR_FECHA
                                 APAGAR_DMES:
000347 9829                      	CBI		PORTB, 1
000348 c040                      	RJMP	MOSTRAR_FECHA
                                 PARPADEO_UMES:
000349 9170 0111                 	LDS		PARPADEO_V, PARPADEO
00034b 3070                      	CPI		PARPADEO_V, 0
00034c f3d1                      	BREQ	APAGAR_DMES
00034d c03b                      	RJMP	MOSTRAR_FECHA
                                 APAGAR_UMES:
00034e 9828                      	CBI		PORTB, 0
00034f c039                      	RJMP	MOSTRAR_FECHA
                                 
                                 
                                 MOSTRAR_HORA:
                                     // MOSTRAR LOS MINUTOS UNIDADES
000350 9100 0102                     LDS		R16, UMIN
000352 2f10                          MOV		DISPLAY, R16
000353 940e 0432                     CALL	PUNTERO_DISPLAY
000355 b91b                          OUT		PORTD, DISPLAY
000356 9a28                          SBI		PORTB, 0	// ENCIENDE UNIDADES (DISPLAY1)
000357 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
000358 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
000359 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
00035a 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
00035b 982d                          CBI		PORTB, 5	// APAGA LED ROJO (PB5)
00035c 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR MINUTOS DECENAS
00035e 9100 0103                     LDS		R16, DMIN
000360 2f10                          MOV		DISPLAY, R16
000361 940e 0432                     CALL	PUNTERO_DISPLAY
000363 b91b                          OUT		PORTD, DISPLAY
000364 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
000365 9a29                          SBI		PORTB, 1	// ENCIENDE DECENAS (DISPLAY2)
000366 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
000367 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
000368 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
000369 982d                          CBI		PORTB, 5	// APAGA LED ROJO (PB5)
00036a 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS UNIDADES
00036c 9100 0104                     LDS		R16, UHORA
00036e 2f10                          MOV		DISPLAY, R16
00036f 940e 0432                     CALL	PUNTERO_DISPLAY
000371 b91b                          OUT		PORTD, DISPLAY
000372 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
000373 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
000374 9a2a                          SBI		PORTB, 2	// ENCIENDE HORAS UNIDADES (DISPLAY3)
000375 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
000376 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
000377 982d                          CBI		PORTB, 5	// APAGA LED ROJO (PB5)
000378 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS DECENAS
00037a 9100 0105                     LDS		R16, DHORA
00037c 2f10                          MOV		DISPLAY, R16
00037d 940e 0432                     CALL	PUNTERO_DISPLAY
00037f b91b                          OUT		PORTD, DISPLAY
000380 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
000381 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
000382 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
000383 9a2b                          SBI		PORTB, 3	// ENCIENDE HORAS DECENAS (DISPLAY4)
000384 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
000385 982d                          CBI		PORTB, 5	// APAGA LED ROJO (PB5)
000386 940e 0437                     CALL	DELAY
                                 
000388 9508                          RET
                                 
                                 MOSTRAR_FECHA:
                                     // MOSTRAR LOS MINUTOS UNIDADES
000389 9100 0108                     LDS		R16, UMES
00038b 2f10                          MOV		DISPLAY, R16
00038c 940e 0432                     CALL	PUNTERO_DISPLAY
00038e b91b                          OUT		PORTD, DISPLAY
00038f 9a28                          SBI		PORTB, 0	// ENCIENDE UNIDADES (DISPLAY1)
000390 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
000391 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
000392 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
000393 9a2d                          SBI		PORTB, 5	// ENCIENDE LED AZUL (PB4)
000394 982c                          CBI		PORTB, 4	// APAGA LED ROJO (PB5)
000395 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR MINUTOS DECENAS
000397 9100 0109                     LDS		R16, DMES
000399 2f10                          MOV		DISPLAY, R16
00039a 940e 0432                     CALL	PUNTERO_DISPLAY
00039c b91b                          OUT		PORTD, DISPLAY
00039d 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
00039e 9a29                          SBI		PORTB, 1	// ENCIENDE DECENAS (DISPLAY2)
00039f 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
0003a0 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
0003a1 9a2d                          SBI		PORTB, 5	// ENCIENDE LED AZUL (PB4)
0003a2 982c                          CBI		PORTB, 4	// APAGA LED ROJO (PB5)
0003a3 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS UNIDADES
0003a5 9100 0106                     LDS		R16, UDIA
0003a7 2f10                          MOV		DISPLAY, R16
0003a8 940e 0432                     CALL	PUNTERO_DISPLAY
0003aa b91b                          OUT		PORTD, DISPLAY
0003ab 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
0003ac 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
0003ad 9a2a                          SBI		PORTB, 2	// ENCIENDE HORAS UNIDADES (DISPLAY3)
0003ae 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
0003af 9a2d                          SBI		PORTB, 5	// ENCIENDE LED AZUL (PB4)
0003b0 982c                          CBI		PORTB, 4	// APAGA LED ROJO (PB5)
0003b1 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS DECENAS
0003b3 9100 0107                     LDS		R16, DDIA
0003b5 2f10                          MOV		DISPLAY, R16
0003b6 940e 0432                     CALL	PUNTERO_DISPLAY
0003b8 b91b                          OUT		PORTD, DISPLAY
0003b9 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
0003ba 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
0003bb 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
0003bc 9a2b                          SBI		PORTB, 3	// ENCIENDE HORAS DECENAS (DISPLAY4)
0003bd 9a2d                          SBI		PORTB, 5	// ENCIENDE LED AZUL (PB4)
0003be 982c                          CBI		PORTB, 4	// APAGA LED ROJO (PB5)
0003bf 940e 0437                     CALL	DELAY
                                 
0003c1 9508                          RET
                                 CONFIGURAR_ALARMA_DISPLAY:
                                 	// MOSTRAR LOS MINUTOS UNIDADES
0003c2 9100 010d                     LDS		R16, UMA
0003c4 2f10                          MOV		DISPLAY, R16
0003c5 940e 0432                     CALL	PUNTERO_DISPLAY
0003c7 b91b                          OUT		PORTD, DISPLAY
0003c8 9a28                          SBI		PORTB, 0	// ENCIENDE UNIDADES (DISPLAY1)
0003c9 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
0003ca 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
0003cb 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
0003cc 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
0003cd 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
0003ce 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR MINUTOS DECENAS
0003d0 9100 010c                     LDS		R16, DMA
0003d2 2f10                          MOV		DISPLAY, R16
0003d3 940e 0432                     CALL	PUNTERO_DISPLAY
0003d5 b91b                          OUT		PORTD, DISPLAY
0003d6 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
0003d7 9a29                          SBI		PORTB, 1	// ENCIENDE DECENAS (DISPLAY2)
0003d8 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
0003d9 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
0003da 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
0003db 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
0003dc 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS UNIDADES
0003de 9100 010b                     LDS		R16, UHA
0003e0 2f10                          MOV		DISPLAY, R16
0003e1 940e 0432                     CALL	PUNTERO_DISPLAY
0003e3 b91b                          OUT		PORTD, DISPLAY
0003e4 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
0003e5 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
0003e6 9a2a                          SBI		PORTB, 2	// ENCIENDE HORAS UNIDADES (DISPLAY3)
0003e7 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
0003e8 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
0003e9 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
0003ea 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS DECENAS
0003ec 9100 010a                     LDS		R16, DHA
0003ee 2f10                          MOV		DISPLAY, R16
0003ef 940e 0432                     CALL	PUNTERO_DISPLAY
0003f1 b91b                          OUT		PORTD, DISPLAY
0003f2 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
0003f3 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
0003f4 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
0003f5 9a2b                          SBI		PORTB, 3	// ENCIENDE HORAS DECENAS (DISPLAY4)
0003f6 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
0003f7 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
0003f8 940e 0437                     CALL	DELAY
                                 MOSTRAR_ALARMA:
                                     // MOSTRAR LOS MINUTOS UNIDADES
0003fa 9100 010d                     LDS		R16, UMA
0003fc 2f10                          MOV		DISPLAY, R16
0003fd 940e 0432                     CALL	PUNTERO_DISPLAY
0003ff b91b                          OUT		PORTD, DISPLAY
000400 9a28                          SBI		PORTB, 0	// ENCIENDE UNIDADES (DISPLAY1)
000401 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
000402 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
000403 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
000404 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
000405 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
000406 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR MINUTOS DECENAS
000408 9100 010c                     LDS		R16, DMA
00040a 2f10                          MOV		DISPLAY, R16
00040b 940e 0432                     CALL	PUNTERO_DISPLAY
00040d b91b                          OUT		PORTD, DISPLAY
00040e 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
00040f 9a29                          SBI		PORTB, 1	// ENCIENDE DECENAS (DISPLAY2)
000410 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
000411 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
000412 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
000413 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
000414 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS UNIDADES
000416 9100 010b                     LDS		R16, UHA
000418 2f10                          MOV		DISPLAY, R16
000419 940e 0432                     CALL	PUNTERO_DISPLAY
00041b b91b                          OUT		PORTD, DISPLAY
00041c 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
00041d 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
00041e 9a2a                          SBI		PORTB, 2	// ENCIENDE HORAS UNIDADES (DISPLAY3)
00041f 982b                          CBI		PORTB, 3	// APAGA HORAS DECENAS (DISPLAY4)
000420 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
000421 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
000422 940e 0437                     CALL	DELAY
                                 
                                     // MOSTRAR LAS HORAS DECENAS
000424 9100 010a                     LDS		R16, DHA
000426 2f10                          MOV		DISPLAY, R16
000427 940e 0432                     CALL	PUNTERO_DISPLAY
000429 b91b                          OUT		PORTD, DISPLAY
00042a 9828                          CBI		PORTB, 0	// APAGA UNIDADES (DISPLAY1)
00042b 9829                          CBI		PORTB, 1	// APAGA DECENAS (DISPLAY2)
00042c 982a                          CBI		PORTB, 2	// APAGA HORAS UNIDADES (DISPLAY3)
00042d 9a2b                          SBI		PORTB, 3	// ENCIENDE HORAS DECENAS (DISPLAY4)
00042e 9a2c                          SBI		PORTB, 4	// ENCIENDE LED AZUL (PB4)
00042f 9a2d                          SBI		PORTB, 5	// APAGA LED ROJO (PB5)
000430 940e 0437                     CALL	DELAY
                                 
                                 
                                 PUNTERO_DISPLAY:
000432 e0f0                      	LDI		ZH, HIGH(DATA << 1)
000433 e4e2                      	LDI		ZL, LOW(DATA << 1)
000434 0fe1                      	ADD		ZL, DISPLAY
000435 9114                      	LPM		DISPLAY, Z
000436 9508                      	RET
                                 
                                 
                                 DELAY:
000437 ef5f                          LDI     R21, 0xFF
                                 SUB_DELAY1:
000438 955a                          DEC     R21
000439 3050                          CPI     R21, 0
00043a f7e9                          BRNE    SUB_DELAY1


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 340 r17:  95 r18:  30 r19:   6 r20:   3 
r21:   3 r22:   1 r23:  16 r24:   4 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   2 r31:   1 
Registers used: 12 out of 35 (34.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   1 adiw  :   0 and   :   0 
andi  :   2 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  55 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  21 brlt  :   0 brmi  :   0 
brne  :  39 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  38 cbi   :  66 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  33 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :   4 cpc   :   0 
cpi   : 111 cpse  :   0 dec   :  14 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :  23 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  48 lds   :  90 lpm   :   2 lsl   :   0 
lsr   :   0 mov   :  16 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  29 pop   :  12 
push  :  11 rcall :   2 ret   :  42 reti  :   4 rjmp  :  48 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  41 sbic  :   6 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  80 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 29 out of 113 (25.7%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000878   2102     10   2112   32768   6.4%
[.dseg] 0x000100 0x000116      0     22     22    2048   1.1%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
