module RAM #(
    parameter WIDTH = 6,
    parameter DEPTH = 8
)(
    input        clk,
    input        rst_n,
    input        write_en,
    input [WIDTH-1:0] write_addr,
    input [WIDTH-1:0] write_data,
    input        read_en,
    input [WIDTH-1:0] read_addr,
    output [WIDTH-1:0] read_data
);

    // RAM Array: 2^WIDTH memory locations, each WIDTH bits wide
    reg [WIDTH-1:0] RAM [0:2**WIDTH-1];

    // Write Operation
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            integer i;
            for (i = 0; i < 2**WIDTH; i = i + 1) begin
                RAM[i] <= 0;
            end
        end else if (write_en) begin
            RAM[write_addr] <= write_data;
        end
    end

    // Read Operation
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            read_data <= 0;
        end else if (read_en) begin
            read_data <= RAM[read_addr];
        end else begin
            read_data <= 0;
        end
    end

endmodule