{"Source Block": ["hdl/library/axi_adrv9001/axi_adrv9001_if.v@268:349@HdlStmIf", "    .rx_sdr_ddr_n (rx1_sdr_ddr_n),\n    .rx_symb_op (rx1_symb_op),\n    .rx_symb_8_16b (rx1_symb_8_16b)\n  );\n\n  generate if (DISABLE_RX2_SSI == 0) begin\n    adrv9001_rx\n      #(.CMOS_LVDS_N (CMOS_LVDS_N),\n        .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n        .NUM_LANES (NUM_LANES),\n        .DRP_WIDTH (DRP_WIDTH),\n        .IODELAY_CTRL (0),\n        .USE_BUFG (RX_USE_BUFG),\n        .IO_DELAY_GROUP ({IO_DELAY_GROUP,\"_rx\"})\n      ) i_rx_2_phy (\n      .rx_dclk_in_n_NC (rx2_dclk_in_n_NC),\n      .rx_dclk_in_p_dclk_in (rx2_dclk_in_p_dclk_in),\n      .rx_idata_in_n_idata0 (rx2_idata_in_n_idata0),\n      .rx_idata_in_p_idata1 (rx2_idata_in_p_idata1),\n      .rx_qdata_in_n_qdata2 (rx2_qdata_in_n_qdata2),\n      .rx_qdata_in_p_qdata3 (rx2_qdata_in_p_qdata3),\n      .rx_strobe_in_n_NC (rx2_strobe_in_n_NC),\n      .rx_strobe_in_p_strobe_in (rx2_strobe_in_p_strobe_in),\n\n      .adc_rst (rx2_rst),\n      .adc_clk (adc_2_clk),\n      .adc_clk_div (adc_2_clk_div),\n      .adc_data_0 (adc_2_data_0),\n      .adc_data_1 (adc_2_data_1),\n      .adc_data_2 (adc_2_data_2),\n      .adc_data_3 (adc_2_data_3),\n      .adc_data_strobe (adc_2_data_strobe),\n      .adc_valid (adc_2_valid),\n\n      .up_clk (up_clk),\n      .up_adc_dld (up_rx2_dld),\n      .up_adc_dwdata (up_rx2_dwdata),\n      .up_adc_drdata (up_rx2_drdata),\n      .delay_clk (delay_clk),\n      .delay_rst (delay_rx2_rst),\n      .delay_locked (delay_rx2_locked),\n\n      .mssi_sync (1'b0),\n      .ssi_sync_out (),\n      .ssi_sync_in (rx_ssi_sync_out),\n      .ssi_rst (adc_2_ssi_rst)\n    );\n\n    adrv9001_rx_link #(\n      .CMOS_LVDS_N (CMOS_LVDS_N)\n    ) i_rx_2_link (\n      .adc_rst (rx2_rst),\n      .adc_clk_div (adc_2_clk_div),\n      .adc_data_0 (adc_2_data_0),\n      .adc_data_1 (adc_2_data_1),\n      .adc_data_2 (adc_2_data_2),\n      .adc_data_3 (adc_2_data_3),\n      .adc_data_strobe (adc_2_data_strobe),\n      .adc_valid (adc_2_valid),\n      // ADC interface\n      .rx_clk (rx2_clk),\n      .rx_data_valid (rx2_data_valid),\n      .rx_data_i (rx2_data_i),\n      .rx_data_q (rx2_data_q),\n      .rx_single_lane (rx2_single_lane),\n      .rx_sdr_ddr_n (rx2_sdr_ddr_n),\n      .rx_symb_op (rx2_symb_op),\n      .rx_symb_8_16b (rx2_symb_8_16b)\n    );\n  end else begin\n    assign delay_rx2_locked = 1'b1;\n    assign up_rx2_drdata = 'h0;\n    assign rx2_clk = 1'b0;\n    assign rx2_data_valid = 1'b0;\n    assign rx2_data_i = 16'b0;\n    assign rx2_data_q = 16'b0;\n  end\n  endgenerate\n\n  adrv9001_tx #(\n   .CMOS_LVDS_N (CMOS_LVDS_N),\n   .NUM_LANES (TX_NUM_LANES),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[335, "      .rx_symb_8_16b (rx2_symb_8_16b)\n"], [336, "    );\n"]], "Add": [[336, "      .rx_symb_8_16b (rx2_symb_8_16b));\n"]]}}