Analysis & Synthesis report for surfer
Tue Dec 20 20:35:38 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component|altsyncram_tq24:auto_generated
 15. Source assignments for display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component|altsyncram_fj24:auto_generated
 16. Source assignments for display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component|altsyncram_6j24:auto_generated
 17. Parameter Settings for User Entity Instance: pll:PLL_I|pll_0002:pll_inst|altera_pll:altera_pll_i
 18. Parameter Settings for User Entity Instance: display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: vga_sync:VGA_SYNC_I
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "vga_sync:VGA_SYNC_I"
 24. Port Connectivity Checks: "display_controller:DISPLAY_CONTROLLER_I"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 20 20:35:38 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; surfer                                      ;
; Top-level Entity Name           ; disp_test                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 60                                          ;
; Total pins                      ; 29                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 147,456                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; disp_test          ; surfer             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; vga_sync.vhd                     ; yes             ; User VHDL File                         ; D:/coursework/upv/upv-projekat/vga_sync.vhd                                  ;         ;
; tern_pkg.vhd                     ; yes             ; User VHDL File                         ; D:/coursework/upv/upv-projekat/tern_pkg.vhd                                  ;         ;
; surfer_pkg.vhd                   ; yes             ; User VHDL File                         ; D:/coursework/upv/upv-projekat/surfer_pkg.vhd                                ;         ;
; display_controller.vhd           ; yes             ; User VHDL File                         ; D:/coursework/upv/upv-projekat/display_controller.vhd                        ;         ;
; disp_test.vhd                    ; yes             ; User VHDL File                         ; D:/coursework/upv/upv-projekat/disp_test.vhd                                 ;         ;
; surfer_rom.vhd                   ; yes             ; User Wizard-Generated File             ; D:/coursework/upv/upv-projekat/surfer_rom.vhd                                ;         ;
; coin_rom.vhd                     ; yes             ; User Wizard-Generated File             ; D:/coursework/upv/upv-projekat/coin_rom.vhd                                  ;         ;
; bomb_rom.vhd                     ; yes             ; User Wizard-Generated File             ; D:/coursework/upv/upv-projekat/bomb_rom.vhd                                  ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File             ; D:/coursework/upv/upv-projekat/pll.vhd                                       ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File                  ; D:/coursework/upv/upv-projekat/pll/pll_0002.v                                ; pll     ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_tq24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/coursework/upv/upv-projekat/db/altsyncram_tq24.tdf                        ;         ;
; res/surfer48.mif                 ; yes             ; Auto-Found Memory Initialization File  ; D:/coursework/upv/upv-projekat/res/surfer48.mif                              ;         ;
; db/altsyncram_fj24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/coursework/upv/upv-projekat/db/altsyncram_fj24.tdf                        ;         ;
; res/coin48.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/coursework/upv/upv-projekat/res/coin48.mif                                ;         ;
; db/altsyncram_6j24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/coursework/upv/upv-projekat/db/altsyncram_6j24.tdf                        ;         ;
; res/bomb48.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/coursework/upv/upv-projekat/res/bomb48.mif                                ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 98                                                                 ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 150                                                                ;
;     -- 7 input functions                    ; 2                                                                  ;
;     -- 6 input functions                    ; 41                                                                 ;
;     -- 5 input functions                    ; 35                                                                 ;
;     -- 4 input functions                    ; 23                                                                 ;
;     -- <=3 input functions                  ; 49                                                                 ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 60                                                                 ;
;                                             ;                                                                    ;
; I/O pins                                    ; 29                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 147456                                                             ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; pll:PLL_I|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 97                                                                 ;
; Total fan-out                               ; 1393                                                               ;
; Average fan-out                             ; 4.57                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |disp_test                                   ; 150 (5)             ; 60 (9)                    ; 147456            ; 0          ; 29   ; 0            ; |disp_test                                                                                                                                ; disp_test          ; work         ;
;    |display_controller:DISPLAY_CONTROLLER_I| ; 96 (96)             ; 7 (7)                     ; 147456            ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I                                                                                        ; display_controller ; work         ;
;       |bomb_rom:BOMB_ROM_I|                  ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I                                                                    ; bomb_rom           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component                                    ; altsyncram         ; work         ;
;             |altsyncram_6j24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component|altsyncram_6j24:auto_generated     ; altsyncram_6j24    ; work         ;
;       |coin_rom:COIN_ROM_I|                  ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I                                                                    ; coin_rom           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component                                    ; altsyncram         ; work         ;
;             |altsyncram_fj24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component|altsyncram_fj24:auto_generated     ; altsyncram_fj24    ; work         ;
;       |surfer_rom:SURFER_ROM_I|              ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I                                                                ; surfer_rom         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;             |altsyncram_tq24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component|altsyncram_tq24:auto_generated ; altsyncram_tq24    ; work         ;
;    |pll:PLL_I|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |disp_test|pll:PLL_I                                                                                                                      ; pll                ; pll          ;
;       |pll_0002:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |disp_test|pll:PLL_I|pll_0002:pll_inst                                                                                                    ; pll_0002           ; pll          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |disp_test|pll:PLL_I|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                            ; altera_pll         ; work         ;
;    |vga_sync:VGA_SYNC_I|                     ; 49 (49)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |disp_test|vga_sync:VGA_SYNC_I                                                                                                            ; vga_sync           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------+
; display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component|altsyncram_6j24:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 4096         ; 12           ; --           ; --           ; 49152 ; ./res/bomb48.mif   ;
; display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component|altsyncram_fj24:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 4096         ; 12           ; --           ; --           ; 49152 ; ./res/coin48.mif   ;
; display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component|altsyncram_tq24:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 12           ; --           ; --           ; 49152 ; ./res/surfer48.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I     ; bomb_rom.vhd    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I     ; coin_rom.vhd    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I ; surfer_rom.vhd  ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |disp_test|pll:PLL_I                                                       ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+--------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                              ;
+--------------------------------------------------------+-----------------------------------------------------------------+
; disp_r_data[3..7,12,13]                                ; Stuck at GND due to stuck port data_in                          ;
; display_controller:DISPLAY_CONTROLLER_I|mem_size[2..4] ; Stuck at GND due to stuck port data_in                          ;
; display_controller:DISPLAY_CONTROLLER_I|mem_size[0]    ; Merged with display_controller:DISPLAY_CONTROLLER_I|mem_size[1] ;
; disp_r_data[0,2]                                       ; Merged with disp_r_data[10]                                     ;
; Total Number of Removed Registers = 13                 ;                                                                 ;
+--------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 60    ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 60    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_sync:VGA_SYNC_I|hsync              ; 1       ;
; vga_sync:VGA_SYNC_I|vsync              ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|lookup[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|wait_read[0]    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|Mux4            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |disp_test|vga_sync:VGA_SYNC_I|Rout[4]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|rom_select[1]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|rom_addr_vec[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |disp_test|display_controller:DISPLAY_CONTROLLER_I|rom_addr_vec[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component|altsyncram_tq24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component|altsyncram_fj24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component|altsyncram_6j24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:PLL_I|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 65.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; ./res/surfer48.mif   ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_tq24      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; ./res/coin48.mif     ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_fj24      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; ./res/bomb48.mif     ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6j24      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync:VGA_SYNC_I ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; h_sync         ; 136   ; Signed Integer                          ;
; h_bp           ; 160   ; Signed Integer                          ;
; h_fp           ; 24    ; Signed Integer                          ;
; h_display      ; 1024  ; Signed Integer                          ;
; v_sync         ; 6     ; Signed Integer                          ;
; v_bp           ; 29    ; Signed Integer                          ;
; v_fp           ; 3     ; Signed Integer                          ;
; v_display      ; 768   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                               ;
; Entity Instance                           ; display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync:VGA_SYNC_I"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; sync_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blank_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "display_controller:DISPLAY_CONTROLLER_I" ;
+------------+-------+----------+-------------------------------------+
; Port       ; Type  ; Severity ; Details                             ;
+------------+-------+----------+-------------------------------------+
; lane[1]    ; Input ; Info     ; Stuck at VCC                        ;
; lane[0]    ; Input ; Info     ; Stuck at GND                        ;
; size[1..0] ; Input ; Info     ; Stuck at VCC                        ;
; size[4..2] ; Input ; Info     ; Stuck at GND                        ;
+------------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 60                          ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 11                          ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SCLR      ; 10                          ;
; arriav_lcell_comb     ; 153                         ;
;     arith             ; 29                          ;
;         1 data inputs ; 22                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 4                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 122                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 35                          ;
;         6 data inputs ; 41                          ;
; boundary_port         ; 29                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 20 20:35:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off surfer -c surfer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-behavioral File: D:/coursework/upv/upv-projekat/vga_sync.vhd Line: 34
    Info (12023): Found entity 1: vga_sync File: D:/coursework/upv/upv-projekat/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file tern_pkg.vhd
    Info (12022): Found design unit 1: tern_pkg File: D:/coursework/upv/upv-projekat/tern_pkg.vhd Line: 1
    Info (12022): Found design unit 2: tern_pkg-body File: D:/coursework/upv/upv-projekat/tern_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file surfer_pkg.vhd
    Info (12022): Found design unit 1: surfer_pkg File: D:/coursework/upv/upv-projekat/surfer_pkg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file surfer.vhd
    Info (12022): Found design unit 1: surfer-structural File: D:/coursework/upv/upv-projekat/surfer.vhd Line: 22
    Info (12023): Found entity 1: surfer File: D:/coursework/upv/upv-projekat/surfer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file player_controller.vhd
    Info (12022): Found design unit 1: player_controller-Behavioral File: D:/coursework/upv/upv-projekat/player_controller.vhd Line: 16
    Info (12023): Found entity 1: player_controller File: D:/coursework/upv/upv-projekat/player_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mem_cnt.vhd
    Info (12022): Found design unit 1: mem_cnt-behavioral File: D:/coursework/upv/upv-projekat/mem_cnt.vhd Line: 30
    Info (12023): Found entity 1: mem_cnt File: D:/coursework/upv/upv-projekat/mem_cnt.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-behavioral File: D:/coursework/upv/upv-projekat/lfsr.vhd Line: 10
    Info (12023): Found entity 1: lfsr File: D:/coursework/upv/upv-projekat/lfsr.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file gen_info.vhd
    Info (12022): Found design unit 1: gen_info-structural File: D:/coursework/upv/upv-projekat/gen_info.vhd Line: 17
    Info (12023): Found entity 1: gen_info File: D:/coursework/upv/upv-projekat/gen_info.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file display_controller.vhd
    Info (12022): Found design unit 1: display_controller-behavioral File: D:/coursework/upv/upv-projekat/display_controller.vhd Line: 23
    Info (12023): Found entity 1: display_controller File: D:/coursework/upv/upv-projekat/display_controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file disp_test.vhd
    Info (12022): Found design unit 1: disp_test-rtl File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 16
    Info (12023): Found entity 1: disp_test File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behavioral File: D:/coursework/upv/upv-projekat/debouncer.vhd Line: 16
    Info (12023): Found entity 1: debouncer File: D:/coursework/upv/upv-projekat/debouncer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-behavioral File: D:/coursework/upv/upv-projekat/counter.vhd Line: 23
    Info (12023): Found entity 1: counter File: D:/coursework/upv/upv-projekat/counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file collision_controller.vhd
    Info (12022): Found design unit 1: collision_controller-Behavioral File: D:/coursework/upv/upv-projekat/collision_controller.vhd Line: 19
    Info (12023): Found entity 1: collision_controller File: D:/coursework/upv/upv-projekat/collision_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bin_to_bcd.vhd
    Info (12022): Found design unit 1: bin_to_bcd-Behavioral File: D:/coursework/upv/upv-projekat/bin_to_bcd.vhd Line: 18
    Info (12023): Found entity 1: bin_to_bcd File: D:/coursework/upv/upv-projekat/bin_to_bcd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd
    Info (12022): Found design unit 1: bcd_to_7seg-behavioral File: D:/coursework/upv/upv-projekat/bcd_to_7seg.vhd Line: 12
    Info (12023): Found entity 1: bcd_to_7seg File: D:/coursework/upv/upv-projekat/bcd_to_7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: mem-SYN File: D:/coursework/upv/upv-projekat/mem.vhd Line: 55
    Info (12023): Found entity 1: mem File: D:/coursework/upv/upv-projekat/mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file surfer_rom.vhd
    Info (12022): Found design unit 1: surfer_rom-SYN File: D:/coursework/upv/upv-projekat/surfer_rom.vhd Line: 52
    Info (12023): Found entity 1: surfer_rom File: D:/coursework/upv/upv-projekat/surfer_rom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file coin_rom.vhd
    Info (12022): Found design unit 1: coin_rom-SYN File: D:/coursework/upv/upv-projekat/coin_rom.vhd Line: 52
    Info (12023): Found entity 1: coin_rom File: D:/coursework/upv/upv-projekat/coin_rom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file bomb_rom.vhd
    Info (12022): Found design unit 1: bomb_rom-SYN File: D:/coursework/upv/upv-projekat/bomb_rom.vhd Line: 52
    Info (12023): Found entity 1: bomb_rom File: D:/coursework/upv/upv-projekat/bomb_rom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: D:/coursework/upv/upv-projekat/pll.vhd Line: 19
    Info (12023): Found entity 1: pll File: D:/coursework/upv/upv-projekat/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: D:/coursework/upv/upv-projekat/pll/pll_0002.v Line: 2
Info (12127): Elaborating entity "disp_test" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at disp_test.vhd(11): used implicit default value for signal "vga_clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 11
Info (12128): Elaborating entity "pll" for hierarchy "pll:PLL_I" File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 89
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:PLL_I|pll_0002:pll_inst" File: D:/coursework/upv/upv-projekat/pll.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:PLL_I|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/coursework/upv/upv-projekat/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:PLL_I|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/coursework/upv/upv-projekat/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:PLL_I|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/coursework/upv/upv-projekat/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "display_controller" for hierarchy "display_controller:DISPLAY_CONTROLLER_I" File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 103
Info (12128): Elaborating entity "surfer_rom" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I" File: D:/coursework/upv/upv-projekat/display_controller.vhd Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component" File: D:/coursework/upv/upv-projekat/surfer_rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component" File: D:/coursework/upv/upv-projekat/surfer_rom.vhd Line: 59
Info (12133): Instantiated megafunction "display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component" with the following parameter: File: D:/coursework/upv/upv-projekat/surfer_rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./res/surfer48.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tq24.tdf
    Info (12023): Found entity 1: altsyncram_tq24 File: D:/coursework/upv/upv-projekat/db/altsyncram_tq24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tq24" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component|altsyncram_tq24:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "coin_rom" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I" File: D:/coursework/upv/upv-projekat/display_controller.vhd Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component" File: D:/coursework/upv/upv-projekat/coin_rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component" File: D:/coursework/upv/upv-projekat/coin_rom.vhd Line: 59
Info (12133): Instantiated megafunction "display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component" with the following parameter: File: D:/coursework/upv/upv-projekat/coin_rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./res/coin48.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fj24.tdf
    Info (12023): Found entity 1: altsyncram_fj24 File: D:/coursework/upv/upv-projekat/db/altsyncram_fj24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fj24" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component|altsyncram_fj24:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bomb_rom" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I" File: D:/coursework/upv/upv-projekat/display_controller.vhd Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component" File: D:/coursework/upv/upv-projekat/bomb_rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component" File: D:/coursework/upv/upv-projekat/bomb_rom.vhd Line: 59
Info (12133): Instantiated megafunction "display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component" with the following parameter: File: D:/coursework/upv/upv-projekat/bomb_rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./res/bomb48.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6j24.tdf
    Info (12023): Found entity 1: altsyncram_6j24 File: D:/coursework/upv/upv-projekat/db/altsyncram_6j24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6j24" for hierarchy "display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component|altsyncram_6j24:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:VGA_SYNC_I" File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 105
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_clk" is stuck at GND File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 11
    Warning (13410): Pin "r_out[0]" is stuck at GND File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 13
    Warning (13410): Pin "r_out[1]" is stuck at GND File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 13
    Warning (13410): Pin "r_out[2]" is stuck at GND File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 13
    Warning (13410): Pin "r_out[3]" is stuck at GND File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 13
    Warning (13410): Pin "g_out[3]" is stuck at GND File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 13
    Warning (13410): Pin "b_out[3]" is stuck at GND File: D:/coursework/upv/upv-projekat/disp_test.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 240 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 174 logic cells
    Info (21064): Implemented 36 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Tue Dec 20 20:35:38 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:30


