<div id="pf312" class="pf w0 h0" data-page-no="312"><div class="pc pc312 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg312.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">42.1.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 hf y17d ff3 fs5 fc0 sc0 ls0 ws0">This module supports the following operation modes.</div><div class="t m0 x21 h9 y17e ff1 fs2 fc0 sc0 ls0 ws0">Table 42-1.<span class="_ _1a"> </span>Operating modes</div><div class="t m0 xaa h10 y17f ff1 fs4 fc0 sc0 ls0 ws4df">Mode Description</div><div class="t m0 x10b h7 y180 ff2 fs4 fc0 sc0 ls0 ws0">Stop and low power stop<span class="_ _d2"> </span>TSI module is fully functional in all of the stop modes as long</div><div class="t m0 xdd h7 y181 ff2 fs4 fc0 sc0 ls0 ws0">as TSI_GENCS[STPE] is set. The channel specified by</div><div class="t m0 x13b h7 y182 ff2 fs4 fc0 sc0 ls0 ws0">TSI_DATA[TSICH] will be scanned upon the trigger. After</div><div class="t m0 xf8 h7 y183 ff2 fs4 fc0 sc0 ls0 ws0">scan finishes, either end-of-scan or out-of-range interrupt can</div><div class="t m0 xbb h7 y184 ff2 fs4 fc0 sc0 ls0 ws0">be selected to bring MCU out of low power modes.</div><div class="t m0 x175 h7 y4498 ff2 fs4 fc0 sc0 ls0 ws0">Wait<span class="_ _21f"> </span>TSI module is fully functional in this mode. When a scan</div><div class="t m0 x2d h7 y186 ff2 fs4 fc0 sc0 ls0 ws0">completes, TSI submits an interrupt request to CPU if the</div><div class="t m0 x2d h7 y187 ff2 fs4 fc0 sc0 ls0 ws0">interrupt is enabled.</div><div class="t m0 x175 h7 y2a1f ff2 fs4 fc0 sc0 ls0 ws0">Run<span class="_ _1ae"> </span>TSI module is fully functional in this mode. When a scan</div><div class="t m0 x2d h7 y4499 ff2 fs4 fc0 sc0 ls0 ws0">completes, TSI submits an interrupt request to CPU if the</div><div class="t m0 x2d h7 y449a ff2 fs4 fc0 sc0 ls0 ws0">interrupt is enabled.</div><div class="t m0 x9 he y449b ff1 fs1 fc0 sc0 ls0 ws0">42.1.3<span class="_ _b"> </span>Block diagram</div><div class="t m0 x9 hf y449c ff3 fs5 fc0 sc0 ls0 ws0">The following figure is a block diagram of the TSI module.</div><div class="c x94 y449d w85 h1e1"><div class="t m2 x12c h25 y449e ff2 fse fc0 sc0 ls0 ws0">ANALOG MUX</div><div class="t m0 xba h9e y449f ff2 fse fc0 sc0 ls0 ws339">TSI0<span class="ff3 fs50 ws0"> </span></div><div class="t m0 xba h9e y44a0 ff2 fse fc0 sc0 ls0 ws339">TSI1<span class="ff3 fs50 ws0"> </span></div><div class="t m0 xba h9e y44a1 ff2 fse fc0 sc0 ls0 ws339">TSI2<span class="ff3 fs50 ws0"> </span></div><div class="t m0 xba h9e y44a2 ff2 fse fc0 sc0 ls0 ws339">TSI3<span class="ff3 fs50 ws0"> </span></div><div class="t m0 xf9 h9e y44a3 ff2 fse fc0 sc0 ls1d7 ws4e0">TSI14<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m0 xf9 h25 y44a4 ff2 fse fc0 sc0 ls1d7 ws4e0">TSI15</div><div class="t m68 xd0 h1e2 y44a5 ff2 fscf fc0 sc0 ls0 ws4e1">+<span class="fsd0 ws0"> </span></div><div class="t m68 xd0 h1e3 y44a6 ff2 fscf fc0 sc0 ls0">–</div><div class="t m0 x1b h1e4 y44a7 ffa fse fc0 sc0 ls0 ws4e2"><span class="_ _156"></span><span class="ff2 ls2b2">2<span class="fsd1 ls0 v4">PS</span></span></div><div class="t m0 x132 h25 y44a8 ff2 fse fc0 sc0 ls0 ws0">Reference Clock</div><div class="t m0 x162 h25 y44a9 ff2 fse fc0 sc0 ls0 ws339">Interrupt</div><div class="t m0 x135 h25 y44aa ff2 fse fc0 sc0 ls0 ws339">TSIIEN</div><div class="t m0 x88 h25 y44ab ff2 fse fc0 sc0 ls0 ws0">Int. 1.8V</div><div class="t m0 x13d h25 y44ac ff2 fse fc0 sc0 ls1c9 ws379">DVOLT</div><div class="t m0 xb9 h25 y44ad ff2 fse fc0 sc0 ls1d7 ws4e0">TSICH</div><div class="t m0 x77 h25 y44aa ff2 fse fc0 sc0 ls0 ws339">EOSF</div><div class="t m0 x158 hc5 y44ae ff2 fs50 fc0 sc0 ls0 ws0"> </div><div class="t m0 x158 h25 y44af ff2 fse fc0 sc0 ls0 ws0">Write SWTS “1”</div><div class="t m0 x36 h25 y44b0 ff2 fse fc0 sc0 ls1d7 ws4e0">TSI_PENx</div><div class="t m2 x3a h25 y44b1 ff2 fse fc0 sc0 ls23f ws4e3">MUX</div><div class="t m0 xb9 h25 y44aa ff2 fse fc0 sc0 ls0 ws4e4">STM EXTCHRG</div><div class="t m0 x100 h25 y44b2 ff2 fse fc0 sc0 ls23f ws0">NSCN<span class="_ _43"> </span>16-bit Counter</div><div class="t m0 x40 h25 y44aa ff2 fse fc0 sc0 ls0 ws339">REFCHRG</div><div class="t m0 x123 h25 y44b3 ff2 fse fc0 sc0 ls0 ws339">TSI_CNTH</div><div class="t m0 x123 h25 y44b2 ff2 fse fc0 sc0 ls1d7 ws4e0">TSI_CNTL</div><div class="t m0 xc7 h25 y44b4 ff2 fse fc0 sc0 ls1c9 ws379">Voltage</div><div class="t m0 x150 h25 y44b5 ff2 fse fc0 sc0 ls1d7 ws4e0">SCNIP</div><div class="t m0 xa0 h9e y44b6 ff2 fse fc0 sc0 ls1c9 ws379">Control<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m0 xe9 h25 y44b7 ff2 fse fc0 sc0 ls0 ws339">Logic</div><div class="t m0 xc7 h25 y44b8 ff2 fse fc0 sc0 ls1d7 ws4e0">Divider</div><div class="t m0 xc h25 y44aa ff2 fse fc0 sc0 ls23f ws4e3">CURSW</div><div class="t m0 x5f h9e y44b9 ff2 fse fc0 sc0 ls0 ws339">Electrode<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x1a h9e y44ba ff2 fse fc0 sc0 ls0 ws339">Reference<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x28 h9e y44bb ff2 fse fc0 sc0 ls0 ws339">Oscillator<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x5f h25 y44bc ff2 fse fc0 sc0 ls1d7 ws4e0">Oscillator</div><div class="t m0 x12 h25 y44bd ff2 fse fc0 sc0 ls0 ws4e5">TSIEN TSIIEN<span class="_ _4c"> </span>STPE</div><div class="t m0 x0 h25 y44be ff2 fse fc0 sc0 ls0 ws0">Hardware Trigger</div></div><div class="t m0 xdc h9 y44bf ff1 fs2 fc0 sc0 ls0 ws0">Figure 42-1. TSI module block diagram</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">786<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
