<stg><name>SgdLR_Pipeline_GRAD</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %scale_assign_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale_assign

]]></Node>
<StgValue><ssdm name="scale_assign_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:3 %shl_ln_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln35 = store i11 0, i11 %i_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i12:0 %i = load i11 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i12:1 %icmp_ln35 = icmp_eq  i11 %i, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i12:2 %add_ln35 = add i11 %i, i11 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i12:3 %br_ln35 = br i1 %icmp_ln35, void %for.inc.i12.split, void %for.inc.i20.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="11">
<![CDATA[
for.inc.i12.split:1 %zext_ln35_1 = zext i11 %i

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.i12.split:5 %add_ln36 = add i17 %zext_ln35_1, i17 %shl_ln_read

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="17">
<![CDATA[
for.inc.i12.split:6 %zext_ln36 = zext i17 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:7 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="17">
<![CDATA[
for.inc.i12.split:8 %data_load = load i17 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i12.split:13 %store_ln35 = store i11 %add_ln35, i11 %i_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="17">
<![CDATA[
for.inc.i12.split:8 %data_load = load i17 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i12.split:9 %bitcast_ln36 = bitcast i32 %data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="30" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="31" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i12.split:10 %mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="mul_i8"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.inc.i20.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i12.split:0 %zext_ln35 = zext i11 %i

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i12.split:2 %specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln35"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i12.split:3 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i12.split:4 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:11 %gradient_addr = getelementptr i32 %gradient, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="gradient_addr"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.i12.split:12 %store_ln36 = store i32 %mul_i8, i10 %gradient_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i12.split:14 %br_ln35 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
