
VUTBR-FIT-SEN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000115c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  0800121c  0800121c  0001121c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001260  08001260  00011260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001264  08001264  00011264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000100  20000004  0800126c  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000104  0800126c  00020104  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00009c2c  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000178d  00000000  00000000  00029c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000217e  00000000  00000000  0002b3e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000470  00000000  00000000  0002d568  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000668  00000000  00000000  0002d9d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002c8b  00000000  00000000  0002e040  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001c2c  00000000  00000000  00030ccb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000328f7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000b68  00000000  00000000  00032974  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001204 	.word	0x08001204

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001204 	.word	0x08001204

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b510      	push	{r4, lr}
 800024a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f000 fc1c 	bl	8000a88 <HAL_RCC_GetHCLKFreq>
 8000250:	21fa      	movs	r1, #250	; 0xfa
 8000252:	0089      	lsls	r1, r1, #2
 8000254:	f7ff ff6c 	bl	8000130 <__udivsi3>
 8000258:	f000 f870 	bl	800033c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800025c:	2001      	movs	r0, #1
 800025e:	2200      	movs	r2, #0
 8000260:	0021      	movs	r1, r4
 8000262:	4240      	negs	r0, r0
 8000264:	f000 f830 	bl	80002c8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000268:	2000      	movs	r0, #0
 800026a:	bd10      	pop	{r4, pc}

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	2310      	movs	r3, #16
 800026e:	4a06      	ldr	r2, [pc, #24]	; (8000288 <HAL_Init+0x1c>)
{
 8000270:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000274:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000276:	430b      	orrs	r3, r1
 8000278:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800027a:	f7ff ffe5 	bl	8000248 <HAL_InitTick>
  HAL_MspInit();
 800027e:	f000 fecf 	bl	8001020 <HAL_MspInit>
}
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	40022000 	.word	0x40022000

0800028c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800028c:	4a02      	ldr	r2, [pc, #8]	; (8000298 <HAL_IncTick+0xc>)
 800028e:	6813      	ldr	r3, [r2, #0]
 8000290:	3301      	adds	r3, #1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000020 	.word	0x20000020

0800029c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_GetTick+0x8>)
 800029e:	6818      	ldr	r0, [r3, #0]
}
 80002a0:	4770      	bx	lr
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000020 	.word	0x20000020

080002a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002aa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002ac:	f7ff fff6 	bl	800029c <HAL_GetTick>
  uint32_t wait = Delay;
 80002b0:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b2:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002b4:	1c63      	adds	r3, r4, #1
 80002b6:	1e5a      	subs	r2, r3, #1
 80002b8:	4193      	sbcs	r3, r2
 80002ba:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002bc:	f7ff ffee 	bl	800029c <HAL_GetTick>
 80002c0:	1b40      	subs	r0, r0, r5
 80002c2:	42a0      	cmp	r0, r4
 80002c4:	d3fa      	bcc.n	80002bc <HAL_Delay+0x14>
  {
  }
}
 80002c6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002c8:	b570      	push	{r4, r5, r6, lr}
 80002ca:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002cc:	2800      	cmp	r0, #0
 80002ce:	da14      	bge.n	80002fa <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d0:	230f      	movs	r3, #15
 80002d2:	b2c0      	uxtb	r0, r0
 80002d4:	4003      	ands	r3, r0
 80002d6:	3b08      	subs	r3, #8
 80002d8:	4a11      	ldr	r2, [pc, #68]	; (8000320 <HAL_NVIC_SetPriority+0x58>)
 80002da:	089b      	lsrs	r3, r3, #2
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	189b      	adds	r3, r3, r2
 80002e0:	2203      	movs	r2, #3
 80002e2:	4010      	ands	r0, r2
 80002e4:	4090      	lsls	r0, r2
 80002e6:	32fc      	adds	r2, #252	; 0xfc
 80002e8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ee:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f0:	69dc      	ldr	r4, [r3, #28]
 80002f2:	43ac      	bics	r4, r5
 80002f4:	4321      	orrs	r1, r4
 80002f6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002f8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fa:	2503      	movs	r5, #3
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	4028      	ands	r0, r5
 8000300:	40a8      	lsls	r0, r5
 8000302:	35fc      	adds	r5, #252	; 0xfc
 8000304:	002e      	movs	r6, r5
 8000306:	4a07      	ldr	r2, [pc, #28]	; (8000324 <HAL_NVIC_SetPriority+0x5c>)
 8000308:	009b      	lsls	r3, r3, #2
 800030a:	189b      	adds	r3, r3, r2
 800030c:	22c0      	movs	r2, #192	; 0xc0
 800030e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000310:	4029      	ands	r1, r5
 8000312:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000314:	0092      	lsls	r2, r2, #2
 8000316:	589c      	ldr	r4, [r3, r2]
 8000318:	43b4      	bics	r4, r6
 800031a:	4321      	orrs	r1, r4
 800031c:	5099      	str	r1, [r3, r2]
 800031e:	e7eb      	b.n	80002f8 <HAL_NVIC_SetPriority+0x30>
 8000320:	e000ed00 	.word	0xe000ed00
 8000324:	e000e100 	.word	0xe000e100

08000328 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000328:	231f      	movs	r3, #31
 800032a:	4018      	ands	r0, r3
 800032c:	3b1e      	subs	r3, #30
 800032e:	4083      	lsls	r3, r0
 8000330:	4a01      	ldr	r2, [pc, #4]	; (8000338 <HAL_NVIC_EnableIRQ+0x10>)
 8000332:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000334:	4770      	bx	lr
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	e000e100 	.word	0xe000e100

0800033c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800033c:	4a09      	ldr	r2, [pc, #36]	; (8000364 <HAL_SYSTICK_Config+0x28>)
 800033e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000340:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000342:	4293      	cmp	r3, r2
 8000344:	d80d      	bhi.n	8000362 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000346:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000348:	4a07      	ldr	r2, [pc, #28]	; (8000368 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800034a:	4808      	ldr	r0, [pc, #32]	; (800036c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800034c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800034e:	6a03      	ldr	r3, [r0, #32]
 8000350:	0609      	lsls	r1, r1, #24
 8000352:	021b      	lsls	r3, r3, #8
 8000354:	0a1b      	lsrs	r3, r3, #8
 8000356:	430b      	orrs	r3, r1
 8000358:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800035a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800035e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000360:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000362:	4770      	bx	lr
 8000364:	00ffffff 	.word	0x00ffffff
 8000368:	e000e010 	.word	0xe000e010
 800036c:	e000ed00 	.word	0xe000ed00

08000370 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000372:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000374:	2804      	cmp	r0, #4
 8000376:	d102      	bne.n	800037e <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000378:	4310      	orrs	r0, r2
 800037a:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800037c:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800037e:	2104      	movs	r1, #4
 8000380:	438a      	bics	r2, r1
 8000382:	601a      	str	r2, [r3, #0]
}
 8000384:	e7fa      	b.n	800037c <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	e000e010 	.word	0xe000e010

0800038c <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800038c:	4770      	bx	lr

0800038e <HAL_SYSTICK_IRQHandler>:
{
 800038e:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000390:	f7ff fffc 	bl	800038c <HAL_SYSTICK_Callback>
}
 8000394:	bd10      	pop	{r4, pc}
	...

08000398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000398:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800039a:	680b      	ldr	r3, [r1, #0]
{ 
 800039c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800039e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 80003a0:	2300      	movs	r3, #0
{ 
 80003a2:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003a4:	9a02      	ldr	r2, [sp, #8]
 80003a6:	40da      	lsrs	r2, r3
 80003a8:	d101      	bne.n	80003ae <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 80003aa:	b007      	add	sp, #28
 80003ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003ae:	2201      	movs	r2, #1
 80003b0:	409a      	lsls	r2, r3
 80003b2:	9203      	str	r2, [sp, #12]
 80003b4:	9903      	ldr	r1, [sp, #12]
 80003b6:	9a02      	ldr	r2, [sp, #8]
 80003b8:	400a      	ands	r2, r1
 80003ba:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80003bc:	d100      	bne.n	80003c0 <HAL_GPIO_Init+0x28>
 80003be:	e08c      	b.n	80004da <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003c0:	9a01      	ldr	r2, [sp, #4]
 80003c2:	2110      	movs	r1, #16
 80003c4:	6852      	ldr	r2, [r2, #4]
 80003c6:	0016      	movs	r6, r2
 80003c8:	438e      	bics	r6, r1
 80003ca:	2e02      	cmp	r6, #2
 80003cc:	d10e      	bne.n	80003ec <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003ce:	2507      	movs	r5, #7
 80003d0:	401d      	ands	r5, r3
 80003d2:	00ad      	lsls	r5, r5, #2
 80003d4:	3901      	subs	r1, #1
 80003d6:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003d8:	08dc      	lsrs	r4, r3, #3
 80003da:	00a4      	lsls	r4, r4, #2
 80003dc:	1904      	adds	r4, r0, r4
 80003de:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003e0:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003e2:	9901      	ldr	r1, [sp, #4]
 80003e4:	6909      	ldr	r1, [r1, #16]
 80003e6:	40a9      	lsls	r1, r5
 80003e8:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003ea:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003ec:	2403      	movs	r4, #3
 80003ee:	005f      	lsls	r7, r3, #1
 80003f0:	40bc      	lsls	r4, r7
 80003f2:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003f4:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003f6:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003f8:	4025      	ands	r5, r4
 80003fa:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003fc:	2503      	movs	r5, #3
 80003fe:	4015      	ands	r5, r2
 8000400:	40bd      	lsls	r5, r7
 8000402:	4661      	mov	r1, ip
 8000404:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8000406:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000408:	2e01      	cmp	r6, #1
 800040a:	d80f      	bhi.n	800042c <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800040c:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 800040e:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000410:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000412:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000414:	40bd      	lsls	r5, r7
 8000416:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000418:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800041a:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800041c:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800041e:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000420:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000422:	2101      	movs	r1, #1
 8000424:	400d      	ands	r5, r1
 8000426:	409d      	lsls	r5, r3
 8000428:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800042a:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 800042c:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800042e:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000430:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000432:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000434:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000436:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000438:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800043a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800043c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800043e:	420a      	tst	r2, r1
 8000440:	d04b      	beq.n	80004da <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000442:	2101      	movs	r1, #1
 8000444:	4c26      	ldr	r4, [pc, #152]	; (80004e0 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000446:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000448:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800044a:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800044c:	430d      	orrs	r5, r1
 800044e:	61a5      	str	r5, [r4, #24]
 8000450:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000452:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000454:	400c      	ands	r4, r1
 8000456:	9405      	str	r4, [sp, #20]
 8000458:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800045a:	240f      	movs	r4, #15
 800045c:	4921      	ldr	r1, [pc, #132]	; (80004e4 <HAL_GPIO_Init+0x14c>)
 800045e:	00ad      	lsls	r5, r5, #2
 8000460:	00b6      	lsls	r6, r6, #2
 8000462:	186d      	adds	r5, r5, r1
 8000464:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000466:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000468:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046a:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800046c:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046e:	2400      	movs	r4, #0
 8000470:	4288      	cmp	r0, r1
 8000472:	d00c      	beq.n	800048e <HAL_GPIO_Init+0xf6>
 8000474:	491c      	ldr	r1, [pc, #112]	; (80004e8 <HAL_GPIO_Init+0x150>)
 8000476:	3401      	adds	r4, #1
 8000478:	4288      	cmp	r0, r1
 800047a:	d008      	beq.n	800048e <HAL_GPIO_Init+0xf6>
 800047c:	491b      	ldr	r1, [pc, #108]	; (80004ec <HAL_GPIO_Init+0x154>)
 800047e:	3401      	adds	r4, #1
 8000480:	4288      	cmp	r0, r1
 8000482:	d004      	beq.n	800048e <HAL_GPIO_Init+0xf6>
 8000484:	491a      	ldr	r1, [pc, #104]	; (80004f0 <HAL_GPIO_Init+0x158>)
 8000486:	3403      	adds	r4, #3
 8000488:	4288      	cmp	r0, r1
 800048a:	d100      	bne.n	800048e <HAL_GPIO_Init+0xf6>
 800048c:	3c02      	subs	r4, #2
 800048e:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000490:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000492:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000494:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000496:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000498:	4c16      	ldr	r4, [pc, #88]	; (80004f4 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800049a:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 800049c:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800049e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004a0:	03d1      	lsls	r1, r2, #15
 80004a2:	d401      	bmi.n	80004a8 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004a4:	003e      	movs	r6, r7
 80004a6:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 80004a8:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80004aa:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 80004ac:	9e00      	ldr	r6, [sp, #0]
 80004ae:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004b0:	0391      	lsls	r1, r2, #14
 80004b2:	d401      	bmi.n	80004b8 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80004b4:	003e      	movs	r6, r7
 80004b6:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 80004b8:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80004ba:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 80004bc:	9e00      	ldr	r6, [sp, #0]
 80004be:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004c0:	02d1      	lsls	r1, r2, #11
 80004c2:	d401      	bmi.n	80004c8 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004c4:	003e      	movs	r6, r7
 80004c6:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004c8:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004ca:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80004cc:	9f00      	ldr	r7, [sp, #0]
 80004ce:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004d0:	0292      	lsls	r2, r2, #10
 80004d2:	d401      	bmi.n	80004d8 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004d4:	402e      	ands	r6, r5
 80004d6:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004d8:	60e7      	str	r7, [r4, #12]
    position++;
 80004da:	3301      	adds	r3, #1
 80004dc:	e762      	b.n	80003a4 <HAL_GPIO_Init+0xc>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	40021000 	.word	0x40021000
 80004e4:	40010000 	.word	0x40010000
 80004e8:	48000400 	.word	0x48000400
 80004ec:	48000800 	.word	0x48000800
 80004f0:	48000c00 	.word	0x48000c00
 80004f4:	40010400 	.word	0x40010400

080004f8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80004f8:	6900      	ldr	r0, [r0, #16]
 80004fa:	4008      	ands	r0, r1
 80004fc:	1e41      	subs	r1, r0, #1
 80004fe:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000500:	b2c0      	uxtb	r0, r0
  }
 8000502:	4770      	bx	lr

08000504 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000504:	2a00      	cmp	r2, #0
 8000506:	d001      	beq.n	800050c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000508:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800050a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800050c:	6281      	str	r1, [r0, #40]	; 0x28
}
 800050e:	e7fc      	b.n	800050a <HAL_GPIO_WritePin+0x6>

08000510 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000510:	6943      	ldr	r3, [r0, #20]
 8000512:	4059      	eors	r1, r3
 8000514:	6141      	str	r1, [r0, #20]
}
 8000516:	4770      	bx	lr

08000518 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8000518:	4770      	bx	lr
	...

0800051c <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 800051c:	4b04      	ldr	r3, [pc, #16]	; (8000530 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 800051e:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000520:	695a      	ldr	r2, [r3, #20]
 8000522:	4210      	tst	r0, r2
 8000524:	d002      	beq.n	800052c <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000526:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000528:	f7ff fff6 	bl	8000518 <HAL_GPIO_EXTI_Callback>
}
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	40010400 	.word	0x40010400

08000534 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000536:	6803      	ldr	r3, [r0, #0]
{
 8000538:	b085      	sub	sp, #20
 800053a:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800053c:	07db      	lsls	r3, r3, #31
 800053e:	d42f      	bmi.n	80005a0 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000540:	682b      	ldr	r3, [r5, #0]
 8000542:	079b      	lsls	r3, r3, #30
 8000544:	d500      	bpl.n	8000548 <HAL_RCC_OscConfig+0x14>
 8000546:	e081      	b.n	800064c <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000548:	682b      	ldr	r3, [r5, #0]
 800054a:	071b      	lsls	r3, r3, #28
 800054c:	d500      	bpl.n	8000550 <HAL_RCC_OscConfig+0x1c>
 800054e:	e0bc      	b.n	80006ca <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000550:	682b      	ldr	r3, [r5, #0]
 8000552:	075b      	lsls	r3, r3, #29
 8000554:	d500      	bpl.n	8000558 <HAL_RCC_OscConfig+0x24>
 8000556:	e0df      	b.n	8000718 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000558:	682b      	ldr	r3, [r5, #0]
 800055a:	06db      	lsls	r3, r3, #27
 800055c:	d51a      	bpl.n	8000594 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800055e:	696a      	ldr	r2, [r5, #20]
 8000560:	4cb5      	ldr	r4, [pc, #724]	; (8000838 <HAL_RCC_OscConfig+0x304>)
 8000562:	2304      	movs	r3, #4
 8000564:	2a01      	cmp	r2, #1
 8000566:	d000      	beq.n	800056a <HAL_RCC_OscConfig+0x36>
 8000568:	e14b      	b.n	8000802 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800056a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800056c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800056e:	430b      	orrs	r3, r1
 8000570:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000572:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000574:	431a      	orrs	r2, r3
 8000576:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000578:	f7ff fe90 	bl	800029c <HAL_GetTick>
 800057c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800057e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000580:	4233      	tst	r3, r6
 8000582:	d100      	bne.n	8000586 <HAL_RCC_OscConfig+0x52>
 8000584:	e136      	b.n	80007f4 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000586:	21f8      	movs	r1, #248	; 0xf8
 8000588:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800058a:	69ab      	ldr	r3, [r5, #24]
 800058c:	438a      	bics	r2, r1
 800058e:	00db      	lsls	r3, r3, #3
 8000590:	4313      	orrs	r3, r2
 8000592:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000594:	6a29      	ldr	r1, [r5, #32]
 8000596:	2900      	cmp	r1, #0
 8000598:	d000      	beq.n	800059c <HAL_RCC_OscConfig+0x68>
 800059a:	e159      	b.n	8000850 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800059c:	2000      	movs	r0, #0
 800059e:	e013      	b.n	80005c8 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005a0:	210c      	movs	r1, #12
 80005a2:	4ca5      	ldr	r4, [pc, #660]	; (8000838 <HAL_RCC_OscConfig+0x304>)
 80005a4:	6862      	ldr	r2, [r4, #4]
 80005a6:	400a      	ands	r2, r1
 80005a8:	2a04      	cmp	r2, #4
 80005aa:	d006      	beq.n	80005ba <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005ac:	6863      	ldr	r3, [r4, #4]
 80005ae:	400b      	ands	r3, r1
 80005b0:	2b08      	cmp	r3, #8
 80005b2:	d10b      	bne.n	80005cc <HAL_RCC_OscConfig+0x98>
 80005b4:	6863      	ldr	r3, [r4, #4]
 80005b6:	03db      	lsls	r3, r3, #15
 80005b8:	d508      	bpl.n	80005cc <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005ba:	6823      	ldr	r3, [r4, #0]
 80005bc:	039b      	lsls	r3, r3, #14
 80005be:	d5bf      	bpl.n	8000540 <HAL_RCC_OscConfig+0xc>
 80005c0:	686b      	ldr	r3, [r5, #4]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d1bc      	bne.n	8000540 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80005c6:	2001      	movs	r0, #1
}
 80005c8:	b005      	add	sp, #20
 80005ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005cc:	686b      	ldr	r3, [r5, #4]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d113      	bne.n	80005fa <HAL_RCC_OscConfig+0xc6>
 80005d2:	2380      	movs	r3, #128	; 0x80
 80005d4:	6822      	ldr	r2, [r4, #0]
 80005d6:	025b      	lsls	r3, r3, #9
 80005d8:	4313      	orrs	r3, r2
 80005da:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005dc:	f7ff fe5e 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005e0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005e2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005e4:	02b6      	lsls	r6, r6, #10
 80005e6:	6823      	ldr	r3, [r4, #0]
 80005e8:	4233      	tst	r3, r6
 80005ea:	d1a9      	bne.n	8000540 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005ec:	f7ff fe56 	bl	800029c <HAL_GetTick>
 80005f0:	1bc0      	subs	r0, r0, r7
 80005f2:	2864      	cmp	r0, #100	; 0x64
 80005f4:	d9f7      	bls.n	80005e6 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 80005f6:	2003      	movs	r0, #3
 80005f8:	e7e6      	b.n	80005c8 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d116      	bne.n	800062c <HAL_RCC_OscConfig+0xf8>
 80005fe:	6823      	ldr	r3, [r4, #0]
 8000600:	4a8e      	ldr	r2, [pc, #568]	; (800083c <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000602:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000604:	4013      	ands	r3, r2
 8000606:	6023      	str	r3, [r4, #0]
 8000608:	6823      	ldr	r3, [r4, #0]
 800060a:	4a8d      	ldr	r2, [pc, #564]	; (8000840 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800060c:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800060e:	4013      	ands	r3, r2
 8000610:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000612:	f7ff fe43 	bl	800029c <HAL_GetTick>
 8000616:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000618:	6823      	ldr	r3, [r4, #0]
 800061a:	4233      	tst	r3, r6
 800061c:	d100      	bne.n	8000620 <HAL_RCC_OscConfig+0xec>
 800061e:	e78f      	b.n	8000540 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000620:	f7ff fe3c 	bl	800029c <HAL_GetTick>
 8000624:	1bc0      	subs	r0, r0, r7
 8000626:	2864      	cmp	r0, #100	; 0x64
 8000628:	d9f6      	bls.n	8000618 <HAL_RCC_OscConfig+0xe4>
 800062a:	e7e4      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800062c:	2b05      	cmp	r3, #5
 800062e:	d105      	bne.n	800063c <HAL_RCC_OscConfig+0x108>
 8000630:	2380      	movs	r3, #128	; 0x80
 8000632:	6822      	ldr	r2, [r4, #0]
 8000634:	02db      	lsls	r3, r3, #11
 8000636:	4313      	orrs	r3, r2
 8000638:	6023      	str	r3, [r4, #0]
 800063a:	e7ca      	b.n	80005d2 <HAL_RCC_OscConfig+0x9e>
 800063c:	6823      	ldr	r3, [r4, #0]
 800063e:	4a7f      	ldr	r2, [pc, #508]	; (800083c <HAL_RCC_OscConfig+0x308>)
 8000640:	4013      	ands	r3, r2
 8000642:	6023      	str	r3, [r4, #0]
 8000644:	6823      	ldr	r3, [r4, #0]
 8000646:	4a7e      	ldr	r2, [pc, #504]	; (8000840 <HAL_RCC_OscConfig+0x30c>)
 8000648:	4013      	ands	r3, r2
 800064a:	e7c6      	b.n	80005da <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800064c:	220c      	movs	r2, #12
 800064e:	4c7a      	ldr	r4, [pc, #488]	; (8000838 <HAL_RCC_OscConfig+0x304>)
 8000650:	6863      	ldr	r3, [r4, #4]
 8000652:	4213      	tst	r3, r2
 8000654:	d006      	beq.n	8000664 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000656:	6863      	ldr	r3, [r4, #4]
 8000658:	4013      	ands	r3, r2
 800065a:	2b08      	cmp	r3, #8
 800065c:	d110      	bne.n	8000680 <HAL_RCC_OscConfig+0x14c>
 800065e:	6863      	ldr	r3, [r4, #4]
 8000660:	03db      	lsls	r3, r3, #15
 8000662:	d40d      	bmi.n	8000680 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000664:	6823      	ldr	r3, [r4, #0]
 8000666:	079b      	lsls	r3, r3, #30
 8000668:	d502      	bpl.n	8000670 <HAL_RCC_OscConfig+0x13c>
 800066a:	68eb      	ldr	r3, [r5, #12]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d1aa      	bne.n	80005c6 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000670:	21f8      	movs	r1, #248	; 0xf8
 8000672:	6822      	ldr	r2, [r4, #0]
 8000674:	692b      	ldr	r3, [r5, #16]
 8000676:	438a      	bics	r2, r1
 8000678:	00db      	lsls	r3, r3, #3
 800067a:	4313      	orrs	r3, r2
 800067c:	6023      	str	r3, [r4, #0]
 800067e:	e763      	b.n	8000548 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000680:	68ea      	ldr	r2, [r5, #12]
 8000682:	2301      	movs	r3, #1
 8000684:	2a00      	cmp	r2, #0
 8000686:	d00f      	beq.n	80006a8 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000688:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800068a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 800068c:	4313      	orrs	r3, r2
 800068e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000690:	f7ff fe04 	bl	800029c <HAL_GetTick>
 8000694:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000696:	6823      	ldr	r3, [r4, #0]
 8000698:	4233      	tst	r3, r6
 800069a:	d1e9      	bne.n	8000670 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800069c:	f7ff fdfe 	bl	800029c <HAL_GetTick>
 80006a0:	1bc0      	subs	r0, r0, r7
 80006a2:	2802      	cmp	r0, #2
 80006a4:	d9f7      	bls.n	8000696 <HAL_RCC_OscConfig+0x162>
 80006a6:	e7a6      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 80006a8:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006aa:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80006ac:	439a      	bics	r2, r3
 80006ae:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80006b0:	f7ff fdf4 	bl	800029c <HAL_GetTick>
 80006b4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006b6:	6823      	ldr	r3, [r4, #0]
 80006b8:	4233      	tst	r3, r6
 80006ba:	d100      	bne.n	80006be <HAL_RCC_OscConfig+0x18a>
 80006bc:	e744      	b.n	8000548 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006be:	f7ff fded 	bl	800029c <HAL_GetTick>
 80006c2:	1bc0      	subs	r0, r0, r7
 80006c4:	2802      	cmp	r0, #2
 80006c6:	d9f6      	bls.n	80006b6 <HAL_RCC_OscConfig+0x182>
 80006c8:	e795      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006ca:	69ea      	ldr	r2, [r5, #28]
 80006cc:	2301      	movs	r3, #1
 80006ce:	4c5a      	ldr	r4, [pc, #360]	; (8000838 <HAL_RCC_OscConfig+0x304>)
 80006d0:	2a00      	cmp	r2, #0
 80006d2:	d010      	beq.n	80006f6 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80006d4:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006d6:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80006d8:	4313      	orrs	r3, r2
 80006da:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006dc:	f7ff fdde 	bl	800029c <HAL_GetTick>
 80006e0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006e4:	4233      	tst	r3, r6
 80006e6:	d000      	beq.n	80006ea <HAL_RCC_OscConfig+0x1b6>
 80006e8:	e732      	b.n	8000550 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006ea:	f7ff fdd7 	bl	800029c <HAL_GetTick>
 80006ee:	1bc0      	subs	r0, r0, r7
 80006f0:	2802      	cmp	r0, #2
 80006f2:	d9f6      	bls.n	80006e2 <HAL_RCC_OscConfig+0x1ae>
 80006f4:	e77f      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 80006f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006f8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80006fa:	439a      	bics	r2, r3
 80006fc:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006fe:	f7ff fdcd 	bl	800029c <HAL_GetTick>
 8000702:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000704:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000706:	4233      	tst	r3, r6
 8000708:	d100      	bne.n	800070c <HAL_RCC_OscConfig+0x1d8>
 800070a:	e721      	b.n	8000550 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800070c:	f7ff fdc6 	bl	800029c <HAL_GetTick>
 8000710:	1bc0      	subs	r0, r0, r7
 8000712:	2802      	cmp	r0, #2
 8000714:	d9f6      	bls.n	8000704 <HAL_RCC_OscConfig+0x1d0>
 8000716:	e76e      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000718:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800071a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800071c:	4c46      	ldr	r4, [pc, #280]	; (8000838 <HAL_RCC_OscConfig+0x304>)
 800071e:	0552      	lsls	r2, r2, #21
 8000720:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000722:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000724:	4213      	tst	r3, r2
 8000726:	d108      	bne.n	800073a <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000728:	69e3      	ldr	r3, [r4, #28]
 800072a:	4313      	orrs	r3, r2
 800072c:	61e3      	str	r3, [r4, #28]
 800072e:	69e3      	ldr	r3, [r4, #28]
 8000730:	4013      	ands	r3, r2
 8000732:	9303      	str	r3, [sp, #12]
 8000734:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000736:	2301      	movs	r3, #1
 8000738:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800073a:	2780      	movs	r7, #128	; 0x80
 800073c:	4e41      	ldr	r6, [pc, #260]	; (8000844 <HAL_RCC_OscConfig+0x310>)
 800073e:	007f      	lsls	r7, r7, #1
 8000740:	6833      	ldr	r3, [r6, #0]
 8000742:	423b      	tst	r3, r7
 8000744:	d006      	beq.n	8000754 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000746:	68ab      	ldr	r3, [r5, #8]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d113      	bne.n	8000774 <HAL_RCC_OscConfig+0x240>
 800074c:	6a22      	ldr	r2, [r4, #32]
 800074e:	4313      	orrs	r3, r2
 8000750:	6223      	str	r3, [r4, #32]
 8000752:	e030      	b.n	80007b6 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000754:	6833      	ldr	r3, [r6, #0]
 8000756:	433b      	orrs	r3, r7
 8000758:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800075a:	f7ff fd9f 	bl	800029c <HAL_GetTick>
 800075e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000760:	6833      	ldr	r3, [r6, #0]
 8000762:	423b      	tst	r3, r7
 8000764:	d1ef      	bne.n	8000746 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000766:	f7ff fd99 	bl	800029c <HAL_GetTick>
 800076a:	9b01      	ldr	r3, [sp, #4]
 800076c:	1ac0      	subs	r0, r0, r3
 800076e:	2864      	cmp	r0, #100	; 0x64
 8000770:	d9f6      	bls.n	8000760 <HAL_RCC_OscConfig+0x22c>
 8000772:	e740      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
 8000774:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000776:	2b00      	cmp	r3, #0
 8000778:	d114      	bne.n	80007a4 <HAL_RCC_OscConfig+0x270>
 800077a:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800077c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800077e:	4393      	bics	r3, r2
 8000780:	6223      	str	r3, [r4, #32]
 8000782:	6a23      	ldr	r3, [r4, #32]
 8000784:	3203      	adds	r2, #3
 8000786:	4393      	bics	r3, r2
 8000788:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800078a:	f7ff fd87 	bl	800029c <HAL_GetTick>
 800078e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000790:	6a23      	ldr	r3, [r4, #32]
 8000792:	423b      	tst	r3, r7
 8000794:	d025      	beq.n	80007e2 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000796:	f7ff fd81 	bl	800029c <HAL_GetTick>
 800079a:	4b2b      	ldr	r3, [pc, #172]	; (8000848 <HAL_RCC_OscConfig+0x314>)
 800079c:	1b80      	subs	r0, r0, r6
 800079e:	4298      	cmp	r0, r3
 80007a0:	d9f6      	bls.n	8000790 <HAL_RCC_OscConfig+0x25c>
 80007a2:	e728      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007a4:	2b05      	cmp	r3, #5
 80007a6:	d10b      	bne.n	80007c0 <HAL_RCC_OscConfig+0x28c>
 80007a8:	6a21      	ldr	r1, [r4, #32]
 80007aa:	3b01      	subs	r3, #1
 80007ac:	430b      	orrs	r3, r1
 80007ae:	6223      	str	r3, [r4, #32]
 80007b0:	6a23      	ldr	r3, [r4, #32]
 80007b2:	431a      	orrs	r2, r3
 80007b4:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80007b6:	f7ff fd71 	bl	800029c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007ba:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80007bc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007be:	e00d      	b.n	80007dc <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007c0:	6a23      	ldr	r3, [r4, #32]
 80007c2:	4393      	bics	r3, r2
 80007c4:	2204      	movs	r2, #4
 80007c6:	6223      	str	r3, [r4, #32]
 80007c8:	6a23      	ldr	r3, [r4, #32]
 80007ca:	4393      	bics	r3, r2
 80007cc:	e7c0      	b.n	8000750 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007ce:	f7ff fd65 	bl	800029c <HAL_GetTick>
 80007d2:	4b1d      	ldr	r3, [pc, #116]	; (8000848 <HAL_RCC_OscConfig+0x314>)
 80007d4:	1b80      	subs	r0, r0, r6
 80007d6:	4298      	cmp	r0, r3
 80007d8:	d900      	bls.n	80007dc <HAL_RCC_OscConfig+0x2a8>
 80007da:	e70c      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007dc:	6a23      	ldr	r3, [r4, #32]
 80007de:	423b      	tst	r3, r7
 80007e0:	d0f5      	beq.n	80007ce <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 80007e2:	9b00      	ldr	r3, [sp, #0]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d000      	beq.n	80007ea <HAL_RCC_OscConfig+0x2b6>
 80007e8:	e6b6      	b.n	8000558 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007ea:	69e3      	ldr	r3, [r4, #28]
 80007ec:	4a17      	ldr	r2, [pc, #92]	; (800084c <HAL_RCC_OscConfig+0x318>)
 80007ee:	4013      	ands	r3, r2
 80007f0:	61e3      	str	r3, [r4, #28]
 80007f2:	e6b1      	b.n	8000558 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007f4:	f7ff fd52 	bl	800029c <HAL_GetTick>
 80007f8:	1bc0      	subs	r0, r0, r7
 80007fa:	2802      	cmp	r0, #2
 80007fc:	d800      	bhi.n	8000800 <HAL_RCC_OscConfig+0x2cc>
 80007fe:	e6be      	b.n	800057e <HAL_RCC_OscConfig+0x4a>
 8000800:	e6f9      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000802:	3205      	adds	r2, #5
 8000804:	d103      	bne.n	800080e <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000806:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000808:	439a      	bics	r2, r3
 800080a:	6362      	str	r2, [r4, #52]	; 0x34
 800080c:	e6bb      	b.n	8000586 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 800080e:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000810:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000812:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000814:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000816:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000818:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800081a:	4393      	bics	r3, r2
 800081c:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800081e:	f7ff fd3d 	bl	800029c <HAL_GetTick>
 8000822:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000824:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000826:	4233      	tst	r3, r6
 8000828:	d100      	bne.n	800082c <HAL_RCC_OscConfig+0x2f8>
 800082a:	e6b3      	b.n	8000594 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800082c:	f7ff fd36 	bl	800029c <HAL_GetTick>
 8000830:	1bc0      	subs	r0, r0, r7
 8000832:	2802      	cmp	r0, #2
 8000834:	d9f6      	bls.n	8000824 <HAL_RCC_OscConfig+0x2f0>
 8000836:	e6de      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
 8000838:	40021000 	.word	0x40021000
 800083c:	fffeffff 	.word	0xfffeffff
 8000840:	fffbffff 	.word	0xfffbffff
 8000844:	40007000 	.word	0x40007000
 8000848:	00001388 	.word	0x00001388
 800084c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000850:	220c      	movs	r2, #12
 8000852:	4c26      	ldr	r4, [pc, #152]	; (80008ec <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000854:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000856:	6863      	ldr	r3, [r4, #4]
 8000858:	4013      	ands	r3, r2
 800085a:	2b08      	cmp	r3, #8
 800085c:	d100      	bne.n	8000860 <HAL_RCC_OscConfig+0x32c>
 800085e:	e6b3      	b.n	80005c8 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000860:	6823      	ldr	r3, [r4, #0]
 8000862:	4a23      	ldr	r2, [pc, #140]	; (80008f0 <HAL_RCC_OscConfig+0x3bc>)
 8000864:	4013      	ands	r3, r2
 8000866:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000868:	2902      	cmp	r1, #2
 800086a:	d12f      	bne.n	80008cc <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 800086c:	f7ff fd16 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000870:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000872:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000874:	04b6      	lsls	r6, r6, #18
 8000876:	6823      	ldr	r3, [r4, #0]
 8000878:	4233      	tst	r3, r6
 800087a:	d121      	bne.n	80008c0 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800087c:	220f      	movs	r2, #15
 800087e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000880:	4393      	bics	r3, r2
 8000882:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000884:	4313      	orrs	r3, r2
 8000886:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000888:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800088a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800088c:	6862      	ldr	r2, [r4, #4]
 800088e:	430b      	orrs	r3, r1
 8000890:	4918      	ldr	r1, [pc, #96]	; (80008f4 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000892:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000894:	400a      	ands	r2, r1
 8000896:	4313      	orrs	r3, r2
 8000898:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800089a:	2380      	movs	r3, #128	; 0x80
 800089c:	6822      	ldr	r2, [r4, #0]
 800089e:	045b      	lsls	r3, r3, #17
 80008a0:	4313      	orrs	r3, r2
 80008a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008a4:	f7ff fcfa 	bl	800029c <HAL_GetTick>
 80008a8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80008aa:	04ad      	lsls	r5, r5, #18
 80008ac:	6823      	ldr	r3, [r4, #0]
 80008ae:	422b      	tst	r3, r5
 80008b0:	d000      	beq.n	80008b4 <HAL_RCC_OscConfig+0x380>
 80008b2:	e673      	b.n	800059c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008b4:	f7ff fcf2 	bl	800029c <HAL_GetTick>
 80008b8:	1b80      	subs	r0, r0, r6
 80008ba:	2802      	cmp	r0, #2
 80008bc:	d9f6      	bls.n	80008ac <HAL_RCC_OscConfig+0x378>
 80008be:	e69a      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008c0:	f7ff fcec 	bl	800029c <HAL_GetTick>
 80008c4:	1bc0      	subs	r0, r0, r7
 80008c6:	2802      	cmp	r0, #2
 80008c8:	d9d5      	bls.n	8000876 <HAL_RCC_OscConfig+0x342>
 80008ca:	e694      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80008cc:	f7ff fce6 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008d0:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80008d2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008d4:	04ad      	lsls	r5, r5, #18
 80008d6:	6823      	ldr	r3, [r4, #0]
 80008d8:	422b      	tst	r3, r5
 80008da:	d100      	bne.n	80008de <HAL_RCC_OscConfig+0x3aa>
 80008dc:	e65e      	b.n	800059c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008de:	f7ff fcdd 	bl	800029c <HAL_GetTick>
 80008e2:	1b80      	subs	r0, r0, r6
 80008e4:	2802      	cmp	r0, #2
 80008e6:	d9f6      	bls.n	80008d6 <HAL_RCC_OscConfig+0x3a2>
 80008e8:	e685      	b.n	80005f6 <HAL_RCC_OscConfig+0xc2>
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	40021000 	.word	0x40021000
 80008f0:	feffffff 	.word	0xfeffffff
 80008f4:	ffc2ffff 	.word	0xffc2ffff

080008f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80008f8:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008fa:	4c14      	ldr	r4, [pc, #80]	; (800094c <HAL_RCC_GetSysClockFreq+0x54>)
{
 80008fc:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008fe:	2210      	movs	r2, #16
 8000900:	0021      	movs	r1, r4
 8000902:	4668      	mov	r0, sp
 8000904:	f000 fc74 	bl	80011f0 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000908:	0021      	movs	r1, r4
 800090a:	ad04      	add	r5, sp, #16
 800090c:	2210      	movs	r2, #16
 800090e:	3110      	adds	r1, #16
 8000910:	0028      	movs	r0, r5
 8000912:	f000 fc6d 	bl	80011f0 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000916:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000918:	4e0d      	ldr	r6, [pc, #52]	; (8000950 <HAL_RCC_GetSysClockFreq+0x58>)
 800091a:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800091c:	401a      	ands	r2, r3
 800091e:	2a08      	cmp	r2, #8
 8000920:	d111      	bne.n	8000946 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000922:	200f      	movs	r0, #15
 8000924:	466a      	mov	r2, sp
 8000926:	0c99      	lsrs	r1, r3, #18
 8000928:	4001      	ands	r1, r0
 800092a:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800092c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800092e:	4002      	ands	r2, r0
 8000930:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000932:	03db      	lsls	r3, r3, #15
 8000934:	d505      	bpl.n	8000942 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000936:	4807      	ldr	r0, [pc, #28]	; (8000954 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000938:	f7ff fbfa 	bl	8000130 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 800093c:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800093e:	b008      	add	sp, #32
 8000940:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000942:	4805      	ldr	r0, [pc, #20]	; (8000958 <HAL_RCC_GetSysClockFreq+0x60>)
 8000944:	e7fa      	b.n	800093c <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000946:	4803      	ldr	r0, [pc, #12]	; (8000954 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000948:	e7f9      	b.n	800093e <HAL_RCC_GetSysClockFreq+0x46>
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	0800121c 	.word	0x0800121c
 8000950:	40021000 	.word	0x40021000
 8000954:	007a1200 	.word	0x007a1200
 8000958:	003d0900 	.word	0x003d0900

0800095c <HAL_RCC_ClockConfig>:
{
 800095c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800095e:	2201      	movs	r2, #1
 8000960:	4c43      	ldr	r4, [pc, #268]	; (8000a70 <HAL_RCC_ClockConfig+0x114>)
{
 8000962:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000964:	6823      	ldr	r3, [r4, #0]
{
 8000966:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000968:	4013      	ands	r3, r2
 800096a:	428b      	cmp	r3, r1
 800096c:	d31c      	bcc.n	80009a8 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800096e:	6832      	ldr	r2, [r6, #0]
 8000970:	0793      	lsls	r3, r2, #30
 8000972:	d423      	bmi.n	80009bc <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000974:	07d3      	lsls	r3, r2, #31
 8000976:	d429      	bmi.n	80009cc <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000978:	2301      	movs	r3, #1
 800097a:	6822      	ldr	r2, [r4, #0]
 800097c:	401a      	ands	r2, r3
 800097e:	4297      	cmp	r7, r2
 8000980:	d367      	bcc.n	8000a52 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000982:	6833      	ldr	r3, [r6, #0]
 8000984:	4c3b      	ldr	r4, [pc, #236]	; (8000a74 <HAL_RCC_ClockConfig+0x118>)
 8000986:	075b      	lsls	r3, r3, #29
 8000988:	d46a      	bmi.n	8000a60 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800098a:	f7ff ffb5 	bl	80008f8 <HAL_RCC_GetSysClockFreq>
 800098e:	6863      	ldr	r3, [r4, #4]
 8000990:	4a39      	ldr	r2, [pc, #228]	; (8000a78 <HAL_RCC_ClockConfig+0x11c>)
 8000992:	061b      	lsls	r3, r3, #24
 8000994:	0f1b      	lsrs	r3, r3, #28
 8000996:	5cd3      	ldrb	r3, [r2, r3]
 8000998:	40d8      	lsrs	r0, r3
 800099a:	4b38      	ldr	r3, [pc, #224]	; (8000a7c <HAL_RCC_ClockConfig+0x120>)
 800099c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800099e:	2000      	movs	r0, #0
 80009a0:	f7ff fc52 	bl	8000248 <HAL_InitTick>
  return HAL_OK;
 80009a4:	2000      	movs	r0, #0
 80009a6:	e008      	b.n	80009ba <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009a8:	6823      	ldr	r3, [r4, #0]
 80009aa:	4393      	bics	r3, r2
 80009ac:	430b      	orrs	r3, r1
 80009ae:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009b0:	6823      	ldr	r3, [r4, #0]
 80009b2:	4013      	ands	r3, r2
 80009b4:	4299      	cmp	r1, r3
 80009b6:	d0da      	beq.n	800096e <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 80009b8:	2001      	movs	r0, #1
}
 80009ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009bc:	20f0      	movs	r0, #240	; 0xf0
 80009be:	492d      	ldr	r1, [pc, #180]	; (8000a74 <HAL_RCC_ClockConfig+0x118>)
 80009c0:	684b      	ldr	r3, [r1, #4]
 80009c2:	4383      	bics	r3, r0
 80009c4:	68b0      	ldr	r0, [r6, #8]
 80009c6:	4303      	orrs	r3, r0
 80009c8:	604b      	str	r3, [r1, #4]
 80009ca:	e7d3      	b.n	8000974 <HAL_RCC_ClockConfig+0x18>
 80009cc:	4d29      	ldr	r5, [pc, #164]	; (8000a74 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009ce:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009d0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009d2:	2a01      	cmp	r2, #1
 80009d4:	d11a      	bne.n	8000a0c <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009d6:	039b      	lsls	r3, r3, #14
 80009d8:	d5ee      	bpl.n	80009b8 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009da:	2103      	movs	r1, #3
 80009dc:	686b      	ldr	r3, [r5, #4]
 80009de:	438b      	bics	r3, r1
 80009e0:	4313      	orrs	r3, r2
 80009e2:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80009e4:	f7ff fc5a 	bl	800029c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009e8:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009ea:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d115      	bne.n	8000a1c <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80009f0:	220c      	movs	r2, #12
 80009f2:	686b      	ldr	r3, [r5, #4]
 80009f4:	4013      	ands	r3, r2
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	d0be      	beq.n	8000978 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009fa:	f7ff fc4f 	bl	800029c <HAL_GetTick>
 80009fe:	9b01      	ldr	r3, [sp, #4]
 8000a00:	1ac0      	subs	r0, r0, r3
 8000a02:	4b1f      	ldr	r3, [pc, #124]	; (8000a80 <HAL_RCC_ClockConfig+0x124>)
 8000a04:	4298      	cmp	r0, r3
 8000a06:	d9f3      	bls.n	80009f0 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000a08:	2003      	movs	r0, #3
 8000a0a:	e7d6      	b.n	80009ba <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a0c:	2a02      	cmp	r2, #2
 8000a0e:	d102      	bne.n	8000a16 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a10:	019b      	lsls	r3, r3, #6
 8000a12:	d4e2      	bmi.n	80009da <HAL_RCC_ClockConfig+0x7e>
 8000a14:	e7d0      	b.n	80009b8 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a16:	079b      	lsls	r3, r3, #30
 8000a18:	d4df      	bmi.n	80009da <HAL_RCC_ClockConfig+0x7e>
 8000a1a:	e7cd      	b.n	80009b8 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d012      	beq.n	8000a46 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a20:	220c      	movs	r2, #12
 8000a22:	686b      	ldr	r3, [r5, #4]
 8000a24:	4213      	tst	r3, r2
 8000a26:	d0a7      	beq.n	8000978 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a28:	f7ff fc38 	bl	800029c <HAL_GetTick>
 8000a2c:	9b01      	ldr	r3, [sp, #4]
 8000a2e:	1ac0      	subs	r0, r0, r3
 8000a30:	4b13      	ldr	r3, [pc, #76]	; (8000a80 <HAL_RCC_ClockConfig+0x124>)
 8000a32:	4298      	cmp	r0, r3
 8000a34:	d9f4      	bls.n	8000a20 <HAL_RCC_ClockConfig+0xc4>
 8000a36:	e7e7      	b.n	8000a08 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a38:	f7ff fc30 	bl	800029c <HAL_GetTick>
 8000a3c:	9b01      	ldr	r3, [sp, #4]
 8000a3e:	1ac0      	subs	r0, r0, r3
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <HAL_RCC_ClockConfig+0x124>)
 8000a42:	4298      	cmp	r0, r3
 8000a44:	d8e0      	bhi.n	8000a08 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a46:	220c      	movs	r2, #12
 8000a48:	686b      	ldr	r3, [r5, #4]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	2b08      	cmp	r3, #8
 8000a4e:	d1f3      	bne.n	8000a38 <HAL_RCC_ClockConfig+0xdc>
 8000a50:	e792      	b.n	8000978 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a52:	6822      	ldr	r2, [r4, #0]
 8000a54:	439a      	bics	r2, r3
 8000a56:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a58:	6822      	ldr	r2, [r4, #0]
 8000a5a:	421a      	tst	r2, r3
 8000a5c:	d1ac      	bne.n	80009b8 <HAL_RCC_ClockConfig+0x5c>
 8000a5e:	e790      	b.n	8000982 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a60:	6863      	ldr	r3, [r4, #4]
 8000a62:	4a08      	ldr	r2, [pc, #32]	; (8000a84 <HAL_RCC_ClockConfig+0x128>)
 8000a64:	4013      	ands	r3, r2
 8000a66:	68f2      	ldr	r2, [r6, #12]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	6063      	str	r3, [r4, #4]
 8000a6c:	e78d      	b.n	800098a <HAL_RCC_ClockConfig+0x2e>
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	40022000 	.word	0x40022000
 8000a74:	40021000 	.word	0x40021000
 8000a78:	08001245 	.word	0x08001245
 8000a7c:	20000000 	.word	0x20000000
 8000a80:	00001388 	.word	0x00001388
 8000a84:	fffff8ff 	.word	0xfffff8ff

08000a88 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000a88:	4b01      	ldr	r3, [pc, #4]	; (8000a90 <HAL_RCC_GetHCLKFreq+0x8>)
 8000a8a:	6818      	ldr	r0, [r3, #0]
}
 8000a8c:	4770      	bx	lr
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	20000000 	.word	0x20000000

08000a94 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000a94:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a96:	4a05      	ldr	r2, [pc, #20]	; (8000aac <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	055b      	lsls	r3, r3, #21
 8000a9c:	0f5b      	lsrs	r3, r3, #29
 8000a9e:	5cd3      	ldrb	r3, [r2, r3]
 8000aa0:	4a03      	ldr	r2, [pc, #12]	; (8000ab0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000aa2:	6810      	ldr	r0, [r2, #0]
 8000aa4:	40d8      	lsrs	r0, r3
}    
 8000aa6:	4770      	bx	lr
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	08001255 	.word	0x08001255
 8000ab0:	20000000 	.word	0x20000000

08000ab4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000ab4:	b570      	push	{r4, r5, r6, lr}
 8000ab6:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000ab8:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000aba:	69c2      	ldr	r2, [r0, #28]
 8000abc:	6883      	ldr	r3, [r0, #8]
 8000abe:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000ac0:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000ac2:	4303      	orrs	r3, r0
 8000ac4:	6960      	ldr	r0, [r4, #20]
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000ac6:	4e3f      	ldr	r6, [pc, #252]	; (8000bc4 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000ac8:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000aca:	483f      	ldr	r0, [pc, #252]	; (8000bc8 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000acc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000ace:	4001      	ands	r1, r0
 8000ad0:	430b      	orrs	r3, r1
 8000ad2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000ad4:	686b      	ldr	r3, [r5, #4]
 8000ad6:	493d      	ldr	r1, [pc, #244]	; (8000bcc <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000ad8:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000ada:	400b      	ands	r3, r1
 8000adc:	68e1      	ldr	r1, [r4, #12]
 8000ade:	430b      	orrs	r3, r1
 8000ae0:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000ae2:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000ae4:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000ae6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000ae8:	4839      	ldr	r0, [pc, #228]	; (8000bd0 <UART_SetConfig+0x11c>)
 8000aea:	4001      	ands	r1, r0
 8000aec:	430b      	orrs	r3, r1
 8000aee:	60ab      	str	r3, [r5, #8]
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000af4:	42b5      	cmp	r5, r6
 8000af6:	d110      	bne.n	8000b1a <UART_SetConfig+0x66>
 8000af8:	2003      	movs	r0, #3
 8000afa:	4936      	ldr	r1, [pc, #216]	; (8000bd4 <UART_SetConfig+0x120>)
 8000afc:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8000afe:	4001      	ands	r1, r0
 8000b00:	4835      	ldr	r0, [pc, #212]	; (8000bd8 <UART_SetConfig+0x124>)
 8000b02:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d013      	beq.n	8000b30 <UART_SetConfig+0x7c>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8000b08:	2808      	cmp	r0, #8
 8000b0a:	d858      	bhi.n	8000bbe <UART_SetConfig+0x10a>
 8000b0c:	f7ff fb06 	bl	800011c <__gnu_thumb1_case_uqi>
 8000b10:	57425737 	.word	0x57425737
 8000b14:	5757574b 	.word	0x5757574b
 8000b18:	50          	.byte	0x50
 8000b19:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000b1a:	4930      	ldr	r1, [pc, #192]	; (8000bdc <UART_SetConfig+0x128>)
 8000b1c:	428d      	cmp	r5, r1
 8000b1e:	d14c      	bne.n	8000bba <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d12c      	bne.n	8000b7e <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000b24:	f7ff ffb6 	bl	8000a94 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000b28:	6863      	ldr	r3, [r4, #4]
 8000b2a:	0040      	lsls	r0, r0, #1
 8000b2c:	085b      	lsrs	r3, r3, #1
 8000b2e:	e00b      	b.n	8000b48 <UART_SetConfig+0x94>
    switch (clocksource)
 8000b30:	2808      	cmp	r0, #8
 8000b32:	d821      	bhi.n	8000b78 <UART_SetConfig+0xc4>
 8000b34:	f7ff fae8 	bl	8000108 <__gnu_thumb1_case_sqi>
 8000b38:	200520f6 	.word	0x200520f6
 8000b3c:	20202018 	.word	0x20202018
 8000b40:	1b          	.byte	0x1b
 8000b41:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8000b42:	6863      	ldr	r3, [r4, #4]
 8000b44:	0858      	lsrs	r0, r3, #1
 8000b46:	4b26      	ldr	r3, [pc, #152]	; (8000be0 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000b48:	18c0      	adds	r0, r0, r3
 8000b4a:	6861      	ldr	r1, [r4, #4]
 8000b4c:	f7ff faf0 	bl	8000130 <__udivsi3>
 8000b50:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8000b52:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8000b54:	220f      	movs	r2, #15
 8000b56:	0019      	movs	r1, r3
 8000b58:	4391      	bics	r1, r2
 8000b5a:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000b5c:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8000b5e:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000b60:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8000b62:	4313      	orrs	r3, r2
 8000b64:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 8000b66:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000b68:	f7ff fec6 	bl	80008f8 <HAL_RCC_GetSysClockFreq>
 8000b6c:	e7dc      	b.n	8000b28 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000b6e:	6863      	ldr	r3, [r4, #4]
 8000b70:	0858      	lsrs	r0, r3, #1
 8000b72:	2380      	movs	r3, #128	; 0x80
 8000b74:	025b      	lsls	r3, r3, #9
 8000b76:	e7e7      	b.n	8000b48 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8000b78:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e7ea      	b.n	8000b54 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000b7e:	f7ff ff89 	bl	8000a94 <HAL_RCC_GetPCLK1Freq>
 8000b82:	6861      	ldr	r1, [r4, #4]
 8000b84:	084b      	lsrs	r3, r1, #1
 8000b86:	1818      	adds	r0, r3, r0
 8000b88:	f7ff fad2 	bl	8000130 <__udivsi3>
 8000b8c:	b280      	uxth	r0, r0
 8000b8e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8000b90:	2000      	movs	r0, #0
        break;
 8000b92:	e7e8      	b.n	8000b66 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8000b94:	6861      	ldr	r1, [r4, #4]
 8000b96:	4b13      	ldr	r3, [pc, #76]	; (8000be4 <UART_SetConfig+0x130>)
 8000b98:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000b9a:	18c0      	adds	r0, r0, r3
 8000b9c:	f7ff fac8 	bl	8000130 <__udivsi3>
 8000ba0:	b280      	uxth	r0, r0
 8000ba2:	60f0      	str	r0, [r6, #12]
 8000ba4:	e7f4      	b.n	8000b90 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000ba6:	f7ff fea7 	bl	80008f8 <HAL_RCC_GetSysClockFreq>
 8000baa:	6861      	ldr	r1, [r4, #4]
 8000bac:	084b      	lsrs	r3, r1, #1
 8000bae:	e7f4      	b.n	8000b9a <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000bb0:	2380      	movs	r3, #128	; 0x80
 8000bb2:	6861      	ldr	r1, [r4, #4]
 8000bb4:	021b      	lsls	r3, r3, #8
 8000bb6:	0848      	lsrs	r0, r1, #1
 8000bb8:	e7ef      	b.n	8000b9a <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d0dc      	beq.n	8000b78 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8000bbe:	2001      	movs	r0, #1
  return ret;
 8000bc0:	e7d1      	b.n	8000b66 <UART_SetConfig+0xb2>
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	40013800 	.word	0x40013800
 8000bc8:	ffff69f3 	.word	0xffff69f3
 8000bcc:	ffffcfff 	.word	0xffffcfff
 8000bd0:	fffff4ff 	.word	0xfffff4ff
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	0800123c 	.word	0x0800123c
 8000bdc:	40004400 	.word	0x40004400
 8000be0:	00f42400 	.word	0x00f42400
 8000be4:	007a1200 	.word	0x007a1200

08000be8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000be8:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000bea:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8000bec:	07da      	lsls	r2, r3, #31
 8000bee:	d506      	bpl.n	8000bfe <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8000bf0:	6801      	ldr	r1, [r0, #0]
 8000bf2:	4c28      	ldr	r4, [pc, #160]	; (8000c94 <UART_AdvFeatureConfig+0xac>)
 8000bf4:	684a      	ldr	r2, [r1, #4]
 8000bf6:	4022      	ands	r2, r4
 8000bf8:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8000bfa:	4322      	orrs	r2, r4
 8000bfc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8000bfe:	079a      	lsls	r2, r3, #30
 8000c00:	d506      	bpl.n	8000c10 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8000c02:	6801      	ldr	r1, [r0, #0]
 8000c04:	4c24      	ldr	r4, [pc, #144]	; (8000c98 <UART_AdvFeatureConfig+0xb0>)
 8000c06:	684a      	ldr	r2, [r1, #4]
 8000c08:	4022      	ands	r2, r4
 8000c0a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8000c0c:	4322      	orrs	r2, r4
 8000c0e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8000c10:	075a      	lsls	r2, r3, #29
 8000c12:	d506      	bpl.n	8000c22 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8000c14:	6801      	ldr	r1, [r0, #0]
 8000c16:	4c21      	ldr	r4, [pc, #132]	; (8000c9c <UART_AdvFeatureConfig+0xb4>)
 8000c18:	684a      	ldr	r2, [r1, #4]
 8000c1a:	4022      	ands	r2, r4
 8000c1c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8000c1e:	4322      	orrs	r2, r4
 8000c20:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8000c22:	071a      	lsls	r2, r3, #28
 8000c24:	d506      	bpl.n	8000c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8000c26:	6801      	ldr	r1, [r0, #0]
 8000c28:	4c1d      	ldr	r4, [pc, #116]	; (8000ca0 <UART_AdvFeatureConfig+0xb8>)
 8000c2a:	684a      	ldr	r2, [r1, #4]
 8000c2c:	4022      	ands	r2, r4
 8000c2e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8000c30:	4322      	orrs	r2, r4
 8000c32:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8000c34:	06da      	lsls	r2, r3, #27
 8000c36:	d506      	bpl.n	8000c46 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8000c38:	6801      	ldr	r1, [r0, #0]
 8000c3a:	4c1a      	ldr	r4, [pc, #104]	; (8000ca4 <UART_AdvFeatureConfig+0xbc>)
 8000c3c:	688a      	ldr	r2, [r1, #8]
 8000c3e:	4022      	ands	r2, r4
 8000c40:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8000c42:	4322      	orrs	r2, r4
 8000c44:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8000c46:	069a      	lsls	r2, r3, #26
 8000c48:	d506      	bpl.n	8000c58 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8000c4a:	6801      	ldr	r1, [r0, #0]
 8000c4c:	4c16      	ldr	r4, [pc, #88]	; (8000ca8 <UART_AdvFeatureConfig+0xc0>)
 8000c4e:	688a      	ldr	r2, [r1, #8]
 8000c50:	4022      	ands	r2, r4
 8000c52:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8000c54:	4322      	orrs	r2, r4
 8000c56:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8000c58:	065a      	lsls	r2, r3, #25
 8000c5a:	d510      	bpl.n	8000c7e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8000c5c:	6801      	ldr	r1, [r0, #0]
 8000c5e:	4d13      	ldr	r5, [pc, #76]	; (8000cac <UART_AdvFeatureConfig+0xc4>)
 8000c60:	684a      	ldr	r2, [r1, #4]
 8000c62:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8000c64:	402a      	ands	r2, r5
 8000c66:	4322      	orrs	r2, r4
 8000c68:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8000c6a:	2280      	movs	r2, #128	; 0x80
 8000c6c:	0352      	lsls	r2, r2, #13
 8000c6e:	4294      	cmp	r4, r2
 8000c70:	d105      	bne.n	8000c7e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8000c72:	684a      	ldr	r2, [r1, #4]
 8000c74:	4c0e      	ldr	r4, [pc, #56]	; (8000cb0 <UART_AdvFeatureConfig+0xc8>)
 8000c76:	4022      	ands	r2, r4
 8000c78:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8000c7a:	4322      	orrs	r2, r4
 8000c7c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8000c7e:	061b      	lsls	r3, r3, #24
 8000c80:	d506      	bpl.n	8000c90 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8000c82:	6802      	ldr	r2, [r0, #0]
 8000c84:	490b      	ldr	r1, [pc, #44]	; (8000cb4 <UART_AdvFeatureConfig+0xcc>)
 8000c86:	6853      	ldr	r3, [r2, #4]
 8000c88:	400b      	ands	r3, r1
 8000c8a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000c8c:	430b      	orrs	r3, r1
 8000c8e:	6053      	str	r3, [r2, #4]
  }
}
 8000c90:	bd30      	pop	{r4, r5, pc}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	fffdffff 	.word	0xfffdffff
 8000c98:	fffeffff 	.word	0xfffeffff
 8000c9c:	fffbffff 	.word	0xfffbffff
 8000ca0:	ffff7fff 	.word	0xffff7fff
 8000ca4:	ffffefff 	.word	0xffffefff
 8000ca8:	ffffdfff 	.word	0xffffdfff
 8000cac:	ffefffff 	.word	0xffefffff
 8000cb0:	ff9fffff 	.word	0xff9fffff
 8000cb4:	fff7ffff 	.word	0xfff7ffff

08000cb8 <HAL_UART_Init>:
{
 8000cb8:	b570      	push	{r4, r5, r6, lr}
 8000cba:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8000cbc:	d101      	bne.n	8000cc2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8000cbe:	2001      	movs	r0, #1
}
 8000cc0:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8000cc2:	0005      	movs	r5, r0
 8000cc4:	3569      	adds	r5, #105	; 0x69
 8000cc6:	782b      	ldrb	r3, [r5, #0]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d104      	bne.n	8000cd8 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8000cce:	0002      	movs	r2, r0
 8000cd0:	3268      	adds	r2, #104	; 0x68
 8000cd2:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8000cd4:	f000 f9cc 	bl	8001070 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000cd8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000cda:	2101      	movs	r1, #1
 8000cdc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000cde:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8000ce0:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000ce2:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8000ce4:	438b      	bics	r3, r1
 8000ce6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000ce8:	f7ff fee4 	bl	8000ab4 <UART_SetConfig>
 8000cec:	2801      	cmp	r0, #1
 8000cee:	d0e6      	beq.n	8000cbe <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8000cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d002      	beq.n	8000cfc <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8000cf6:	0020      	movs	r0, r4
 8000cf8:	f7ff ff76 	bl	8000be8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000cfc:	6823      	ldr	r3, [r4, #0]
 8000cfe:	490b      	ldr	r1, [pc, #44]	; (8000d2c <HAL_UART_Init+0x74>)
 8000d00:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d02:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000d04:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8000d06:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000d08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8000d0a:	689a      	ldr	r2, [r3, #8]
 8000d0c:	438a      	bics	r2, r1
 8000d0e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8000d10:	2201      	movs	r2, #1
 8000d12:	6819      	ldr	r1, [r3, #0]
 8000d14:	430a      	orrs	r2, r1
 8000d16:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 8000d18:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 8000d1a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d1c:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8000d1e:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8000d20:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8000d22:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8000d24:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8000d26:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8000d28:	e7ca      	b.n	8000cc0 <HAL_UART_Init+0x8>
 8000d2a:	46c0      	nop			; (mov r8, r8)
 8000d2c:	fffff7ff 	.word	0xfffff7ff

08000d30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8000d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d32:	0004      	movs	r4, r0
 8000d34:	000e      	movs	r6, r1
 8000d36:	0015      	movs	r5, r2
 8000d38:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000d3a:	6822      	ldr	r2, [r4, #0]
 8000d3c:	69d3      	ldr	r3, [r2, #28]
 8000d3e:	4033      	ands	r3, r6
 8000d40:	1b9b      	subs	r3, r3, r6
 8000d42:	4259      	negs	r1, r3
 8000d44:	414b      	adcs	r3, r1
 8000d46:	42ab      	cmp	r3, r5
 8000d48:	d001      	beq.n	8000d4e <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	e018      	b.n	8000d80 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8000d4e:	9b06      	ldr	r3, [sp, #24]
 8000d50:	3301      	adds	r3, #1
 8000d52:	d0f3      	beq.n	8000d3c <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000d54:	9b06      	ldr	r3, [sp, #24]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d113      	bne.n	8000d82 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000d5a:	6823      	ldr	r3, [r4, #0]
 8000d5c:	490c      	ldr	r1, [pc, #48]	; (8000d90 <UART_WaitOnFlagUntilTimeout+0x60>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8000d60:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000d62:	400a      	ands	r2, r1
 8000d64:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000d66:	689a      	ldr	r2, [r3, #8]
 8000d68:	31a3      	adds	r1, #163	; 0xa3
 8000d6a:	31ff      	adds	r1, #255	; 0xff
 8000d6c:	438a      	bics	r2, r1
 8000d6e:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8000d70:	0022      	movs	r2, r4
 8000d72:	2320      	movs	r3, #32
 8000d74:	3269      	adds	r2, #105	; 0x69
 8000d76:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8000d78:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	3468      	adds	r4, #104	; 0x68
 8000d7e:	7023      	strb	r3, [r4, #0]
}
 8000d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000d82:	f7ff fa8b 	bl	800029c <HAL_GetTick>
 8000d86:	9b06      	ldr	r3, [sp, #24]
 8000d88:	1bc0      	subs	r0, r0, r7
 8000d8a:	4283      	cmp	r3, r0
 8000d8c:	d2d5      	bcs.n	8000d3a <UART_WaitOnFlagUntilTimeout+0xa>
 8000d8e:	e7e4      	b.n	8000d5a <UART_WaitOnFlagUntilTimeout+0x2a>
 8000d90:	fffffe5f 	.word	0xfffffe5f

08000d94 <HAL_UART_Transmit>:
{
 8000d94:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8000d96:	0007      	movs	r7, r0
{
 8000d98:	b085      	sub	sp, #20
 8000d9a:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8000d9c:	3769      	adds	r7, #105	; 0x69
 8000d9e:	783b      	ldrb	r3, [r7, #0]
{
 8000da0:	0004      	movs	r4, r0
 8000da2:	000d      	movs	r5, r1
 8000da4:	0016      	movs	r6, r2
    return HAL_BUSY;
 8000da6:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8000da8:	2b20      	cmp	r3, #32
 8000daa:	d146      	bne.n	8000e3a <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8000dac:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8000dae:	2900      	cmp	r1, #0
 8000db0:	d043      	beq.n	8000e3a <HAL_UART_Transmit+0xa6>
 8000db2:	2a00      	cmp	r2, #0
 8000db4:	d041      	beq.n	8000e3a <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000db6:	2380      	movs	r3, #128	; 0x80
 8000db8:	68a2      	ldr	r2, [r4, #8]
 8000dba:	015b      	lsls	r3, r3, #5
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d104      	bne.n	8000dca <HAL_UART_Transmit+0x36>
 8000dc0:	6923      	ldr	r3, [r4, #16]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d101      	bne.n	8000dca <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 8000dc6:	4201      	tst	r1, r0
 8000dc8:	d137      	bne.n	8000e3a <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8000dca:	0023      	movs	r3, r4
 8000dcc:	3368      	adds	r3, #104	; 0x68
 8000dce:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8000dd0:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8000dd2:	2a01      	cmp	r2, #1
 8000dd4:	d031      	beq.n	8000e3a <HAL_UART_Transmit+0xa6>
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000dde:	3321      	adds	r3, #33	; 0x21
 8000de0:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8000de2:	f7ff fa5b 	bl	800029c <HAL_GetTick>
    huart->TxXferSize = Size;
 8000de6:	0023      	movs	r3, r4
 8000de8:	3350      	adds	r3, #80	; 0x50
 8000dea:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8000dec:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000dee:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8000df0:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000df2:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8000df4:	0021      	movs	r1, r4
 8000df6:	3152      	adds	r1, #82	; 0x52
 8000df8:	880a      	ldrh	r2, [r1, #0]
 8000dfa:	b292      	uxth	r2, r2
 8000dfc:	2a00      	cmp	r2, #0
 8000dfe:	d10d      	bne.n	8000e1c <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000e00:	9b03      	ldr	r3, [sp, #12]
 8000e02:	2140      	movs	r1, #64	; 0x40
 8000e04:	9300      	str	r3, [sp, #0]
 8000e06:	0020      	movs	r0, r4
 8000e08:	9b02      	ldr	r3, [sp, #8]
 8000e0a:	f7ff ff91 	bl	8000d30 <UART_WaitOnFlagUntilTimeout>
 8000e0e:	2800      	cmp	r0, #0
 8000e10:	d112      	bne.n	8000e38 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8000e12:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8000e14:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8000e16:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 8000e18:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8000e1a:	e00e      	b.n	8000e3a <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 8000e1c:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000e1e:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8000e20:	3b01      	subs	r3, #1
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000e26:	9b03      	ldr	r3, [sp, #12]
 8000e28:	2180      	movs	r1, #128	; 0x80
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	0020      	movs	r0, r4
 8000e2e:	9b02      	ldr	r3, [sp, #8]
 8000e30:	f7ff ff7e 	bl	8000d30 <UART_WaitOnFlagUntilTimeout>
 8000e34:	2800      	cmp	r0, #0
 8000e36:	d002      	beq.n	8000e3e <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 8000e38:	2003      	movs	r0, #3
}
 8000e3a:	b005      	add	sp, #20
 8000e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000e3e:	68a3      	ldr	r3, [r4, #8]
 8000e40:	6822      	ldr	r2, [r4, #0]
 8000e42:	42b3      	cmp	r3, r6
 8000e44:	d108      	bne.n	8000e58 <HAL_UART_Transmit+0xc4>
 8000e46:	6923      	ldr	r3, [r4, #16]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d105      	bne.n	8000e58 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000e4c:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 8000e4e:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000e50:	05db      	lsls	r3, r3, #23
 8000e52:	0ddb      	lsrs	r3, r3, #23
 8000e54:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 8000e56:	e7cd      	b.n	8000df4 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8000e58:	782b      	ldrb	r3, [r5, #0]
 8000e5a:	3501      	adds	r5, #1
 8000e5c:	8513      	strh	r3, [r2, #40]	; 0x28
 8000e5e:	e7c9      	b.n	8000df4 <HAL_UART_Transmit+0x60>

08000e60 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  // Initializes the CPU, AHB and APB busses clocks
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000e60:	2310      	movs	r3, #16
{
 8000e62:	b530      	push	{r4, r5, lr}
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000e64:	22a0      	movs	r2, #160	; 0xa0
{
 8000e66:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e68:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e6a:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000e6c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e6e:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000e70:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e72:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e74:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e76:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e78:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e7a:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000e7c:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000e7e:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e80:	f7ff fb58 	bl	8000534 <HAL_RCC_OscConfig>
 8000e84:	2800      	cmp	r0, #0
 8000e86:	d000      	beq.n	8000e8a <SystemClock_Config+0x2a>
 8000e88:	e7fe      	b.n	8000e88 <SystemClock_Config+0x28>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  // Initializes the CPU, AHB and APB busses clocks
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e8a:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e8c:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e8e:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e90:	0029      	movs	r1, r5
 8000e92:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e94:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e96:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e98:	f7ff fd60 	bl	800095c <HAL_RCC_ClockConfig>
 8000e9c:	1e04      	subs	r4, r0, #0
 8000e9e:	d000      	beq.n	8000ea2 <SystemClock_Config+0x42>
 8000ea0:	e7fe      	b.n	8000ea0 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  // Configure the Systick interrupt time
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000ea2:	f7ff fdf1 	bl	8000a88 <HAL_RCC_GetHCLKFreq>
 8000ea6:	21fa      	movs	r1, #250	; 0xfa
 8000ea8:	0089      	lsls	r1, r1, #2
 8000eaa:	f7ff f941 	bl	8000130 <__udivsi3>
 8000eae:	f7ff fa45 	bl	800033c <HAL_SYSTICK_Config>

  // Configure the Systick
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000eb2:	2004      	movs	r0, #4
 8000eb4:	f7ff fa5c 	bl	8000370 <HAL_SYSTICK_CLKSourceConfig>

  // SysTick_IRQn interrupt configuration
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000eb8:	2001      	movs	r0, #1
 8000eba:	0022      	movs	r2, r4
 8000ebc:	0021      	movs	r1, r4
 8000ebe:	4240      	negs	r0, r0
 8000ec0:	f7ff fa02 	bl	80002c8 <HAL_NVIC_SetPriority>
}
 8000ec4:	b011      	add	sp, #68	; 0x44
 8000ec6:	bd30      	pop	{r4, r5, pc}

08000ec8 <main>:
{
 8000ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eca:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 8000ecc:	f7ff f9ce 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8000ed0:	f7ff ffc6 	bl	8000e60 <SystemClock_Config>
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed4:	2080      	movs	r0, #128	; 0x80
 8000ed6:	4b47      	ldr	r3, [pc, #284]	; (8000ff4 <main+0x12c>)
 8000ed8:	0300      	lsls	r0, r0, #12
 8000eda:	6959      	ldr	r1, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000edc:	2780      	movs	r7, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ede:	4301      	orrs	r1, r0
 8000ee0:	6159      	str	r1, [r3, #20]
 8000ee2:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee6:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ee8:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eea:	9200      	str	r2, [sp, #0]
 8000eec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000eee:	6959      	ldr	r1, [r3, #20]
 8000ef0:	03c0      	lsls	r0, r0, #15
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef6:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ef8:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	0289      	lsls	r1, r1, #10
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000efc:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000efe:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f00:	9201      	str	r2, [sp, #4]
 8000f02:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f04:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f06:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	615a      	str	r2, [r3, #20]
 8000f0c:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f10:	400b      	ands	r3, r1
 8000f12:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f14:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f16:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f18:	f7ff faf4 	bl	8000504 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f1c:	4b36      	ldr	r3, [pc, #216]	; (8000ff8 <main+0x130>)
  GPIO_InitStruct.Pin = B1_Pin;
 8000f1e:	01bf      	lsls	r7, r7, #6
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f20:	a903      	add	r1, sp, #12
 8000f22:	4836      	ldr	r0, [pc, #216]	; (8000ffc <main+0x134>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f24:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 8000f26:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f7ff fa35 	bl	8000398 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor_input_Pin */
  GPIO_InitStruct.Pin = Sensor_input_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Sensor_input_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = Sensor_input_Pin;
 8000f30:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f32:	2303      	movs	r3, #3
  HAL_GPIO_Init(Sensor_input_GPIO_Port, &GPIO_InitStruct);
 8000f34:	a903      	add	r1, sp, #12
 8000f36:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = Sensor_input_Pin;
 8000f38:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f3a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Sensor_input_GPIO_Port, &GPIO_InitStruct);
 8000f3e:	f7ff fa2b 	bl	8000398 <HAL_GPIO_Init>
  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f42:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f44:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f46:	a903      	add	r1, sp, #12
 8000f48:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f4a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f52:	f7ff fa21 	bl	8000398 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000f56:	0022      	movs	r2, r4
 8000f58:	0021      	movs	r1, r4
 8000f5a:	2007      	movs	r0, #7
 8000f5c:	f7ff f9b4 	bl	80002c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000f60:	2007      	movs	r0, #7
 8000f62:	f7ff f9e1 	bl	8000328 <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 8000f66:	4826      	ldr	r0, [pc, #152]	; (8001000 <main+0x138>)
 8000f68:	4b26      	ldr	r3, [pc, #152]	; (8001004 <main+0x13c>)
  huart1.Init.BaudRate = 9600;
 8000f6a:	2696      	movs	r6, #150	; 0x96
  huart1.Instance = USART1;
 8000f6c:	6003      	str	r3, [r0, #0]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000f6e:	2330      	movs	r3, #48	; 0x30
 8000f70:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000f72:	2380      	movs	r3, #128	; 0x80
  huart1.Init.BaudRate = 9600;
 8000f74:	01b6      	lsls	r6, r6, #6
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f76:	350b      	adds	r5, #11
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000f78:	015b      	lsls	r3, r3, #5
  huart1.Init.BaudRate = 9600;
 8000f7a:	6046      	str	r6, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f7c:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f7e:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f80:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f82:	6145      	str	r5, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f84:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f86:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f88:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000f8a:	6383      	str	r3, [r0, #56]	; 0x38
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000f8c:	63c7      	str	r7, [r0, #60]	; 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f8e:	f7ff fe93 	bl	8000cb8 <HAL_UART_Init>
 8000f92:	42a0      	cmp	r0, r4
 8000f94:	d000      	beq.n	8000f98 <main+0xd0>
 8000f96:	e7fe      	b.n	8000f96 <main+0xce>
  huart2.Instance = USART2;
 8000f98:	4c1b      	ldr	r4, [pc, #108]	; (8001008 <main+0x140>)
 8000f9a:	4b1c      	ldr	r3, [pc, #112]	; (800100c <main+0x144>)
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f9c:	60e0      	str	r0, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f9e:	6120      	str	r0, [r4, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fa0:	61a0      	str	r0, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fa2:	61e0      	str	r0, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fa4:	6220      	str	r0, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fa6:	6260      	str	r0, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fa8:	0020      	movs	r0, r4
  huart2.Instance = USART2;
 8000faa:	6023      	str	r3, [r4, #0]
  huart2.Init.BaudRate = 9600;
 8000fac:	6066      	str	r6, [r4, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fae:	6165      	str	r5, [r4, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fb0:	f7ff fe82 	bl	8000cb8 <HAL_UART_Init>
 8000fb4:	2800      	cmp	r0, #0
 8000fb6:	d11c      	bne.n	8000ff2 <main+0x12a>
      LED_blink();
 8000fb8:	2590      	movs	r5, #144	; 0x90
 8000fba:	05ed      	lsls	r5, r5, #23
 8000fbc:	2120      	movs	r1, #32
 8000fbe:	0028      	movs	r0, r5
 8000fc0:	f7ff faa6 	bl	8000510 <HAL_GPIO_TogglePin>
 8000fc4:	20c8      	movs	r0, #200	; 0xc8
 8000fc6:	f7ff f96f 	bl	80002a8 <HAL_Delay>
 8000fca:	2120      	movs	r1, #32
 8000fcc:	0028      	movs	r0, r5
 8000fce:	f7ff fa9f 	bl	8000510 <HAL_GPIO_TogglePin>
      Wait(1500);
 8000fd2:	480f      	ldr	r0, [pc, #60]	; (8001010 <main+0x148>)
 8000fd4:	f7ff f968 	bl	80002a8 <HAL_Delay>
      Console_write(".");
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <main+0x14c>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	490e      	ldr	r1, [pc, #56]	; (8001018 <main+0x150>)
 8000fde:	0020      	movs	r0, r4
 8000fe0:	f7ff fed8 	bl	8000d94 <HAL_UART_Transmit>
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <main+0x14c>)
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	490c      	ldr	r1, [pc, #48]	; (800101c <main+0x154>)
 8000fea:	0020      	movs	r0, r4
 8000fec:	f7ff fed2 	bl	8000d94 <HAL_UART_Transmit>
 8000ff0:	e7e4      	b.n	8000fbc <main+0xf4>
 8000ff2:	e7fe      	b.n	8000ff2 <main+0x12a>
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	10110000 	.word	0x10110000
 8000ffc:	48000800 	.word	0x48000800
 8001000:	20000024 	.word	0x20000024
 8001004:	40013800 	.word	0x40013800
 8001008:	20000094 	.word	0x20000094
 800100c:	40004400 	.word	0x40004400
 8001010:	000005dc 	.word	0x000005dc
 8001014:	0000ffff 	.word	0x0000ffff
 8001018:	08001240 	.word	0x08001240
 800101c:	08001242 	.word	0x08001242

08001020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001022:	2001      	movs	r0, #1
 8001024:	4b11      	ldr	r3, [pc, #68]	; (800106c <HAL_MspInit+0x4c>)
 8001026:	6999      	ldr	r1, [r3, #24]
 8001028:	4301      	orrs	r1, r0
 800102a:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001030:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001032:	4002      	ands	r2, r0
 8001034:	9200      	str	r2, [sp, #0]
 8001036:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001038:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800103a:	3806      	subs	r0, #6
  __HAL_RCC_PWR_CLK_ENABLE();
 800103c:	430a      	orrs	r2, r1
 800103e:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001040:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	400b      	ands	r3, r1
 8001046:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001048:	0011      	movs	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 800104a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800104c:	f7ff f93c 	bl	80002c8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001050:	2200      	movs	r2, #0
 8001052:	2002      	movs	r0, #2
 8001054:	0011      	movs	r1, r2
 8001056:	4240      	negs	r0, r0
 8001058:	f7ff f936 	bl	80002c8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800105c:	2200      	movs	r2, #0
 800105e:	2001      	movs	r0, #1
 8001060:	0011      	movs	r1, r2
 8001062:	4240      	negs	r0, r0
 8001064:	f7ff f930 	bl	80002c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001068:	bd07      	pop	{r0, r1, r2, pc}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	40021000 	.word	0x40021000

08001070 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001070:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001072:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <HAL_UART_MspInit+0x40>)
 8001074:	6802      	ldr	r2, [r0, #0]
 8001076:	429a      	cmp	r2, r3
 8001078:	d117      	bne.n	80010aa <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800107a:	2080      	movs	r0, #128	; 0x80
 800107c:	4a0d      	ldr	r2, [pc, #52]	; (80010b4 <HAL_UART_MspInit+0x44>)
 800107e:	0280      	lsls	r0, r0, #10
 8001080:	69d1      	ldr	r1, [r2, #28]
 8001082:	4301      	orrs	r1, r0
 8001084:	61d1      	str	r1, [r2, #28]
 8001086:	69d3      	ldr	r3, [r2, #28]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 800108a:	4003      	ands	r3, r0
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001090:	230c      	movs	r3, #12
 8001092:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001094:	3b0a      	subs	r3, #10
 8001096:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001098:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109c:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80010a2:	3301      	adds	r3, #1
 80010a4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a6:	f7ff f977 	bl	8000398 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010aa:	b007      	add	sp, #28
 80010ac:	bd00      	pop	{pc}
 80010ae:	46c0      	nop			; (mov r8, r8)
 80010b0:	40004400 	.word	0x40004400
 80010b4:	40021000 	.word	0x40021000

080010b8 <NMI_Handler>:
 80010b8:	4770      	bx	lr

080010ba <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80010ba:	e7fe      	b.n	80010ba <HardFault_Handler>

080010bc <SVC_Handler>:
 80010bc:	4770      	bx	lr

080010be <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010be:	4770      	bx	lr

080010c0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80010c0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010c2:	f7ff f8e3 	bl	800028c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80010c6:	f7ff f962 	bl	800038e <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ca:	bd10      	pop	{r4, pc}

080010cc <EXTI4_15_IRQHandler>:
* @brief This function handles EXTI line 4 to 15 interrupts.
*/
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 80010cc:	2180      	movs	r1, #128	; 0x80
{
 80010ce:	b510      	push	{r4, lr}
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 80010d0:	0189      	lsls	r1, r1, #6
 80010d2:	4807      	ldr	r0, [pc, #28]	; (80010f0 <EXTI4_15_IRQHandler+0x24>)
 80010d4:	f7ff fa10 	bl	80004f8 <HAL_GPIO_ReadPin>
 80010d8:	2800      	cmp	r0, #0
 80010da:	d004      	beq.n	80010e6 <EXTI4_15_IRQHandler+0x1a>
	// Sem pis kod pro modre tlacitko. Cerne je RESET
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80010dc:	2090      	movs	r0, #144	; 0x90
 80010de:	2120      	movs	r1, #32
 80010e0:	05c0      	lsls	r0, r0, #23
 80010e2:	f7ff fa15 	bl	8000510 <HAL_GPIO_TogglePin>
  }

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80010e6:	2080      	movs	r0, #128	; 0x80
 80010e8:	0180      	lsls	r0, r0, #6
 80010ea:	f7ff fa17 	bl	800051c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80010ee:	bd10      	pop	{r4, pc}
 80010f0:	48000800 	.word	0x48000800

080010f4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80010f4:	2101      	movs	r1, #1
 80010f6:	4b11      	ldr	r3, [pc, #68]	; (800113c <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80010f8:	4811      	ldr	r0, [pc, #68]	; (8001140 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	430a      	orrs	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001100:	685a      	ldr	r2, [r3, #4]
 8001102:	4002      	ands	r2, r0
 8001104:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	480e      	ldr	r0, [pc, #56]	; (8001144 <SystemInit+0x50>)
 800110a:	4002      	ands	r2, r0
 800110c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	480d      	ldr	r0, [pc, #52]	; (8001148 <SystemInit+0x54>)
 8001112:	4002      	ands	r2, r0
 8001114:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	480c      	ldr	r0, [pc, #48]	; (800114c <SystemInit+0x58>)
 800111a:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800111c:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800111e:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001122:	4382      	bics	r2, r0
 8001124:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8001126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001128:	4809      	ldr	r0, [pc, #36]	; (8001150 <SystemInit+0x5c>)
 800112a:	4002      	ands	r2, r0
 800112c:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800112e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001130:	438a      	bics	r2, r1
 8001132:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]

}
 8001138:	4770      	bx	lr
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	40021000 	.word	0x40021000
 8001140:	08ffb80c 	.word	0x08ffb80c
 8001144:	fef6ffff 	.word	0xfef6ffff
 8001148:	fffbffff 	.word	0xfffbffff
 800114c:	ffc0ffff 	.word	0xffc0ffff
 8001150:	fffffeec 	.word	0xfffffeec

08001154 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001154:	480d      	ldr	r0, [pc, #52]	; (800118c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001156:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001158:	480d      	ldr	r0, [pc, #52]	; (8001190 <LoopForever+0x6>)
  ldr r1, =_edata
 800115a:	490e      	ldr	r1, [pc, #56]	; (8001194 <LoopForever+0xa>)
  ldr r2, =_sidata
 800115c:	4a0e      	ldr	r2, [pc, #56]	; (8001198 <LoopForever+0xe>)
  movs r3, #0
 800115e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001160:	e002      	b.n	8001168 <LoopCopyDataInit>

08001162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001166:	3304      	adds	r3, #4

08001168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800116a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800116c:	d3f9      	bcc.n	8001162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116e:	4a0b      	ldr	r2, [pc, #44]	; (800119c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001170:	4c0b      	ldr	r4, [pc, #44]	; (80011a0 <LoopForever+0x16>)
  movs r3, #0
 8001172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001174:	e001      	b.n	800117a <LoopFillZerobss>

08001176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001178:	3204      	adds	r2, #4

0800117a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800117a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800117c:	d3fb      	bcc.n	8001176 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800117e:	f7ff ffb9 	bl	80010f4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001182:	f000 f811 	bl	80011a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001186:	f7ff fe9f 	bl	8000ec8 <main>

0800118a <LoopForever>:

LoopForever:
    b LoopForever
 800118a:	e7fe      	b.n	800118a <LoopForever>
  ldr   r0, =_estack
 800118c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001194:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001198:	08001268 	.word	0x08001268
  ldr r2, =_sbss
 800119c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80011a0:	20000104 	.word	0x20000104

080011a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011a4:	e7fe      	b.n	80011a4 <ADC1_IRQHandler>
	...

080011a8 <__libc_init_array>:
 80011a8:	b570      	push	{r4, r5, r6, lr}
 80011aa:	2600      	movs	r6, #0
 80011ac:	4d0c      	ldr	r5, [pc, #48]	; (80011e0 <__libc_init_array+0x38>)
 80011ae:	4c0d      	ldr	r4, [pc, #52]	; (80011e4 <__libc_init_array+0x3c>)
 80011b0:	1b64      	subs	r4, r4, r5
 80011b2:	10a4      	asrs	r4, r4, #2
 80011b4:	42a6      	cmp	r6, r4
 80011b6:	d109      	bne.n	80011cc <__libc_init_array+0x24>
 80011b8:	2600      	movs	r6, #0
 80011ba:	f000 f823 	bl	8001204 <_init>
 80011be:	4d0a      	ldr	r5, [pc, #40]	; (80011e8 <__libc_init_array+0x40>)
 80011c0:	4c0a      	ldr	r4, [pc, #40]	; (80011ec <__libc_init_array+0x44>)
 80011c2:	1b64      	subs	r4, r4, r5
 80011c4:	10a4      	asrs	r4, r4, #2
 80011c6:	42a6      	cmp	r6, r4
 80011c8:	d105      	bne.n	80011d6 <__libc_init_array+0x2e>
 80011ca:	bd70      	pop	{r4, r5, r6, pc}
 80011cc:	00b3      	lsls	r3, r6, #2
 80011ce:	58eb      	ldr	r3, [r5, r3]
 80011d0:	4798      	blx	r3
 80011d2:	3601      	adds	r6, #1
 80011d4:	e7ee      	b.n	80011b4 <__libc_init_array+0xc>
 80011d6:	00b3      	lsls	r3, r6, #2
 80011d8:	58eb      	ldr	r3, [r5, r3]
 80011da:	4798      	blx	r3
 80011dc:	3601      	adds	r6, #1
 80011de:	e7f2      	b.n	80011c6 <__libc_init_array+0x1e>
 80011e0:	08001260 	.word	0x08001260
 80011e4:	08001260 	.word	0x08001260
 80011e8:	08001260 	.word	0x08001260
 80011ec:	08001264 	.word	0x08001264

080011f0 <memcpy>:
 80011f0:	2300      	movs	r3, #0
 80011f2:	b510      	push	{r4, lr}
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d100      	bne.n	80011fa <memcpy+0xa>
 80011f8:	bd10      	pop	{r4, pc}
 80011fa:	5ccc      	ldrb	r4, [r1, r3]
 80011fc:	54c4      	strb	r4, [r0, r3]
 80011fe:	3301      	adds	r3, #1
 8001200:	e7f8      	b.n	80011f4 <memcpy+0x4>
	...

08001204 <_init>:
 8001204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800120a:	bc08      	pop	{r3}
 800120c:	469e      	mov	lr, r3
 800120e:	4770      	bx	lr

08001210 <_fini>:
 8001210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001212:	46c0      	nop			; (mov r8, r8)
 8001214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001216:	bc08      	pop	{r3}
 8001218:	469e      	mov	lr, r3
 800121a:	4770      	bx	lr
