var fpga_8h =
[
    [ "Fpga_Deref", "d0/d7e/fpga_8h.html#a5dfeee2417aa80f18e16f0c4622df54b", null ],
    [ "Fpga_IsComplement", "d0/d7e/fpga_8h.html#a83a14d43e8e5bb8a2b75ce28c8873f75", null ],
    [ "FPGA_MAX_LUTSIZE", "d0/d7e/fpga_8h.html#a258232078c447e7c65d103154586fdb8", null ],
    [ "Fpga_Not", "d0/d7e/fpga_8h.html#a8940e790f1d35293ddcac6af6203862f", null ],
    [ "Fpga_NotCond", "d0/d7e/fpga_8h.html#a458220b85f63d8fa70e54c37f1eabdb2", null ],
    [ "Fpga_RecursiveDeref", "d0/d7e/fpga_8h.html#aab6fb212b5a894f1b9c677680861090f", null ],
    [ "Fpga_Ref", "d0/d7e/fpga_8h.html#aa5dccd55e4d924c307a8f93978497542", null ],
    [ "Fpga_Regular", "d0/d7e/fpga_8h.html#aea1137969ee3c1ef34b77dfc86fda2f9", null ],
    [ "Fpga_Cut_t", "d0/d7e/fpga_8h.html#a663df094481e4f7b37cca6d3b6c42ff5", null ],
    [ "Fpga_LutLib_t", "d0/d7e/fpga_8h.html#a64f01cb9e87db3594197ae5637aa9661", null ],
    [ "Fpga_Man_t", "d0/d7e/fpga_8h.html#a4461e123374eba2754fc4e5f2adb47ae", null ],
    [ "Fpga_Node_t", "d0/d7e/fpga_8h.html#a1e20fad63cb84ec03d99f7f23f87d169", null ],
    [ "Fpga_NodeVec_t", "d0/d7e/fpga_8h.html#a3f90b71e0987e1a6fb2fc107f3969c29", null ],
    [ "Fpga_CollectNodeTfo", "d0/d7e/fpga_8h.html#a252b27a5d834a8787a4a01ed016446aa", null ],
    [ "Fpga_CutCreateFromNode", "d0/d7e/fpga_8h.html#a249d93142b2bbd0b544c4f8132fd0672", null ],
    [ "Fpga_CutReadLeaves", "d0/d7e/fpga_8h.html#a04712b7d940c670f856ffe8c9fee910c", null ],
    [ "Fpga_CutReadLeavesNum", "d0/d7e/fpga_8h.html#a45ffe71c012ca571cf2dff0967de848a", null ],
    [ "Fpga_CutsCleanRoot", "d0/d7e/fpga_8h.html#af39a09e0a4afff95ba366aee0e41d525", null ],
    [ "Fpga_CutsCleanSign", "d0/d7e/fpga_8h.html#aae00ccf6157aca7fb3c26b9a4bb10673", null ],
    [ "Fpga_CutVolume", "d0/d7e/fpga_8h.html#a93f7f6965f1d209b44eae6df0c0b995f", null ],
    [ "Fpga_LibReadLutMax", "d0/d7e/fpga_8h.html#a4c4c5fbfb55e87293c4fa43d426ebb64", null ],
    [ "Fpga_LutLibDup", "d0/d7e/fpga_8h.html#a703127ce501f9a3bf5a527d5f12b3f68", null ],
    [ "Fpga_LutLibReadLutArea", "d0/d7e/fpga_8h.html#a6738fccba19015dd0793e36f07239088", null ],
    [ "Fpga_LutLibReadLutAreas", "d0/d7e/fpga_8h.html#acb1c6a00156e99995477476898acdab5", null ],
    [ "Fpga_LutLibReadLutDelay", "d0/d7e/fpga_8h.html#a52224b3b3540860d1152df7c6ec1446c", null ],
    [ "Fpga_LutLibReadLutDelays", "d0/d7e/fpga_8h.html#a7434d5f0b99caae99c2a6a988556c6f6", null ],
    [ "Fpga_LutLibReadVarMax", "d0/d7e/fpga_8h.html#af6b3cd0be9d86dfe33721afe0f7b9315", null ],
    [ "Fpga_ManCheckConsistency", "d0/d7e/fpga_8h.html#af5c9dea9b8077ca3bd32abd54f41f689", null ],
    [ "Fpga_ManCleanData0", "d0/d7e/fpga_8h.html#af346e03535a62ba4c99ce1e1c1e3574b", null ],
    [ "Fpga_ManCreate", "d0/d7e/fpga_8h.html#a48b86a78c550683fd9fe90dc1337b081", null ],
    [ "Fpga_ManFree", "d0/d7e/fpga_8h.html#a24873277d2a07153eeb8676b3bbc679d", null ],
    [ "Fpga_ManPrintTimeStats", "d0/d7e/fpga_8h.html#ad34b75be9b411230603393f3b05ecc09", null ],
    [ "Fpga_ManReadConst1", "d0/d7e/fpga_8h.html#ab363f5490fc1e7fb9e5e94fcf302c183", null ],
    [ "Fpga_ManReadFanoutViolations", "d0/d7e/fpga_8h.html#a7b6f1673bc549c395d7c90d0904cc4ff", null ],
    [ "Fpga_ManReadInputArrivals", "d0/d7e/fpga_8h.html#a7dbbbb73b8abe287e7eabee60d04ec4b", null ],
    [ "Fpga_ManReadInputNum", "d0/d7e/fpga_8h.html#a9ad4f8a7288ebbd939cd9f761617cd53", null ],
    [ "Fpga_ManReadInputs", "d0/d7e/fpga_8h.html#ab06af2690f26ea4567e8cb8ebd0149d7", null ],
    [ "Fpga_ManReadLutAreas", "d0/d7e/fpga_8h.html#ae64e93f2b75e4d881fabd1ad0402839b", null ],
    [ "Fpga_ManReadMapping", "d0/d7e/fpga_8h.html#a44348e5efcad70de3a1f5d59bccb8195", null ],
    [ "Fpga_ManReadOutputNum", "d0/d7e/fpga_8h.html#a489aa33ced3c0769b8117ce144334ac7", null ],
    [ "Fpga_ManReadOutputs", "d0/d7e/fpga_8h.html#ade5b775f0ec8e4c8d64762cbf004c868", null ],
    [ "Fpga_ManReadVarMax", "d0/d7e/fpga_8h.html#acd000b61d4c9dcd5366311d1be806ae6", null ],
    [ "Fpga_ManReadVerbose", "d0/d7e/fpga_8h.html#a97eac521a6da7d1985b5b8b8d461dd7b", null ],
    [ "Fpga_ManSetAreaLimit", "d0/d7e/fpga_8h.html#a25853d6bc2de409197dc708d6053a6bb", null ],
    [ "Fpga_ManSetAreaRecovery", "d0/d7e/fpga_8h.html#ab0fe458b4428be4861b045cb02b1224d", null ],
    [ "Fpga_ManSetChoiceNodeNum", "d0/d7e/fpga_8h.html#a8d288c1c0fbe42606728b8e6ecbf748c", null ],
    [ "Fpga_ManSetChoiceNum", "d0/d7e/fpga_8h.html#a90ad12eb018d083462154488f93c15a9", null ],
    [ "Fpga_ManSetDelayLimit", "d0/d7e/fpga_8h.html#a34202d2d7f8e61a3edc84202fc91576c", null ],
    [ "Fpga_ManSetDelayTarget", "d0/d7e/fpga_8h.html#a58ae3d35bb9d4b92ba072695e5874486", null ],
    [ "Fpga_ManSetFanoutViolations", "d0/d7e/fpga_8h.html#a7b661ee6875f6a478264cd2d195905c8", null ],
    [ "Fpga_ManSetInputArrivals", "d0/d7e/fpga_8h.html#a78ee0baed5f6d49ed7bdb52ef5b26a25", null ],
    [ "Fpga_ManSetLatchNum", "d0/d7e/fpga_8h.html#ad778690d1b216ef83a17557172f30ac3", null ],
    [ "Fpga_ManSetLatchPaths", "d0/d7e/fpga_8h.html#ac6eebcf5922406e588eba440b92bfd67", null ],
    [ "Fpga_ManSetName", "d0/d7e/fpga_8h.html#a53ade2b06e50cf828e08b19a3d670a8e", null ],
    [ "Fpga_ManSetNumIterations", "d0/d7e/fpga_8h.html#a242c84771cdd418a8fc590d5c6da850a", null ],
    [ "Fpga_ManSetObeyFanoutLimits", "d0/d7e/fpga_8h.html#a1e3c3f20a75ef44ec953e1efb395c64b", null ],
    [ "Fpga_ManSetOutputNames", "d0/d7e/fpga_8h.html#a879d95fa400c0225834065169e69e307", null ],
    [ "Fpga_ManSetSwitching", "d0/d7e/fpga_8h.html#a902382b9735f770108a8c759751bb698", null ],
    [ "Fpga_ManSetVerbose", "d0/d7e/fpga_8h.html#a5b609fd5d2d4f97df1fc08d631a2954e", null ],
    [ "Fpga_ManStats", "d0/d7e/fpga_8h.html#abc5c5ecc95de86c014670cff4b8af4db", null ],
    [ "Fpga_Mapping", "d0/d7e/fpga_8h.html#aa85fcbbf76a0f6608326df98efa6f57a", null ],
    [ "Fpga_MappingCreatePiCuts", "d0/d7e/fpga_8h.html#a7193692503cca6e15ff841ead7efaf6a", null ],
    [ "Fpga_MappingSetUsedCuts", "d0/d7e/fpga_8h.html#a611f8afcedf594af8ee79a07a34a1771", null ],
    [ "Fpga_NodeAnd", "d0/d7e/fpga_8h.html#a9d8c439f308e2d6ed597f3fc7c459ba7", null ],
    [ "Fpga_NodeComparePhase", "d0/d7e/fpga_8h.html#a5eeab22362bac80b05406971d1e8554c", null ],
    [ "Fpga_NodeCreate", "d0/d7e/fpga_8h.html#a0d02ab28d5d3a41bf9febe77d91276e8", null ],
    [ "Fpga_NodeExor", "d0/d7e/fpga_8h.html#a99352c71f890554bd6cea1bccb267bca", null ],
    [ "Fpga_NodeIsAnd", "d0/d7e/fpga_8h.html#abdf15b6f37acd2e83a27a64c1f6e1f89", null ],
    [ "Fpga_NodeIsConst", "d0/d7e/fpga_8h.html#a29577b02812af6e3ddebf40905068d50", null ],
    [ "Fpga_NodeIsVar", "d0/d7e/fpga_8h.html#ac9bd04218f1649185a5a5f328e2199c0", null ],
    [ "Fpga_NodeMux", "d0/d7e/fpga_8h.html#a4d88d699adb3396c875a0635a1273894", null ],
    [ "Fpga_NodeOr", "d0/d7e/fpga_8h.html#af04554aa8da748379e93666e0dea950d", null ],
    [ "Fpga_NodeReadCutBest", "d0/d7e/fpga_8h.html#a5f6390416dcd4ba332a3c894733898e6", null ],
    [ "Fpga_NodeReadCuts", "d0/d7e/fpga_8h.html#a6a1b8a9f0d19991a029149836b4ce70d", null ],
    [ "Fpga_NodeReadData0", "d0/d7e/fpga_8h.html#a1330d8e8a0ec801522057c9189132470", null ],
    [ "Fpga_NodeReadData1", "d0/d7e/fpga_8h.html#a1e8c691aed01a8657bd0163d20c2f7d6", null ],
    [ "Fpga_NodeReadLevel", "d0/d7e/fpga_8h.html#a9984820d5a393c791d0b76c36f044df4", null ],
    [ "Fpga_NodeReadNum", "d0/d7e/fpga_8h.html#aefce12e2c91bda6163ea3c2bca9846ea", null ],
    [ "Fpga_NodeReadOne", "d0/d7e/fpga_8h.html#ad449594db90d19a2592f4ded17302a41", null ],
    [ "Fpga_NodeReadRefs", "d0/d7e/fpga_8h.html#a705e46449921e03c46f9e349b4ac5988", null ],
    [ "Fpga_NodeReadTwo", "d0/d7e/fpga_8h.html#a86c8e59cbd304b3a6ff801feff2dce35", null ],
    [ "Fpga_NodeSetArrival", "d0/d7e/fpga_8h.html#a3a9a42163b3508edcaa67f7b49249ecf", null ],
    [ "Fpga_NodeSetChoice", "d0/d7e/fpga_8h.html#abf91860dcc72b9dbc2acfc5b19e826ad", null ],
    [ "Fpga_NodeSetData0", "d0/d7e/fpga_8h.html#ab4d13d941a3ff2e921c9637e0bdae7bc", null ],
    [ "Fpga_NodeSetData1", "d0/d7e/fpga_8h.html#a1087cd115ee22d0bb45568d069356947", null ],
    [ "Fpga_NodeSetLevel", "d0/d7e/fpga_8h.html#a42e9401959368c5d37dc7a235a55ba4c", null ],
    [ "Fpga_NodeSetNextE", "d0/d7e/fpga_8h.html#a862bf63313b1041a3ca63bbc243cb0ab", null ],
    [ "Fpga_NodeSetRepr", "d0/d7e/fpga_8h.html#a6a49538ea8a26049d59166688db1285b", null ],
    [ "Fpga_NodeSetSwitching", "d0/d7e/fpga_8h.html#ad33314f149d41a129bebf899dba4e08e", null ],
    [ "Fpga_SetSimpleLutLib", "d0/d7e/fpga_8h.html#ac8432abe8099523f77e7548ecb8f2389", null ],
    [ "Fpga_TruthsCutBdd", "d0/d7e/fpga_8h.html#ad060679fdf41d2faffa7f6f3847ee3f4", null ]
];