Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
****************************************
Report : qor
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************

  Timing Path Group 'ideal_clock1' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                    2.54
  Critical Path Slack:                    -2.59
  Total Negative Slack:                  -20.63
  No. of Violating Paths:                    13
  ---------------------------------------------

  Timing Path Group 'ideal_clock1' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                    0.89
  Critical Path Slack:                     0.43
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    6
  Hierarchical Port Count:                   18
  Leaf Cell Count:                          121
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:                  44.38
  Total cell area:                       258.46
  Design Area:                           302.85
  Area Cost:                            -302.85
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:              382
  Total DRC Cost:                          0.00
  ---------------------------------------------

1
