// Seed: 3627032790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  final begin : LABEL_0
    id_7 = 1'b0;
    id_8 = id_2;
  end
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input tri0 id_2,
    input supply0 id_3
);
  tri0 id_5, id_6;
  id_7(
      1 - -1, -1, -1'b0, 1'b0, id_0, -1'd0 == -1, id_5, id_3
  ); id_8(
      .id_0(-1)
  );
  wor id_9 = -1;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_9
  );
  always if (-1) id_0 = -1;
  nor primCall (id_0, id_9, id_11, id_3, id_10, id_7, id_2, id_5);
endmodule
