#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5645b11191d0 .scope module, "test_counter_4_bit" "test_counter_4_bit" 2 25;
 .timescale -9 -12;
v0x5645b112cc90_0 .var "clk", 0 0;
v0x5645b112cd80_0 .net "out", 3 0, v0x5645b112caa0_0;  1 drivers
v0x5645b112ce40_0 .var "rst", 0 0;
S_0x5645b1119350 .scope module, "uut" "counter_4_bit" 2 35, 3 21 0, S_0x5645b11191d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 4 "out"
v0x5645b112c900_0 .net "clk", 0 0, v0x5645b112cc90_0;  1 drivers
v0x5645b112c9d0_0 .net "clk_out", 0 0, v0x5645b112c6f0_0;  1 drivers
v0x5645b112caa0_0 .var "out", 3 0;
v0x5645b112cb70_0 .net "rst", 0 0, v0x5645b112ce40_0;  1 drivers
E_0x5645b1119a40/0 .event negedge, v0x5645b112cb70_0;
E_0x5645b1119a40/1 .event posedge, v0x5645b112c6f0_0;
E_0x5645b1119a40 .event/or E_0x5645b1119a40/0, E_0x5645b1119a40/1;
S_0x5645b10e2050 .scope module, "cd" "clock_divider" 3 26, 4 21 0, S_0x5645b1119350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x5645b10e2220 .param/l "DIVISOR" 0 4 25, C4<0000010011000100101101000000>;
v0x5645b10e22c0_0 .net "clk_in", 0 0, v0x5645b112cc90_0;  alias, 1 drivers
v0x5645b112c6f0_0 .var "clk_out", 0 0;
v0x5645b112c7b0_0 .var "counter", 27 0;
E_0x5645b111b580 .event posedge, v0x5645b10e22c0_0;
    .scope S_0x5645b10e2050;
T_0 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5645b112c7b0_0, 0, 28;
    %end;
    .thread T_0;
    .scope S_0x5645b10e2050;
T_1 ;
    %wait E_0x5645b111b580;
    %load/vec4 v0x5645b112c7b0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5645b112c7b0_0, 0;
    %pushi/vec4 4999999, 0, 32;
    %load/vec4 v0x5645b112c7b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x5645b112c7b0_0, 0;
T_1.0 ;
    %load/vec4 v0x5645b112c7b0_0;
    %pad/u 32;
    %cmpi/u 2500000, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x5645b112c6f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5645b1119350;
T_2 ;
    %wait E_0x5645b1119a40;
    %load/vec4 v0x5645b112cb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5645b112caa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5645b112caa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5645b112caa0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5645b11191d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b112cc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b112ce40_0, 0;
    %end;
    .thread T_3;
    .scope S_0x5645b11191d0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x5645b112cc90_0;
    %inv;
    %store/vec4 v0x5645b112cc90_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5645b11191d0;
T_5 ;
    %vpi_call 2 51 "$monitor", "%d", v0x5645b112cd80_0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b112ce40_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b112ce40_0, 0;
    %delay 3647256576, 69;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5645b112ce40_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5645b112ce40_0, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_counter_4_bit.v";
    "counter_4_bit.v";
    "clock_divider.v";
