$date
	Tue Sep 10 14:24:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module BtoG_tb $end
$var wire 1 ! G3 $end
$var wire 1 " G2 $end
$var wire 1 # G1 $end
$var wire 1 $ G0 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var integer 32 ) i [31:0] $end
$scope module uut $end
$var wire 1 % B0 $end
$var wire 1 & B1 $end
$var wire 1 ' B2 $end
$var wire 1 ( B3 $end
$var wire 1 $ G0 $end
$var wire 1 # G1 $end
$var wire 1 " G2 $end
$var wire 1 ! G3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1$
1%
b1 )
#10
1#
1&
0%
b10 )
#15
0$
1%
b11 )
#20
1"
1'
0&
0%
b100 )
#25
1$
1%
b101 )
#30
0#
1&
0%
b110 )
#35
0$
1%
b111 )
#40
1!
1(
0'
0&
0%
b1000 )
#45
1$
1%
b1001 )
#50
1#
1&
0%
b1010 )
#55
0$
1%
b1011 )
#60
0"
1'
0&
0%
b1100 )
#65
1$
1%
b1101 )
#70
0#
1&
0%
b1110 )
#75
0$
1%
b1111 )
#80
b10000 )
