// Â© 2021 Qualcomm Innovation Center, Inc. All rights reserved.
//
// SPDX-License-Identifier: BSD-3-Clause

define vcpu_configure hypercall {
	call_num	0x34;
	cap_id		input type cap_id_t;
	vcpu_options	input bitfield vcpu_option_flags;
	res0		input uregister;
	error		output enumeration error;
};

define vcpu_register_write hypercall {
	call_num	0x64;
	vcpu		input type cap_id_t;
	register_set	input enumeration vcpu_register_set;
	register_index	input type index_t;
	value		input uregister;
	res0		input uregister;
	error		output enumeration error;
};

define vcpu_set_affinity hypercall {
	call_num	0x3d;
	cap_id		input type cap_id_t;
	affinity	input type cpu_index_t;
	res1		input uregister;
	error		output enumeration error;
};

define vcpu_poweron hypercall {
	call_num	0x38;
	cap_id		input type cap_id_t;
	entry_point	input uregister;
	context		input uregister;
	flags		input bitfield vcpu_poweron_flags;
	error		output enumeration error;
};

define vcpu_poweroff hypercall {
	call_num	0x39;
	cap_id		input type cap_id_t;
	flags		input bitfield vcpu_poweroff_flags;
	error		output enumeration error;
};

define vcpu_kill hypercall {
	call_num	0x3a;
	cap_id		input type cap_id_t;
	res0		input uregister;
	error		output enumeration error;
};

define vcpu_set_priority hypercall {
	call_num	0x46;
	cap_id		input type cap_id_t;
	priority	input type priority_t;
	error		output enumeration error;
};

define vcpu_set_timeslice hypercall {
	call_num	0x47;
	cap_id		input type cap_id_t;
	timeslice	input type nanoseconds_t;
	error		output enumeration error;
};

define vcpu_bind_virq hypercall {
	call_num	0x5c;
	vcpu		input type cap_id_t;
	vic		input type cap_id_t;
	virq		input type virq_t;
	virq_type	input enumeration vcpu_virq_type;
	res0		input uregister;
	error		output enumeration error;
};

define vcpu_unbind_virq hypercall {
	call_num	0x5d;
	vcpu		input type cap_id_t;
	virq_type	input enumeration vcpu_virq_type;
	res0		input uregister;
	error		output enumeration error;
};
