{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540636242134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540636242140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:30:41 2018 " "Processing started: Sat Oct 27 18:30:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540636242140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540636242140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off run_led -c run_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off run_led -c run_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540636242140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1540636242460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "source/top_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540636253080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540636253080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led3_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/led3_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led3_module " "Found entity 1: led3_module" {  } { { "source/led3_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led3_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540636253082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540636253082 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "led3_module led2_module.v(1) " "Verilog HDL error at led2_module.v(1): module \"led3_module\" cannot be declared more than once" {  } { { "source/led2_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led2_module.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1540636253134 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "led3_module led3_module.v(1) " "HDL info at led3_module.v(1): see declaration for object \"led3_module\"" {  } { { "source/led3_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led3_module.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540636253135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led2_module.v 0 0 " "Found 0 design units, including 0 entities, in source file source/led2_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540636253135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led1_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/led1_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led1_module " "Found entity 1: led1_module" {  } { { "source/led1_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led1_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540636253137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540636253137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led0_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/led0_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led0_module " "Found entity 1: led0_module" {  } { { "source/led0_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led0_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540636253139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540636253139 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540636253202 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 27 18:30:53 2018 " "Processing ended: Sat Oct 27 18:30:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540636253202 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540636253202 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540636253202 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540636253202 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540636253867 ""}
