

================================================================
== Vitis HLS Report for 'stencil3d'
================================================================
* Date:           Sat Apr  5 07:23:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    52821|    52821|  0.264 ms|  0.264 ms|  52822|  52822|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61  |stencil3d_Pipeline_height_bound_col_height_bound_row  |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69     |stencil3d_Pipeline_col_bound_height_col_bound_row     |      482|      482|  2.410 us|  2.410 us|    482|    482|       no|
        |grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77     |stencil3d_Pipeline_row_bound_height_row_bound_col     |      902|      902|  4.510 us|  4.510 us|    902|    902|       no|
        |grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85      |stencil3d_Pipeline_loop_height_loop_col_loop_row      |    50404|    50404|  0.252 ms|  0.252 ms|  50404|  50404|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      496|     1475|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      313|    -|
|Register             |        -|     -|       76|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      572|     1788|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69     |stencil3d_Pipeline_col_bound_height_col_bound_row     |        0|   0|   46|  180|    0|
    |grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61  |stencil3d_Pipeline_height_bound_col_height_bound_row  |        0|   0|   87|  241|    0|
    |grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85      |stencil3d_Pipeline_loop_height_loop_col_loop_row      |        0|   6|  320|  895|    0|
    |grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77     |stencil3d_Pipeline_row_bound_height_row_bound_col     |        0|   0|   43|  159|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                      |        0|   6|  496| 1475|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  49|          9|    1|          9|
    |orig_address0  |  26|          5|   14|         70|
    |orig_address1  |  26|          5|   14|         70|
    |orig_ce0       |  26|          5|    1|          5|
    |orig_ce1       |  26|          5|    1|          5|
    |sol_address0   |  26|          5|   14|         70|
    |sol_address1   |  14|          3|   14|         42|
    |sol_ce0        |  26|          5|    1|          5|
    |sol_ce1        |  14|          3|    1|          3|
    |sol_d0         |  26|          5|   32|        160|
    |sol_d1         |  14|          3|   32|         96|
    |sol_we0        |  26|          5|    1|          5|
    |sol_we1        |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 313|         61|  127|        543|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |C_load_1_reg_112                                                             |  32|   0|   32|          0|
    |C_load_reg_107                                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                                    |   8|   0|    8|          0|
    |grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg     |   1|   0|    1|          0|
    |grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg  |   1|   0|    1|          0|
    |grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg      |   1|   0|    1|          0|
    |grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg     |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  76|   0|   76|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|C_address0     |  out|    1|   ap_memory|             C|         array|
|C_ce0          |  out|    1|   ap_memory|             C|         array|
|C_q0           |   in|   32|   ap_memory|             C|         array|
|C_address1     |  out|    1|   ap_memory|             C|         array|
|C_ce1          |  out|    1|   ap_memory|             C|         array|
|C_q1           |   in|   32|   ap_memory|             C|         array|
|orig_address0  |  out|   14|   ap_memory|          orig|         array|
|orig_ce0       |  out|    1|   ap_memory|          orig|         array|
|orig_q0        |   in|   32|   ap_memory|          orig|         array|
|orig_address1  |  out|   14|   ap_memory|          orig|         array|
|orig_ce1       |  out|    1|   ap_memory|          orig|         array|
|orig_q1        |   in|   32|   ap_memory|          orig|         array|
|sol_address0   |  out|   14|   ap_memory|           sol|         array|
|sol_ce0        |  out|    1|   ap_memory|           sol|         array|
|sol_we0        |  out|    1|   ap_memory|           sol|         array|
|sol_d0         |  out|   32|   ap_memory|           sol|         array|
|sol_address1   |  out|   14|   ap_memory|           sol|         array|
|sol_ce1        |  out|    1|   ap_memory|           sol|         array|
|sol_we1        |  out|    1|   ap_memory|           sol|         array|
|sol_d1         |  out|   32|   ap_memory|           sol|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_height_bound_col_height_bound_row, i32 %orig, i32 %sol"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_height_bound_col_height_bound_row, i32 %orig, i32 %sol"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_col_bound_height_col_bound_row, i32 %orig, i32 %sol"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_col_bound_height_col_bound_row, i32 %orig, i32 %sol"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_row_bound_height_row_bound_col, i32 %orig, i32 %sol"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_row_bound_height_row_bound_col, i32 %orig, i32 %sol"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [2/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 16 'load' 'C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [2/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 18 'load' 'C_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 19 [1/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 19 'load' 'C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 20 [1/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 20 'load' 'C_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_loop_height_loop_col_loop_row, i32 %orig, i32 %C_load, i32 %C_load_1, i32 %sol"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [stencil.c:10]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @stencil3d_Pipeline_loop_height_loop_col_loop_row, i32 %orig, i32 %C_load, i32 %C_load_1, i32 %sol"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [stencil.c:52]   --->   Operation 30 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0           (call         ) [ 000000000]
call_ln0           (call         ) [ 000000000]
call_ln0           (call         ) [ 000000000]
C_addr             (getelementptr) [ 000000010]
C_addr_1           (getelementptr) [ 000000010]
C_load             (load         ) [ 000000001]
C_load_1           (load         ) [ 000000001]
spectopmodule_ln10 (spectopmodule) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
call_ln0           (call         ) [ 000000000]
ret_ln52           (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_height_bound_col_height_bound_row"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_col_bound_height_col_bound_row"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_row_bound_height_row_bound_col"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil3d_Pipeline_loop_height_loop_col_loop_row"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="C_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/6 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="0" slack="0"/>
<pin id="47" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="48" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="49" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="32" slack="0"/>
<pin id="50" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/6 C_load_1/6 "/>
</bind>
</comp>

<comp id="52" class="1004" name="C_addr_1_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="0" index="3" bw="32" slack="0"/>
<pin id="90" dir="0" index="4" bw="32" slack="0"/>
<pin id="91" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="97" class="1005" name="C_addr_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="102" class="1005" name="C_addr_1_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="C_load_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="112" class="1005" name="C_load_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="51"><net_src comp="34" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="60"><net_src comp="52" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="42" pin="7"/><net_sink comp="85" pin=2"/></net>

<net id="95"><net_src comp="42" pin="3"/><net_sink comp="85" pin=3"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="85" pin=4"/></net>

<net id="100"><net_src comp="34" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="105"><net_src comp="52" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="110"><net_src comp="42" pin="7"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="115"><net_src comp="42" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="85" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol | {1 2 3 4 5 6 7 8 }
 - Input state : 
	Port: stencil3d : C | {6 7 }
	Port: stencil3d : orig | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		C_load : 1
		C_load_1 : 1
	State 7
		call_ln0 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61 |    0    |  1.548  |   215   |   142   |
|   call   |   grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69  |    0    |  0.774  |   175   |   109   |
|          |   grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77  |    0    |  0.774  |   176   |    89   |
|          |   grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85   |    6    | 1.87657 |   511   |   785   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    6    | 4.97257 |   1077  |   1125  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|C_addr_1_reg_102|    1   |
|  C_addr_reg_97 |    1   |
|C_load_1_reg_112|   32   |
| C_load_reg_107 |   32   |
+----------------+--------+
|      Total     |   66   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_access_fu_42                      |  p0  |   2  |   1  |    2   ||    9    |
|                      grp_access_fu_42                      |  p2  |   2  |   0  |    0   ||    9    |
| grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85 |  p2  |   2  |  32  |   64   ||    9    |
| grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85 |  p3  |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   130  ||  1.548  ||    36   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    4   |  1077  |  1125  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    6   |  1143  |  1161  |
+-----------+--------+--------+--------+--------+
