

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Feb 21 04:31:16 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        gcn_fpga_hls
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.45|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |      ?|      ?|         ?|          -|          -|    85|    no    |
        | + memset_node_out_bram    |    543|    543|        17|          -|          -|    32|    no    |
        |  ++ memset_node_out_bram  |     15|     15|         1|          -|          -|    16|    no    |
        | + Loop 1.2                |      ?|      ?|         ?|          -|          -|    85|    no    |
        |  ++ Loop 1.2.1            |  45920|  45920|      1435|          -|          -|    32|    no    |
        |   +++ Loop 1.2.1.1        |   1433|   1433|         1|          -|          -|  1433|    no    |
        |  ++ Loop 1.2.2            |      ?|      ?|        10|          -|          -|     ?|    no    |
        | + Loop 1.3                |   1088|   1088|        34|          -|          -|    32|    no    |
        |  ++ Loop 1.3.1            |     32|     32|         2|          -|          -|    16|    no    |
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     161|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     296|     239|
|Memory           |      129|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     180|
|Register         |        -|      -|     343|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      129|      2|     639|     580|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       14|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  296|  239|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  296|  239|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |node_in_bram_U   |top_node_in_bram   |      128|  0|   0|  45856|   32|     1|      1467392|
    |node_out_bram_U  |top_node_out_bram  |        1|  0|   0|    512|   32|     1|        16384|
    +-----------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |Total            |                   |      129|  0|   0|  46368|   64|     2|      1483776|
    +-----------------+-------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_571_p2        |     +    |      0|  0|   5|           5|           1|
    |col_2_fu_475_p2        |     +    |      0|  0|  11|          11|           1|
    |dst_1_fu_396_p2        |     +    |      0|  0|   7|           7|           1|
    |i_1_fu_511_p2          |     +    |      0|  0|  32|          32|           1|
    |indvarinc1_fu_408_p2   |     +    |      0|  0|   4|           4|           1|
    |indvarinc_fu_402_p2    |     +    |      0|  0|   5|           5|           1|
    |next_mul_fu_451_p2     |     +    |      0|  0|  16|          16|          11|
    |row_1_fu_547_p2        |     +    |      0|  0|   6|           6|           1|
    |row_2_fu_463_p2        |     +    |      0|  0|   6|           6|           1|
    |src_1_fu_445_p2        |     +    |      0|  0|   7|           7|           1|
    |tmp_13_fu_485_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_6_fu_581_p2        |     +    |      0|  0|  11|          11|          11|
    |edge_strm_V_c0_status  |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_390_p2    |   icmp   |      0|  0|   3|           7|           7|
    |exitcond2_fu_439_p2    |   icmp   |      0|  0|   3|           7|           7|
    |exitcond3_fu_541_p2    |   icmp   |      0|  0|   3|           6|           7|
    |exitcond4_fu_457_p2    |   icmp   |      0|  0|   3|           6|           7|
    |exitcond5_fu_469_p2    |   icmp   |      0|  0|   4|          11|          11|
    |exitcond6_fu_506_p2    |   icmp   |      0|  0|  11|          32|          32|
    |exitcond_fu_565_p2     |   icmp   |      0|  0|   3|           5|           6|
    |tmp_2_fu_427_p2        |   icmp   |      0|  0|   2|           4|           2|
    |tmp_3_fu_433_p2        |   icmp   |      0|  0|   2|           5|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 161|         210|         129|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  18|         22|    1|         22|
    |col2_reg_375             |   5|          2|    5|         10|
    |col_reg_342              |  11|          2|   11|         22|
    |dst_reg_274              |   7|          2|    7|         14|
    |edge_strm_V_c_blk_n      |   1|          2|    1|          2|
    |edge_strm_V_dst_V_blk_n  |   1|          2|    1|          2|
    |edge_strm_V_src_V_blk_n  |   1|          2|    1|          2|
    |i_reg_353                |  32|          2|   32|         64|
    |invdar1_reg_297          |   4|          2|    4|          8|
    |invdar_reg_285           |   5|          2|    5|         10|
    |metadata_strm_V_blk_n    |   1|          2|    1|          2|
    |node_in_bram_address0    |  16|          3|   16|         48|
    |node_in_strm_V_blk_n     |   1|          2|    1|          2|
    |node_out_bram_address0   |   9|          4|    9|         36|
    |node_out_bram_d0         |  32|          3|   32|         96|
    |node_out_strm_V_blk_n    |   1|          2|    1|          2|
    |phi_mul_reg_330          |  16|          2|   16|         32|
    |row1_reg_364             |   6|          2|    6|         12|
    |row_reg_319              |   6|          2|    6|         12|
    |src_reg_308              |   7|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 180|         64|  163|        412|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  21|   0|   21|          0|
    |col2_reg_375               |   5|   0|    5|          0|
    |col_1_reg_698              |   5|   0|    5|          0|
    |col_reg_342                |  11|   0|   11|          0|
    |dst_1_reg_599              |   7|   0|    7|          0|
    |dst_reg_274                |   7|   0|    7|          0|
    |i_1_reg_662                |  32|   0|   32|          0|
    |i_reg_353                  |  32|   0|   32|          0|
    |indvarinc_reg_604          |   5|   0|    5|          0|
    |invdar1_reg_297            |   4|   0|    4|          0|
    |invdar_reg_285             |   5|   0|    5|          0|
    |next_mul_reg_628           |  16|   0|   16|          0|
    |node_in_bram_load_reg_649  |  32|   0|   32|          0|
    |phi_mul_reg_330            |  16|   0|   16|          0|
    |row1_reg_364               |   6|   0|    6|          0|
    |row_1_reg_685              |   6|   0|    6|          0|
    |row_2_reg_636              |   6|   0|    6|          0|
    |row_reg_319                |   6|   0|    6|          0|
    |src_1_reg_623              |   7|   0|    7|          0|
    |src_reg_308                |   7|   0|    7|          0|
    |tmp_8_reg_677              |  32|   0|   32|          0|
    |tmp_9_cast_reg_690         |   6|   0|   11|          5|
    |tmp_9_reg_672              |   5|   0|    5|          0|
    |tmp_c_reg_667              |  32|   0|   32|          0|
    |tmp_s_reg_654              |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 343|   0|  348|          5|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |        top        | return value |
|ap_done                    | out |    1| ap_ctrl_hs |        top        | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |        top        | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |        top        | return value |
|node_in_strm_V_dout        |  in |   32|   ap_fifo  |   node_in_strm_V  |    pointer   |
|node_in_strm_V_empty_n     |  in |    1|   ap_fifo  |   node_in_strm_V  |    pointer   |
|node_in_strm_V_read        | out |    1|   ap_fifo  |   node_in_strm_V  |    pointer   |
|edge_strm_V_src_V_dout     |  in |   12|   ap_fifo  | edge_strm_V_src_V |    pointer   |
|edge_strm_V_src_V_empty_n  |  in |    1|   ap_fifo  | edge_strm_V_src_V |    pointer   |
|edge_strm_V_src_V_read     | out |    1|   ap_fifo  | edge_strm_V_src_V |    pointer   |
|edge_strm_V_dst_V_dout     |  in |   12|   ap_fifo  | edge_strm_V_dst_V |    pointer   |
|edge_strm_V_dst_V_empty_n  |  in |    1|   ap_fifo  | edge_strm_V_dst_V |    pointer   |
|edge_strm_V_dst_V_read     | out |    1|   ap_fifo  | edge_strm_V_dst_V |    pointer   |
|edge_strm_V_c_dout         |  in |   32|   ap_fifo  |   edge_strm_V_c   |    pointer   |
|edge_strm_V_c_empty_n      |  in |    1|   ap_fifo  |   edge_strm_V_c   |    pointer   |
|edge_strm_V_c_read         | out |    1|   ap_fifo  |   edge_strm_V_c   |    pointer   |
|metadata_strm_V_dout       |  in |   64|   ap_fifo  |  metadata_strm_V  |    pointer   |
|metadata_strm_V_empty_n    |  in |    1|   ap_fifo  |  metadata_strm_V  |    pointer   |
|metadata_strm_V_read       | out |    1|   ap_fifo  |  metadata_strm_V  |    pointer   |
|node_out_strm_V_din        | out |   32|   ap_fifo  |  node_out_strm_V  |    pointer   |
|node_out_strm_V_full_n     |  in |    1|   ap_fifo  |  node_out_strm_V  |    pointer   |
|node_out_strm_V_write      | out |    1|   ap_fifo  |  node_out_strm_V  |    pointer   |
|wt_address0                | out |   15|  ap_memory |         wt        |     array    |
|wt_ce0                     | out |    1|  ap_memory |         wt        |     array    |
|wt_q0                      |  in |   32|  ap_memory |         wt        |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

