<stg><name>lab4_z1_Pipeline_L1</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %conv4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv4

]]></Node>
<StgValue><ssdm name="conv4_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %zext_ln9_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %resultVecror_arr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %resultVecror_arr_load

]]></Node>
<StgValue><ssdm name="resultVecror_arr_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:5 %conv4_cast = sext i16 %conv4_read

]]></Node>
<StgValue><ssdm name="conv4_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="2">
<![CDATA[
newFuncRoot:6 %zext_ln9_cast = zext i2 %zext_ln9_read

]]></Node>
<StgValue><ssdm name="zext_ln9_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 %resultVecror_arr_load_read, i32 %add3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln9_cast

]]></Node>
<StgValue><ssdm name="resultVecror_arr_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln13 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln13 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln13 = br i1 %icmp_ln13, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="3">
<![CDATA[
.split:1 %zext_ln13 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %firstVector_arr_addr = getelementptr i16 %firstVector_arr, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="firstVector_arr_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="2">
<![CDATA[
.split:5 %firstVector_arr_load = load i2 %firstVector_arr_addr

]]></Node>
<StgValue><ssdm name="firstVector_arr_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:9 %icmp_ln13_1 = icmp_eq  i3 %add_ln13, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:10 %br_ln13 = br i1 %icmp_ln13_1, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln13 = store i3 %add_ln13, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="2">
<![CDATA[
.split:5 %firstVector_arr_load = load i2 %firstVector_arr_addr

]]></Node>
<StgValue><ssdm name="firstVector_arr_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="16">
<![CDATA[
.split:6 %sext_ln16 = sext i16 %firstVector_arr_load

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_ln16 = mul i32 %sext_ln16, i32 %conv4_cast

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_ln16 = mul i32 %sext_ln16, i32 %conv4_cast

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:0 %add3_load = load i32 %add3

]]></Node>
<StgValue><ssdm name="add3_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_ln16 = mul i32 %sext_ln16, i32 %conv4_cast

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add_ln16 = add i32 %mul_ln16, i32 %add3_load

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add_ln16 = add i32 %mul_ln16, i32 %add3_load

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
ifTrue:0 %store_ln16 = store i32 %add_ln16, i2 %resultVecror_arr_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:1 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln16 = store i32 %add_ln16, i32 %add3

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="resultVecror_arr_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="resultVecror_arr_load"/></StgValue>
</port>
<port id="67" name="resultVecror_arr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="resultVecror_arr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="zext_ln9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln9"/></StgValue>
</port>
<port id="69" name="firstVector_arr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="firstVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="conv4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv4"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="StgValue_71" to="add3" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_71" to="j" fromId="71" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i16" to="conv4_read" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="conv4" to="conv4_read" fromId="70" toId="10">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i2" to="zext_ln9_read" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="zext_ln9" to="zext_ln9_read" fromId="68" toId="11">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i32" to="resultVecror_arr_load_read" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="resultVecror_arr_load" to="resultVecror_arr_load_read" fromId="66" toId="12">
</dataflow>
<dataflow id="83" from="conv4_read" to="conv4_cast" fromId="10" toId="13">
</dataflow>
<dataflow id="84" from="zext_ln9_read" to="zext_ln9_cast" fromId="11" toId="14">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="resultVecror_arr" to="specinterface_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="89" from="empty" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="16">
</dataflow>
<dataflow id="108" from="firstVector_arr" to="specinterface_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="109" from="empty" to="specinterface_ln0" fromId="88" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln0" fromId="124" toId="17">
</dataflow>
<dataflow id="126" from="j" to="store_ln0" fromId="9" toId="17">
</dataflow>
<dataflow id="127" from="resultVecror_arr_load_read" to="store_ln0" fromId="12" toId="18">
</dataflow>
<dataflow id="128" from="add3" to="store_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="129" from="j" to="j_1" fromId="9" toId="20">
</dataflow>
<dataflow id="130" from="resultVecror_arr" to="resultVecror_arr_addr" fromId="67" toId="21">
</dataflow>
<dataflow id="132" from="StgValue_131" to="resultVecror_arr_addr" fromId="131" toId="21">
</dataflow>
<dataflow id="133" from="zext_ln9_cast" to="resultVecror_arr_addr" fromId="14" toId="21">
</dataflow>
<dataflow id="134" from="j_1" to="icmp_ln13" fromId="20" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln13" fromId="135" toId="22">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="137" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_139" to="empty" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_139" to="empty" fromId="139" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_139" to="empty" fromId="139" toId="23">
</dataflow>
<dataflow id="143" from="j_1" to="add_ln13" fromId="20" toId="24">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln13" fromId="144" toId="24">
</dataflow>
<dataflow id="146" from="icmp_ln13" to="br_ln13" fromId="22" toId="25">
</dataflow>
<dataflow id="147" from="j_1" to="zext_ln13" fromId="20" toId="26">
</dataflow>
<dataflow id="148" from="firstVector_arr" to="firstVector_arr_addr" fromId="69" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_131" to="firstVector_arr_addr" fromId="131" toId="27">
</dataflow>
<dataflow id="150" from="zext_ln13" to="firstVector_arr_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="151" from="firstVector_arr_addr" to="firstVector_arr_load" fromId="27" toId="28">
</dataflow>
<dataflow id="152" from="add_ln13" to="icmp_ln13_1" fromId="24" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_135" to="icmp_ln13_1" fromId="135" toId="29">
</dataflow>
<dataflow id="154" from="icmp_ln13_1" to="br_ln13" fromId="29" toId="30">
</dataflow>
<dataflow id="155" from="add_ln13" to="store_ln13" fromId="24" toId="31">
</dataflow>
<dataflow id="156" from="j" to="store_ln13" fromId="9" toId="31">
</dataflow>
<dataflow id="157" from="firstVector_arr_addr" to="firstVector_arr_load" fromId="27" toId="32">
</dataflow>
<dataflow id="158" from="firstVector_arr_load" to="sext_ln16" fromId="32" toId="33">
</dataflow>
<dataflow id="159" from="sext_ln16" to="mul_ln16" fromId="33" toId="34">
</dataflow>
<dataflow id="160" from="conv4_cast" to="mul_ln16" fromId="13" toId="34">
</dataflow>
<dataflow id="161" from="sext_ln16" to="mul_ln16" fromId="33" toId="35">
</dataflow>
<dataflow id="162" from="conv4_cast" to="mul_ln16" fromId="13" toId="35">
</dataflow>
<dataflow id="163" from="add3" to="add3_load" fromId="8" toId="36">
</dataflow>
<dataflow id="164" from="sext_ln16" to="mul_ln16" fromId="33" toId="37">
</dataflow>
<dataflow id="165" from="conv4_cast" to="mul_ln16" fromId="13" toId="37">
</dataflow>
<dataflow id="166" from="mul_ln16" to="add_ln16" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="add3_load" to="add_ln16" fromId="36" toId="38">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="168" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_71" to="specpipeline_ln6" fromId="71" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_90" to="specpipeline_ln6" fromId="90" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_90" to="specpipeline_ln6" fromId="90" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_90" to="specpipeline_ln6" fromId="90" toId="39">
</dataflow>
<dataflow id="174" from="empty_0" to="specpipeline_ln6" fromId="93" toId="39">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="175" toId="40">
</dataflow>
<dataflow id="178" from="empty_2" to="specloopname_ln6" fromId="177" toId="40">
</dataflow>
<dataflow id="179" from="mul_ln16" to="add_ln16" fromId="37" toId="41">
</dataflow>
<dataflow id="180" from="add3_load" to="add_ln16" fromId="36" toId="41">
</dataflow>
<dataflow id="181" from="add_ln16" to="store_ln16" fromId="41" toId="42">
</dataflow>
<dataflow id="182" from="resultVecror_arr_addr" to="store_ln16" fromId="21" toId="42">
</dataflow>
<dataflow id="183" from="add_ln16" to="store_ln16" fromId="41" toId="44">
</dataflow>
<dataflow id="184" from="add3" to="store_ln16" fromId="8" toId="44">
</dataflow>
<dataflow id="185" from="icmp_ln13" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="186" from="icmp_ln13_1" to="StgValue_6" fromId="29" toId="6">
</dataflow>
<dataflow id="187" from="icmp_ln13" to="StgValue_5" fromId="22" toId="5">
</dataflow>
</dataflows>


</stg>
