#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 17 13:35:42 2022
# Process ID: 14043
# Current directory: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1
# Command line: vivado -log up_counter.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source up_counter.tcl -notrace
# Log file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter.vdi
# Journal file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source up_counter.tcl -notrace
Command: link_design -top up_counter -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.934 ; gain = 0.000 ; free physical = 618 ; free virtual = 3617
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc]
WARNING: [Vivado 12-663] port, pin or net 'up_counter_clk' not found. [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects up_counter_clk'. [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc:2]
WARNING: [Vivado 12-646] clock 'up_counter_clk' not found. [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc:2]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock up_counter_clk'. [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'up_counter_clk' not found. [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc:3]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock up_counter_clk'. [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/constrs_1/imports/vtr_flow/counter.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.340 ; gain = 0.000 ; free physical = 291 ; free virtual = 3155
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2336.340 ; gain = 832.398 ; free physical = 291 ; free virtual = 3155
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2411.277 ; gain = 74.938 ; free physical = 279 ; free virtual = 3143

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e6c48c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.277 ; gain = 0.000 ; free physical = 279 ; free virtual = 3143

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e6c48c55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e6c48c55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e6c48c55

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: e6c48c55

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e6c48c55

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e6c48c55

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010
Ending Logic Optimization Task | Checksum: e6c48c55

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3010

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e6c48c55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3009

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e6c48c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3009

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3009
Ending Netlist Obfuscation Task | Checksum: e6c48c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3009
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.137 ; gain = 0.000 ; free physical = 780 ; free virtual = 3009
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file up_counter_drc_opted.rpt -pb up_counter_drc_opted.pb -rpx up_counter_drc_opted.rpx
Command: report_drc -file up_counter_drc_opted.rpt -pb up_counter_drc_opted.pb -rpx up_counter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.621 ; gain = 0.000 ; free physical = 767 ; free virtual = 2996
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ad936ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.621 ; gain = 0.000 ; free physical = 767 ; free virtual = 2996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.621 ; gain = 0.000 ; free physical = 767 ; free virtual = 2996

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4f9fce9d

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2639.633 ; gain = 24.012 ; free physical = 751 ; free virtual = 2981

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 105ee04cd

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2639.633 ; gain = 24.012 ; free physical = 751 ; free virtual = 2980

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 105ee04cd

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2639.633 ; gain = 24.012 ; free physical = 751 ; free virtual = 2980
Phase 1 Placer Initialization | Checksum: 105ee04cd

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2639.633 ; gain = 24.012 ; free physical = 751 ; free virtual = 2980

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 105ee04cd

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2639.633 ; gain = 24.012 ; free physical = 750 ; free virtual = 2979

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 9acdf87a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 736 ; free virtual = 2966
Phase 2 Global Placement | Checksum: 9acdf87a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 736 ; free virtual = 2966

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9acdf87a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 736 ; free virtual = 2966

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ae58330

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 736 ; free virtual = 2965

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f0be85b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 736 ; free virtual = 2965

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f0be85b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 736 ; free virtual = 2965

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cdd8259b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 733 ; free virtual = 2963

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cdd8259b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 733 ; free virtual = 2963

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cdd8259b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 733 ; free virtual = 2963
Phase 3 Detail Placement | Checksum: 1cdd8259b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 733 ; free virtual = 2963

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1cdd8259b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 733 ; free virtual = 2963

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cdd8259b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 734 ; free virtual = 2964

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cdd8259b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 734 ; free virtual = 2964

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.648 ; gain = 0.000 ; free physical = 734 ; free virtual = 2964
Phase 4.4 Final Placement Cleanup | Checksum: 1bba5c384

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 734 ; free virtual = 2964
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bba5c384

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 734 ; free virtual = 2964
Ending Placer Task | Checksum: f4e15c3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.648 ; gain = 56.027 ; free physical = 734 ; free virtual = 2964
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.648 ; gain = 0.000 ; free physical = 743 ; free virtual = 2972
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2671.648 ; gain = 0.000 ; free physical = 742 ; free virtual = 2972
INFO: [Common 17-1381] The checkpoint '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file up_counter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2671.648 ; gain = 0.000 ; free physical = 737 ; free virtual = 2966
INFO: [runtcl-4] Executing : report_utilization -file up_counter_utilization_placed.rpt -pb up_counter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file up_counter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2671.648 ; gain = 0.000 ; free physical = 742 ; free virtual = 2972
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.648 ; gain = 0.000 ; free physical = 724 ; free virtual = 2953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.648 ; gain = 0.000 ; free physical = 723 ; free virtual = 2953
INFO: [Common 17-1381] The checkpoint '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da08254f ConstDB: 0 ShapeSum: 1ad936ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d4c017cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.121 ; gain = 0.000 ; free physical = 606 ; free virtual = 2835
Post Restoration Checksum: NetGraph: dad6bd6 NumContArr: c712abf9 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d4c017cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.121 ; gain = 0.000 ; free physical = 573 ; free virtual = 2803

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d4c017cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.121 ; gain = 0.000 ; free physical = 573 ; free virtual = 2803
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: cae24a78

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2736.121 ; gain = 0.000 ; free physical = 565 ; free virtual = 2795

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13d6ba17c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.133 ; gain = 7.012 ; free physical = 565 ; free virtual = 2795

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: d64a5062

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.133 ; gain = 7.012 ; free physical = 565 ; free virtual = 2795
Phase 4 Rip-up And Reroute | Checksum: d64a5062

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.133 ; gain = 7.012 ; free physical = 565 ; free virtual = 2795

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: d64a5062

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.133 ; gain = 7.012 ; free physical = 565 ; free virtual = 2795

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: d64a5062

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.133 ; gain = 7.012 ; free physical = 565 ; free virtual = 2795
Phase 6 Post Hold Fix | Checksum: d64a5062

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.133 ; gain = 7.012 ; free physical = 565 ; free virtual = 2795

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00111616 %
  Global Horizontal Routing Utilization  = 0.00182197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: d64a5062

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2743.133 ; gain = 7.012 ; free physical = 565 ; free virtual = 2795

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d64a5062

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2745.133 ; gain = 9.012 ; free physical = 564 ; free virtual = 2794

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1211d0829

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2745.133 ; gain = 9.012 ; free physical = 565 ; free virtual = 2795
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2745.133 ; gain = 9.012 ; free physical = 598 ; free virtual = 2828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.133 ; gain = 73.484 ; free physical = 598 ; free virtual = 2828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.133 ; gain = 0.000 ; free physical = 598 ; free virtual = 2828
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.133 ; gain = 0.000 ; free physical = 596 ; free virtual = 2827
INFO: [Common 17-1381] The checkpoint '/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file up_counter_drc_routed.rpt -pb up_counter_drc_routed.pb -rpx up_counter_drc_routed.rpx
Command: report_drc -file up_counter_drc_routed.rpt -pb up_counter_drc_routed.pb -rpx up_counter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file up_counter_methodology_drc_routed.rpt -pb up_counter_methodology_drc_routed.pb -rpx up_counter_methodology_drc_routed.rpx
Command: report_methodology -file up_counter_methodology_drc_routed.rpt -pb up_counter_methodology_drc_routed.pb -rpx up_counter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.runs/impl_1/up_counter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file up_counter_power_routed.rpt -pb up_counter_power_summary_routed.pb -rpx up_counter_power_routed.rpx
Command: report_power -file up_counter_power_routed.rpt -pb up_counter_power_summary_routed.pb -rpx up_counter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file up_counter_route_status.rpt -pb up_counter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file up_counter_timing_summary_routed.rpt -pb up_counter_timing_summary_routed.pb -rpx up_counter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file up_counter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file up_counter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file up_counter_bus_skew_routed.rpt -pb up_counter_bus_skew_routed.pb -rpx up_counter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 13:36:38 2022...
