// Seed: 3471799534
module module_0 (
    output wire id_0,
    output tri  id_1
);
  assign id_1 = 1'd0;
  wire id_4, id_5;
  module_2(
      id_4, id_4, id_5
  );
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1
);
  assign id_0 = 1'b0;
  wire id_3;
  module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_1), .id_1(1'b0), .id_2(id_2)
  );
endmodule
