{"2736": "Read Latency", "2863": "Safe Memory Reclamation", "197": "Cache Coherency", "1343": "Memory Models", "3679": "\"Housekeeping\"", "3307": "The End", "138": "Multicore Synchronization", "1312": "Lock-less Synchronization", "1056": "Distributed Locks", "2544": "Concurrent Data Structures", "183": "Principles of Multicore", "2688": "EXPERIMENT", "1250": "Limitations of Locks", "503": "Atomic Operations", "650": "Topology", "75": "ACM Highlights", "2838": "Write Latency", "3269": "Conclusion", "2955": "BLOCKING SMR SCHEMES", "1708": "Lock-less Synchronization", "3013": "QUIESCENT-STATE-BASED RECLAMATION", "476": "Simultaneous Multithreading", "923": "Fairness"}