{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 00:35:28 2011 " "Info: Processing started: Fri Sep 30 00:35:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ctrlunit -c ctrlunit --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ctrlunit -c ctrlunit --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Info: Found entity 1: ctrlunit" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrlunit " "Info: Elaborating entity \"ctrlunit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSRCB ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUSRCB\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteMem ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteMem\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteReg ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDes ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"RegDes\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WrFlag ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WrFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrFlag ctrlunit.v(27) " "Info (10041): Inferred latch for \"WrFlag\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDes ctrlunit.v(27) " "Info (10041): Inferred latch for \"RegDes\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ctrlunit.v(27) " "Info (10041): Inferred latch for \"MemToReg\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteReg ctrlunit.v(27) " "Info (10041): Inferred latch for \"WriteReg\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteMem ctrlunit.v(27) " "Info (10041): Inferred latch for \"WriteMem\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUSRCB\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[0\]\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[1\]\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[2\]\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch ctrlunit.v(27) " "Info (10041): Inferred latch for \"branch\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump ctrlunit.v(27) " "Info (10041): Inferred latch for \"jump\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Task 2/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 00:35:29 2011 " "Info: Processing ended: Fri Sep 30 00:35:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
