#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Dec 16 14:03:15 2019
# Process ID: 2488
# Current directory: C:/xilinx_project/git_project/projet_CPU/projet_CPU/Xilinx/Projet_2019_dont_edit/project_2019_Nexys4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12128 C:\xilinx_project\git_project\projet_CPU\projet_CPU\Xilinx\Projet_2019_dont_edit\project_2019_Nexys4\project_2019_Nexys4.xpr
# Log file: C:/xilinx_project/git_project/projet_CPU/projet_CPU/Xilinx/Projet_2019_dont_edit/project_2019_Nexys4/vivado.log
# Journal file: C:/xilinx_project/git_project/projet_CPU/projet_CPU/Xilinx/Projet_2019_dont_edit/project_2019_Nexys4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xilinx_project/git_project/projet_CPU/projet_CPU/Xilinx/Projet_2019_dont_edit/project_2019_Nexys4/project_2019_Nexys4.xpr
update_compile_order -fileset sources_1
save_project_as project_nexys_2019 C:/xilinx_project/git_project/projet_CPU/projet_CPU/Xilinx/Projet_2019_1/project_nexys_2019 -force
open_bd_design {C:/xilinx_project/git_project/projet_CPU/projet_CPU/Xilinx/Projet_2019_1/project_nexys_2019/project_nexys_2019.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference main_interconnect main_interconnect_0
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/QSPI_CSN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/QSPI_DQ]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_INTN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_REFCLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_TXD]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_TXEN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_RXD]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_RXERR]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_CRSDV]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/ETH_RSTN]
endgroup
delete_bd_objs [get_bd_nets main_interconnect_0_ETH_RSTN] [get_bd_ports ETH_RSTN_0]
delete_bd_objs [get_bd_nets Net4] [get_bd_ports ETH_CRSDV_0]
delete_bd_objs [get_bd_nets Net3] [get_bd_ports ETH_RXERR_0]
delete_bd_objs [get_bd_nets Net2] [get_bd_ports ETH_RXD_0]
startgroup
delete_bd_objs [get_bd_nets Net] [get_bd_nets Net1] [get_bd_nets main_interconnect_0_ETH_REFCLK] [get_bd_nets main_interconnect_0_ETH_TXD] [get_bd_nets main_interconnect_0_ETH_TXEN] [get_bd_nets main_interconnect_0_QSPI_CSN]
delete_bd_objs [get_bd_ports ETH_TXEN_0] [get_bd_ports ETH_REFCLK_0] [get_bd_ports ETH_INTN_0] [get_bd_ports QSPI_CSN_0] [get_bd_ports ETH_TXD_0] [get_bd_ports QSPI_DQ_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/M_CLK]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/M_CLK]
endgroup
set_property name M_CLK [get_bd_ports M_CLK_0]
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/M_LRSEL]
endgroup
set_property name M_LRSEL [get_bd_ports M_LRSEL_0]
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/SD_CMD]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/SD_SCK]
endgroup
set_property name SD_SCK [get_bd_ports SD_SCK_0]
set_property name SD_CMD [get_bd_ports SD_CMD_0]
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/SD_RESET]
endgroup
set_property name SD_RESET [get_bd_ports SD_RESET_0]
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/UART_CTS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/UART_RXD_OUT]
endgroup
set_property name UART_RXD_OUT [get_bd_ports UART_RXD_OUT_0]
set_property name UART_CTS [get_bd_ports UART_CTS_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
startgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins main_interconnect_0/CLK100MHZ]
endgroup
set_property location {1.5 619 485} [get_bd_cells main_interconnect_0]
set_property location {2 617 510} [get_bd_cells main_interconnect_0]
delete_bd_objs [get_bd_nets main_interconnect_0_M_CLK] [get_bd_ports M_CLK]
delete_bd_objs [get_bd_nets main_interconnect_0_M_LRSEL] [get_bd_ports M_LRSEL]
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/SD_CD]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/SD_DAT]
endgroup
set_property name SD_DAT [get_bd_ports SD_DAT_0]
set_property name SD_CD [get_bd_ports SD_CD_0]
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/UART_TXD_IN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_interconnect_0/UART_RTS]
endgroup
set_property name UART_TXD_IN [get_bd_ports UART_TXD_IN_0]
set_property name UART_RTS [get_bd_ports UART_RTS_0]
save_bd_design
