// Seed: 1491613213
`define pp_6 0
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output wor id_5
);
  assign id_5[1] = 1;
endmodule
