I 000046 55 1078          1417421604058 mixed
(_unit VHDL (bit_half_adder 0 28 (mixed 0 35 ))
	(_version vb4)
	(_time 1417421604059 2014.12.01 03:13:24)
	(_source (\./../src/bit_half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 025656040954521755031a58520451040407540403)
	(_entity
		(_time 1417421604043)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(co(_architecture 1 0 40 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mixed 2 -1
	)
)
I 000058 55 1562          1417421604248 bit_full_adder_cg
(_unit VHDL (bit_full_adder_cg 0 28 (bit_full_adder_cg 0 37 ))
	(_version vb4)
	(_time 1417421604249 2014.12.01 03:13:24)
	(_source (\./../src/bit_full_adder_cg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bde9e9e9e0ebeda8eab9abe6e9bbeebbeeb8ebbbbc)
	(_entity
		(_time 1417421604246)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 41 (_entity . bit_half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(propagate_sig))
			((carry_out)(g))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal propagate_sig ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((p)(propagate_sig)))(_simpleassign BUF)(_target(4))(_sensitivity(6)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(5))(_sensitivity(2)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . bit_full_adder_cg 2 -1
	)
)
I 000049 55 2210          1417421604424 cl_logic
(_unit VHDL (cl_logic 0 28 (cl_logic 0 41 ))
	(_version vb4)
	(_time 1417421604425 2014.12.01 03:13:24)
	(_source (\./../src/cl_logic.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693c6a69333d6b7f3b3e2f333f6f606f6a6f6a6f3a)
	(_entity
		(_time 1417421604422)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal g ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal p ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal gg ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal pg ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_port (_internal c_out ~STD_LOGIC_VECTOR{3~downto~1}~12 0 35 (_entity (_out ))))
		(_signal (_internal gg_int ~extieee.std_logic_1164.STD_LOGIC 0 42 (_internal (_uni ))))
		(_signal (_internal pg_int ~extieee.std_logic_1164.STD_LOGIC 0 42 (_internal (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(5(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(5(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(5(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(3))(_sensitivity(1(0))(1(1))(1(2))(1(3))(2(1))(2(2))(2(3))))))
			(line__51(_architecture 4 0 51 (_assignment (_simple)(_target(4))(_sensitivity(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cl_logic 5 -1
	)
)
I 000046 55 4223          1417421604616 cla_4
(_unit VHDL (cla_4 0 28 (cla_4 0 41 ))
	(_version vb4)
	(_time 1417421604617 2014.12.01 03:13:24)
	(_source (\./../src/cla_4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34613631636361216035206e663267323531623730)
	(_entity
		(_time 1417421604614)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation fa1 0 49 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(0)))
			((b)(b_sig(0)))
			((c)(c_in_sig))
			((g)(g_sig(0)))
			((p)(p_sig(0)))
			((s)(s_sig(0)))
		)
	)
	(_instantiation fa2 0 51 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(1)))
			((b)(b_sig(1)))
			((c)(c_sig(1)))
			((g)(g_sig(1)))
			((p)(p_sig(1)))
			((s)(s_sig(1)))
		)
	)
	(_instantiation fa3 0 53 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(2)))
			((b)(b_sig(2)))
			((c)(c_sig(2)))
			((g)(g_sig(2)))
			((p)(p_sig(2)))
			((s)(s_sig(2)))
		)
	)
	(_instantiation fa4 0 55 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(3)))
			((b)(b_sig(3)))
			((c)(c_sig(3)))
			((g)(g_sig(3)))
			((p)(p_sig(3)))
			((s)(s_sig(3)))
		)
	)
	(_instantiation cl 0 57 (_entity . cl_logic)
		(_port
			((c_in)(c_in_sig))
			((g)(g_sig))
			((p)(p_sig))
			((gg)(gg_sig))
			((pg)(pg_sig))
			((c_out)(c_sig))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_port (_internal gg ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal pg ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal a_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal b_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal g_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal p_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal s_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal c_sig ~STD_LOGIC_VECTOR{3~downto~1}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal c_in_sig ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal gg_sig ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal pg_sig ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_sig)(a)))(_target(6))(_sensitivity(0)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b_sig)(b)))(_target(7))(_sensitivity(1)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((c_in_sig)(c_in)))(_simpleassign BUF)(_target(12))(_sensitivity(2)))))
			(line__58(_architecture 3 0 58 (_assignment (_simple)(_alias((sum)(s_sig)))(_target(3))(_sensitivity(10)))))
			(line__59(_architecture 4 0 59 (_assignment (_simple)(_alias((gg)(gg_sig)))(_simpleassign BUF)(_target(4))(_sensitivity(13)))))
			(line__60(_architecture 5 0 60 (_assignment (_simple)(_alias((pg)(pg_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cla_4 6 -1
	)
)
I 000047 55 2943          1417421604804 cla_16
(_unit VHDL (cla_16 0 28 (cla_16 0 41 ))
	(_version vb4)
	(_time 1417421604805 2014.12.01 03:13:24)
	(_source (\./../src/cla_16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a5f2a0a3a7a5e5a4f3e1afa7f6f3f6a3f6f1f5a6)
	(_entity
		(_time 1417421604802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation cl1 0 48 (_entity . cla_4)
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((c_in)(c_sig(0)))
			((sum)(sum(d_3_0)))
			((gg)(gg_sig(0)))
			((pg)(pg_sig(0)))
		)
	)
	(_instantiation cl2 0 50 (_entity . cla_4)
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((c_in)(c_sig(1)))
			((sum)(sum(d_7_4)))
			((gg)(gg_sig(1)))
			((pg)(pg_sig(1)))
		)
	)
	(_instantiation cl3 0 52 (_entity . cla_4)
		(_port
			((a)(a(d_11_8)))
			((b)(b(d_11_8)))
			((c_in)(c_sig(2)))
			((sum)(sum(d_11_8)))
			((gg)(gg_sig(2)))
			((pg)(pg_sig(2)))
		)
	)
	(_instantiation cl4 0 54 (_entity . cla_4)
		(_port
			((a)(a(d_15_12)))
			((b)(b(d_15_12)))
			((c_in)(c_sig(3)))
			((sum)(sum(d_15_12)))
			((gg)(gg_sig(3)))
			((pg)(pg_sig(3)))
		)
	)
	(_instantiation cl_logic 0 56 (_entity . cl_logic)
		(_port
			((c_in)(c_sig(0)))
			((g)(gg_sig))
			((p)(pg_sig))
			((gg)(gg))
			((pg)(pg))
			((c_out)(c_sig(d_3_1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_port (_internal gg ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal pg ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal c_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal gg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal pg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((c_sig(0))(c_in)))(_target(6(0)))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cla_16 1 -1
	)
)
I 000048 55 976           1417421604991 mux_2_1
(_unit VHDL (mux_2_1 0 28 (mux_2_1 0 39 ))
	(_version vb4)
	(_time 1417421604992 2014.12.01 03:13:24)
	(_source (\./../src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abfefdfdfcfdf7befca9b9f2aca8aaadffacaeaca3)
	(_entity
		(_time 1417421604989)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux_2_1 1 -1
	)
)
I 000051 55 1379          1417421605178 mux_16_2_1
(_unit VHDL (mux_16_2_1 0 28 (mux_16_2_1 0 39 ))
	(_version vb4)
	(_time 1417421605179 2014.12.01 03:13:25)
	(_source (\./../src/mux_16_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6732306665313b7230657638306231646562316466)
	(_entity
		(_time 1417421605176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux_16_2_1 1 -1
	)
)
I 000047 55 5181          1417421605373 cla_64
(_unit VHDL (cla_64 0 4 (cla_64 0 16 ))
	(_version vb4)
	(_time 1417421605374 2014.12.01 03:13:25)
	(_source (\./../src/cla_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22772526737577377728347d772421247124232774)
	(_entity
		(_time 1417421605358)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation m_c1 0 29 (_entity . mux_2_1)
		(_port
			((a)(c_sig(1)))
			((b)(c_in))
			((s)(sixteen))
			((q)(carry_2))
		)
	)
	(_instantiation m_c2 0 30 (_entity . mux_2_1)
		(_port
			((a)(c_sig(3)))
			((b)(c_in))
			((s)(sixteen))
			((q)(carry_4))
		)
	)
	(_instantiation sat_1 0 32 (_entity . sat_logic)
		(_port
			((a)(s_1))
			((c_in)(c_in))
			((c_out)(c_sig(1)))
			((sat)(sat))
			((q)(sum(d_15_0)))
		)
	)
	(_instantiation sat_2 0 34 (_entity . sat_logic)
		(_port
			((a)(s_2))
			((c_in)(c_in))
			((c_out)(c_sig(2)))
			((sat)(sat))
			((q)(sum(d_31_16)))
		)
	)
	(_instantiation sat_3 0 36 (_entity . sat_logic)
		(_port
			((a)(s_3))
			((c_in)(c_in))
			((c_out)(c_sig(3)))
			((sat)(sat))
			((q)(sum(d_47_32)))
		)
	)
	(_instantiation sat_4 0 38 (_entity . sat_logic)
		(_port
			((a)(s_4))
			((c_in)(c_in))
			((c_out)(sat_c_out))
			((sat)(sat))
			((q)(sum(d_63_48)))
		)
	)
	(_instantiation cl1 0 41 (_entity . cla_16)
		(_port
			((a)(a(d_15_0)))
			((b)(b(d_15_0)))
			((c_in)(c_in))
			((sum)(s_1))
			((gg)(gg_sig(0)))
			((pg)(pg_sig(0)))
		)
	)
	(_instantiation cl2 0 44 (_entity . cla_16)
		(_port
			((a)(a(d_31_16)))
			((b)(b(d_31_16)))
			((c_in)(carry_2))
			((sum)(s_2))
			((gg)(gg_sig(1)))
			((pg)(pg_sig(1)))
		)
	)
	(_instantiation cl3 0 47 (_entity . cla_16)
		(_port
			((a)(a(d_47_32)))
			((b)(b(d_47_32)))
			((c_in)(c_in))
			((sum)(s_3))
			((gg)(gg_sig(2)))
			((pg)(pg_sig(2)))
		)
	)
	(_instantiation cl4 0 50 (_entity . cla_16)
		(_port
			((a)(a(d_63_48)))
			((b)(b(d_63_48)))
			((c_in)(carry_4))
			((sum)(s_4))
			((gg)(gg_sig(3)))
			((pg)(pg_sig(3)))
		)
	)
	(_instantiation cl_logic 0 53 (_entity . cl_logic)
		(_port
			((c_in)(c_in))
			((g)(gg_sig))
			((p)(pg_sig))
			((gg)(gg_c_out))
			((pg)(pg_c_out))
			((c_out)(c_sig(d_3_1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sixteen ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{63~downto~0}~124 0 11 (_entity (_out ))))
		(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal c_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal gg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal pg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal s_3 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal s_4 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal carry_2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal carry_4 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal gg_c_out ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal pg_c_out ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sat_c_out ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((c_sig(0))(c_in)))(_target(7(0)))(_sensitivity(2)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(18))(_sensitivity(2)(16)(17)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_alias((c_out)(sat_c_out)))(_simpleassign BUF)(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cla_64 3 -1
	)
)
I 000049 55 4195          1417421605561 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417421605562 2014.12.01 03:13:25)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code de8b8e8d8e89d9c9d889c7858fd88dd9d7d88ad9db)
	(_entity
		(_time 1417421605546)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 50 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 3777          1417421605860 abs_diff
(_unit VHDL (abs_diff 0 29 (abs_diff 0 39 ))
	(_version vb4)
	(_time 1417421605861 2014.12.01 03:13:25)
	(_source (\./../src/abs_diff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 07520001025150125250135d5f0101010101060105)
	(_entity
		(_time 1417421605858)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal diffs ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_variable (_internal a_1 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_2 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_3 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_4 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_5 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_6 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_7 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_8 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal b_1 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_2 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_3 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_4 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_5 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_6 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_7 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_8 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal d_1 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_2 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_3 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_4 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_5 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_6 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_7 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_8 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_process
			(diff(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((q)(diffs)))(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . abs_diff 2 -1
	)
)
I 000047 55 1279          1417421606077 and_64
(_unit VHDL (and_64 0 28 (and_64 0 38 ))
	(_version vb4)
	(_time 1417421606078 2014.12.01 03:13:26)
	(_source (\./../src/and_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b4e6b2b5b6b1f4b6e2f7beb4e7e0e7b4e7e5e4b7)
	(_entity
		(_time 1417421606061)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and_64 1 -1
	)
)
I 000046 55 1275          1417421606264 or_64
(_unit VHDL (or_64 0 28 (or_64 0 38 ))
	(_version vb4)
	(_time 1417421606265 2014.12.01 03:13:26)
	(_source (\./../src/or_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9dc8cc93cbc99f8e9a9e89c79a9a9f98cb9e9b9e99)
	(_entity
		(_time 1417421606249)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . or_64 1 -1
	)
)
I 000047 55 1279          1417421606462 xor_64
(_unit VHDL (xor_64 0 28 (xor_64 0 38 ))
	(_version vb4)
	(_time 1417421606463 2014.12.01 03:13:26)
	(_source (\./../src/xor_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 683c6868363e3e7d3f6b7e373d6f606e3e6f6a6d3e)
	(_entity
		(_time 1417421606460)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . xor_64 1 -1
	)
)
I 000056 55 2246          1417421606663 count_lead_zero
(_unit VHDL (count_lead_zero 0 29 (count_lead_zero 0 38 ))
	(_version vb4)
	(_time 1417421606664 2014.12.01 03:13:26)
	(_source (\./../src/count_lead_zero.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 33663936666562256461276a343560353635323537)
	(_entity
		(_time 1417421606648)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal hw_h ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal hw_l ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ))))
		(_variable (_internal zero_count_h ~extSTD.STANDARD.INTEGER 0 46 (_process 2 )))
		(_variable (_internal zero_count_l ~extSTD.STANDARD.INTEGER 0 46 (_process 2 )))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((hw_h)(a(d_63_32))))(_target(2))(_sensitivity(0(d_63_32))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((hw_l)(a(d_31_0))))(_target(3))(_sensitivity(0(d_31_0))))))
			(count(_architecture 2 0 45 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_alias((q)(hw_h)(hw_l)))(_target(1))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . count_lead_zero 4 -1
	)
)
I 000051 55 4001          1417421606867 count_ones
(_unit VHDL (count_ones 0 29 (count_ones 0 38 ))
	(_version vb4)
	(_time 1417421606868 2014.12.01 03:13:26)
	(_source (\./../src/count_ones.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code feabf4aefda8afe8adf9eaa7f9f8a8f8abf8fbf9fd)
	(_entity
		(_time 1417421606851)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal b1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b8 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_variable (_internal c1 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c2 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c3 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c4 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c5 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c6 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c7 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c8 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((b1)(a(d_63_56))))(_target(2))(_sensitivity(0(d_63_56))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((b2)(a(d_55_48))))(_target(3))(_sensitivity(0(d_55_48))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((b3)(a(d_47_40))))(_target(4))(_sensitivity(0(d_47_40))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((b4)(a(d_39_32))))(_target(5))(_sensitivity(0(d_39_32))))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((b5)(a(d_31_24))))(_target(6))(_sensitivity(0(d_31_24))))))
			(line__47(_architecture 5 0 47 (_assignment (_simple)(_alias((b6)(a(d_23_16))))(_target(7))(_sensitivity(0(d_23_16))))))
			(line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((b7)(a(d_15_8))))(_target(8))(_sensitivity(0(d_15_8))))))
			(line__49(_architecture 7 0 49 (_assignment (_simple)(_alias((b8)(a(d_7_0))))(_target(9))(_sensitivity(0(d_7_0))))))
			(count(_architecture 8 0 51 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__120(_architecture 9 0 120 (_assignment (_simple)(_alias((q)(b1)(b2)(b3)(b4)(b5)(b6)(b7)(b8)))(_target(1))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . count_ones 10 -1
	)
)
I 000051 55 2022          1417421607085 shift_left
(_unit VHDL (shift_left 0 29 (shift_left 0 39 ))
	(_version vb4)
	(_time 1417421607086 2014.12.01 03:13:27)
	(_source (\./../src/shift_left.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d98d8b8bd88e84cfde88cd80dedf8adfdcdfdfdedd)
	(_entity
		(_time 1417421607070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal shift ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_variable (_internal shamt ~extSTD.STANDARD.INTEGER 0 46 (_process 1 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((shift)(a)))(_target(3))(_sensitivity(0)))))
			(shift_over(_architecture 1 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3(d_62_0))))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_alias((q)(shift)))(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . shift_left 3 -1
	)
)
I 000050 55 2199          1417421607289 alu_logic
(_unit VHDL (alu_logic 0 29 (alu_logic 0 44 ))
	(_version vb4)
	(_time 1417421607290 2014.12.01 03:13:27)
	(_source (\./../src/alu_logic.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a4f1f7f3f3f2f5b1f1f4e7fea3a2a3a2ada2a7a2a5)
	(_entity
		(_time 1417421607273)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal opcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal no_op ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ari_log ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal lv ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal sixteen ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal log_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ari_op ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal decode_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_process 0 )))
		(_process
			(decode(_architecture 0 0 47 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(526344 )
		(2056 )
		(50529027 )
		(131843 )
		(770 )
		(515 )
		(50529026 )
		(50463490 )
		(50528770 )
		(514 )
		(33751810 )
		(33686274 )
		(33751554 )
		(50463234 )
		(771 )
	)
	(_model . alu_logic 1 -1
	)
)
I 000050 55 2363          1417421607631 sat_logic
(_unit VHDL (sat_logic 0 28 (sat_logic 0 38 ))
	(_version vb4)
	(_time 1417421607632 2014.12.01 03:13:27)
	(_source (\./../src/sat_logic.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fca8acacaeaaace9abfcbfa6fbfafbfaf5fafffbff)
	(_entity
		(_time 1417421604972)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation mux1 0 45 (_entity . mux_16_2_1)
		(_port
			((a)(one))
			((b)(zero))
			((s)(c_in))
			((q)(s1))
		)
	)
	(_instantiation mux2 0 46 (_entity . mux_16_2_1)
		(_port
			((a)(a))
			((b)(s1))
			((s)(c_out))
			((q)(s2))
		)
	)
	(_instantiation mux3 0 47 (_entity . mux_16_2_1)
		(_port
			((a)(a))
			((b)(s2))
			((s)(sat))
			((q)(q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal one ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal s1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal s2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(5)))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . sat_logic 2 -1
	)
)
I 000049 55 4195          1417421729092 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417421729093 2014.12.01 03:15:29)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 693e3a68653e6e7e6f3e7032386f3a6e606f3d6e6c)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 50 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4195          1417421741649 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417421741650 2014.12.01 03:15:41)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c2e207c2a2b7b6b7a2b65272d7a2f7b757a287b79)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 50 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4209          1417423556954 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417423556955 2014.12.01 03:45:56)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c727a7c2a2b7b6b7b7a65272d7a2f7b757a287b79)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 50 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__71(_architecture 5 0 71 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__72(_architecture 6 0 72 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4209          1417423972068 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417423972069 2014.12.01 03:52:52)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11424417154616061617084a401742161817451614)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 50 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__71(_architecture 5 0 71 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__72(_architecture 6 0 72 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4209          1417423980726 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417423980727 2014.12.01 03:53:00)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e2e4b4b0e5b5e5f5e5e4fbb9b3e4b1e5ebe4b6e5e7)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 51 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 ((i 0)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 50 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__71(_architecture 5 0 71 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__72(_architecture 6 0 72 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4403          1417424133579 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417424133580 2014.12.01 03:55:33)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdfeaeacacaafaeafaf8e4a6acfbaefaf4fba9faf8)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 51 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4383          1417424243371 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417424243372 2014.12.01 03:57:23)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2d48281d585d5c5d5d7cb8983d481d5dbd486d5d7)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 51 (_process (_simple)(_target(7)(8)(9)(10)(11))(_read(3)(4)(5)(6)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
V 000046 55 1078          1417424481014 mixed
(_unit VHDL (bit_half_adder 0 28 (mixed 0 35 ))
	(_version vb4)
	(_time 1417424481015 2014.12.01 04:01:21)
	(_source (\./../src/bit_half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b4c1c1c404d4b0e4c1a03414b1d481d1d1e4d1d1a)
	(_entity
		(_time 1417421604042)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(co(_architecture 1 0 40 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mixed 2 -1
	)
)
V 000058 55 1562          1417424481217 bit_full_adder_cg
(_unit VHDL (bit_full_adder_cg 0 28 (bit_full_adder_cg 0 37 ))
	(_version vb4)
	(_time 1417424481218 2014.12.01 04:01:21)
	(_source (\./../src/bit_full_adder_cg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b1e1b5e9b0b6f3b1e2f0bdb2e0b5e0b5e3b0e0e7)
	(_entity
		(_time 1417421604245)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 41 (_entity . bit_half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(propagate_sig))
			((carry_out)(g))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal p ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal propagate_sig ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((p)(propagate_sig)))(_simpleassign BUF)(_target(4))(_sensitivity(6)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(5))(_sensitivity(6)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . bit_full_adder_cg 2 -1
	)
)
V 000049 55 2210          1417424481420 cl_logic
(_unit VHDL (cl_logic 0 28 (cl_logic 0 41 ))
	(_version vb4)
	(_time 1417424481421 2014.12.01 04:01:21)
	(_source (\./../src/cl_logic.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1e6b4e5e3e5b3a7e3e6f7ebe7b7b8b7b2b7b2b7e2)
	(_entity
		(_time 1417421604421)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal g ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal p ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal gg ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal pg ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_port (_internal c_out ~STD_LOGIC_VECTOR{3~downto~1}~12 0 35 (_entity (_out ))))
		(_signal (_internal gg_int ~extieee.std_logic_1164.STD_LOGIC 0 42 (_internal (_uni ))))
		(_signal (_internal pg_int ~extieee.std_logic_1164.STD_LOGIC 0 42 (_internal (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(5(1)))(_sensitivity(0)(1(0))(2(0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(5(2)))(_sensitivity(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(5(3)))(_sensitivity(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(3))(_sensitivity(1(0))(1(1))(1(2))(1(3))(2(1))(2(2))(2(3))))))
			(line__51(_architecture 4 0 51 (_assignment (_simple)(_target(4))(_sensitivity(2(0))(2(1))(2(2))(2(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cl_logic 5 -1
	)
)
V 000046 55 4223          1417424481621 cla_4
(_unit VHDL (cla_4 0 28 (cla_4 0 41 ))
	(_version vb4)
	(_time 1417424481622 2014.12.01 04:01:21)
	(_source (\./../src/cla_4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c2b787d7c2b2969287d68262e7a2f7a7d792a7f78)
	(_entity
		(_time 1417421604613)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation fa1 0 49 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(0)))
			((b)(b_sig(0)))
			((c)(c_in_sig))
			((g)(g_sig(0)))
			((p)(p_sig(0)))
			((s)(s_sig(0)))
		)
	)
	(_instantiation fa2 0 51 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(1)))
			((b)(b_sig(1)))
			((c)(c_sig(1)))
			((g)(g_sig(1)))
			((p)(p_sig(1)))
			((s)(s_sig(1)))
		)
	)
	(_instantiation fa3 0 53 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(2)))
			((b)(b_sig(2)))
			((c)(c_sig(2)))
			((g)(g_sig(2)))
			((p)(p_sig(2)))
			((s)(s_sig(2)))
		)
	)
	(_instantiation fa4 0 55 (_entity . bit_full_adder_cg)
		(_port
			((a)(a_sig(3)))
			((b)(b_sig(3)))
			((c)(c_sig(3)))
			((g)(g_sig(3)))
			((p)(p_sig(3)))
			((s)(s_sig(3)))
		)
	)
	(_instantiation cl 0 57 (_entity . cl_logic)
		(_port
			((c_in)(c_in_sig))
			((g)(g_sig))
			((p)(p_sig))
			((gg)(gg_sig))
			((pg)(pg_sig))
			((c_out)(c_sig))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_port (_internal gg ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal pg ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal a_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal b_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal g_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal p_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal s_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~1}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 1))))))
		(_signal (_internal c_sig ~STD_LOGIC_VECTOR{3~downto~1}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal c_in_sig ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal gg_sig ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal pg_sig ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_sig)(a)))(_target(6))(_sensitivity(0)))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((b_sig)(b)))(_target(7))(_sensitivity(1)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((c_in_sig)(c_in)))(_simpleassign BUF)(_target(12))(_sensitivity(2)))))
			(line__58(_architecture 3 0 58 (_assignment (_simple)(_alias((sum)(s_sig)))(_target(3))(_sensitivity(10)))))
			(line__59(_architecture 4 0 59 (_assignment (_simple)(_alias((gg)(gg_sig)))(_simpleassign BUF)(_target(4))(_sensitivity(13)))))
			(line__60(_architecture 5 0 60 (_assignment (_simple)(_alias((pg)(pg_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cla_4 6 -1
	)
)
V 000047 55 2943          1417424481808 cla_16
(_unit VHDL (cla_16 0 28 (cla_16 0 41 ))
	(_version vb4)
	(_time 1417424481809 2014.12.01 04:01:21)
	(_source (\./../src/cla_16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 386f333d636f6d2d6c3b29676f3e3b3e6b3e393d6e)
	(_entity
		(_time 1417421604801)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation cl1 0 48 (_entity . cla_4)
		(_port
			((a)(a(d_3_0)))
			((b)(b(d_3_0)))
			((c_in)(c_sig(0)))
			((sum)(sum(d_3_0)))
			((gg)(gg_sig(0)))
			((pg)(pg_sig(0)))
		)
	)
	(_instantiation cl2 0 50 (_entity . cla_4)
		(_port
			((a)(a(d_7_4)))
			((b)(b(d_7_4)))
			((c_in)(c_sig(1)))
			((sum)(sum(d_7_4)))
			((gg)(gg_sig(1)))
			((pg)(pg_sig(1)))
		)
	)
	(_instantiation cl3 0 52 (_entity . cla_4)
		(_port
			((a)(a(d_11_8)))
			((b)(b(d_11_8)))
			((c_in)(c_sig(2)))
			((sum)(sum(d_11_8)))
			((gg)(gg_sig(2)))
			((pg)(pg_sig(2)))
		)
	)
	(_instantiation cl4 0 54 (_entity . cla_4)
		(_port
			((a)(a(d_15_12)))
			((b)(b(d_15_12)))
			((c_in)(c_sig(3)))
			((sum)(sum(d_15_12)))
			((gg)(gg_sig(3)))
			((pg)(pg_sig(3)))
		)
	)
	(_instantiation cl_logic 0 56 (_entity . cl_logic)
		(_port
			((c_in)(c_sig(0)))
			((g)(gg_sig))
			((p)(pg_sig))
			((gg)(gg))
			((pg)(pg))
			((c_out)(c_sig(d_3_1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_port (_internal gg ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal pg ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal c_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal gg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal pg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((c_sig(0))(c_in)))(_target(6(0)))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cla_16 1 -1
	)
)
V 000050 55 2363          1417424482014 sat_logic
(_unit VHDL (sat_logic 0 28 (sat_logic 0 38 ))
	(_version vb4)
	(_time 1417424482015 2014.12.01 04:01:22)
	(_source (\./../src/sat_logic.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 035509050155531654034059040504050a05000400)
	(_entity
		(_time 1417421604972)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation mux1 0 45 (_entity . mux_16_2_1)
		(_port
			((a)(one))
			((b)(zero))
			((s)(c_in))
			((q)(s1))
		)
	)
	(_instantiation mux2 0 46 (_entity . mux_16_2_1)
		(_port
			((a)(a))
			((b)(s1))
			((s)(c_out))
			((q)(s2))
		)
	)
	(_instantiation mux3 0 47 (_entity . mux_16_2_1)
		(_port
			((a)(a))
			((b)(s2))
			((s)(sat))
			((q)(q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal one ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal s1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal s2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(5)))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . sat_logic 2 -1
	)
)
V 000048 55 976           1417424482231 mux_2_1
(_unit VHDL (mux_2_1 0 28 (mux_2_1 0 39 ))
	(_version vb4)
	(_time 1417424482232 2014.12.01 04:01:22)
	(_source (\./../src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code de89838d8e8882cb89dccc87d9dddfd88ad9dbd9d6)
	(_entity
		(_time 1417421604988)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux_2_1 1 -1
	)
)
V 000051 55 1379          1417424482404 mux_16_2_1
(_unit VHDL (mux_16_2_1 0 28 (mux_16_2_1 0 39 ))
	(_version vb4)
	(_time 1417424482405 2014.12.01 04:01:22)
	(_source (\./../src/mux_16_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8add8f85dedcd69fdd889bd5dd8fdc89888fdc898b)
	(_entity
		(_time 1417421605175)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{15~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux_16_2_1 1 -1
	)
)
V 000047 55 5181          1417424482597 cla_64
(_unit VHDL (cla_64 0 4 (cla_64 0 16 ))
	(_version vb4)
	(_time 1417424482598 2014.12.01 04:01:22)
	(_source (\./../src/cla_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5502045603020040005f430a005356530653545003)
	(_entity
		(_time 1417421605357)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation m_c1 0 29 (_entity . mux_2_1)
		(_port
			((a)(c_sig(1)))
			((b)(c_in))
			((s)(sixteen))
			((q)(carry_2))
		)
	)
	(_instantiation m_c2 0 30 (_entity . mux_2_1)
		(_port
			((a)(c_sig(3)))
			((b)(c_in))
			((s)(sixteen))
			((q)(carry_4))
		)
	)
	(_instantiation sat_1 0 32 (_entity . sat_logic)
		(_port
			((a)(s_1))
			((c_in)(c_in))
			((c_out)(c_sig(1)))
			((sat)(sat))
			((q)(sum(d_15_0)))
		)
	)
	(_instantiation sat_2 0 34 (_entity . sat_logic)
		(_port
			((a)(s_2))
			((c_in)(c_in))
			((c_out)(c_sig(2)))
			((sat)(sat))
			((q)(sum(d_31_16)))
		)
	)
	(_instantiation sat_3 0 36 (_entity . sat_logic)
		(_port
			((a)(s_3))
			((c_in)(c_in))
			((c_out)(c_sig(3)))
			((sat)(sat))
			((q)(sum(d_47_32)))
		)
	)
	(_instantiation sat_4 0 38 (_entity . sat_logic)
		(_port
			((a)(s_4))
			((c_in)(c_in))
			((c_out)(sat_c_out))
			((sat)(sat))
			((q)(sum(d_63_48)))
		)
	)
	(_instantiation cl1 0 41 (_entity . cla_16)
		(_port
			((a)(a(d_15_0)))
			((b)(b(d_15_0)))
			((c_in)(c_in))
			((sum)(s_1))
			((gg)(gg_sig(0)))
			((pg)(pg_sig(0)))
		)
	)
	(_instantiation cl2 0 44 (_entity . cla_16)
		(_port
			((a)(a(d_31_16)))
			((b)(b(d_31_16)))
			((c_in)(carry_2))
			((sum)(s_2))
			((gg)(gg_sig(1)))
			((pg)(pg_sig(1)))
		)
	)
	(_instantiation cl3 0 47 (_entity . cla_16)
		(_port
			((a)(a(d_47_32)))
			((b)(b(d_47_32)))
			((c_in)(c_in))
			((sum)(s_3))
			((gg)(gg_sig(2)))
			((pg)(pg_sig(2)))
		)
	)
	(_instantiation cl4 0 50 (_entity . cla_16)
		(_port
			((a)(a(d_63_48)))
			((b)(b(d_63_48)))
			((c_in)(carry_4))
			((sum)(s_4))
			((gg)(gg_sig(3)))
			((pg)(pg_sig(3)))
		)
	)
	(_instantiation cl_logic 0 53 (_entity . cl_logic)
		(_port
			((c_in)(c_in))
			((g)(gg_sig))
			((p)(pg_sig))
			((gg)(gg_c_out))
			((pg)(pg_c_out))
			((c_out)(c_sig(d_3_1)))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal c_in ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sixteen ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{63~downto~0}~124 0 11 (_entity (_out ))))
		(_port (_internal c_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal c_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal gg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal pg_sig ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal s_3 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal s_4 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal carry_2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal carry_4 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal gg_c_out ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal pg_c_out ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sat_c_out ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((c_sig(0))(c_in)))(_target(7(0)))(_sensitivity(2)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_target(18))(_sensitivity(2)(16)(17)))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_alias((c_out)(sat_c_out)))(_simpleassign BUF)(_target(6))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . cla_64 3 -1
	)
)
I 000049 55 4383          1417424482804 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417424482805 2014.12.01 04:01:22)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 20772725257727372725397b712673272926742725)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 51 (_process (_simple)(_target(7)(8)(9)(10)(11))(_read(3)(4)(5)(6)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
V 000049 55 3777          1417424483021 abs_diff
(_unit VHDL (abs_diff 0 29 (abs_diff 0 39 ))
	(_version vb4)
	(_time 1417424483022 2014.12.01 04:01:23)
	(_source (\./../src/abs_diff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fbaca9ababadaceeaeacefa1a3fdfdfdfdfdfafdf9)
	(_entity
		(_time 1417421605857)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal diffs ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_variable (_internal a_1 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_2 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_3 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_4 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_5 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_6 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_7 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal a_8 ~extSTD.STANDARD.INTEGER 0 44 (_process 0 )))
		(_variable (_internal b_1 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_2 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_3 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_4 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_5 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_6 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_7 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal b_8 ~extSTD.STANDARD.INTEGER 0 45 (_process 0 )))
		(_variable (_internal d_1 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_2 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_3 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_4 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_5 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_6 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_7 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_variable (_internal d_8 ~extSTD.STANDARD.INTEGER 0 46 (_process 0 )))
		(_process
			(diff(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
			(line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((q)(diffs)))(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . abs_diff 2 -1
	)
)
V 000047 55 1279          1417424483223 and_64
(_unit VHDL (and_64 0 28 (and_64 0 38 ))
	(_version vb4)
	(_time 1417424483224 2014.12.01 04:01:23)
	(_source (\./../src/and_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6919393959196d391c5d09993c0c7c093c0c2c390)
	(_entity
		(_time 1417421606060)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and_64 1 -1
	)
)
V 000046 55 1275          1417424483410 or_64
(_unit VHDL (or_64 0 28 (or_64 0 38 ))
	(_version vb4)
	(_time 1417424483411 2014.12.01 04:01:23)
	(_source (\./../src/or_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d6828e82d58392868295db86868384d782878285)
	(_entity
		(_time 1417421606248)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . or_64 1 -1
	)
)
V 000047 55 1279          1417424483598 xor_64
(_unit VHDL (xor_64 0 28 (xor_64 0 38 ))
	(_version vb4)
	(_time 1417424483599 2014.12.01 04:01:23)
	(_source (\./../src/xor_64.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d6b63383f6b6b286a3e2b62683a353b6b3a3f386b)
	(_entity
		(_time 1417421606459)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 32 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . xor_64 1 -1
	)
)
V 000056 55 2246          1417424483786 count_lead_zero
(_unit VHDL (count_lead_zero 0 29 (count_lead_zero 0 38 ))
	(_version vb4)
	(_time 1417424483787 2014.12.01 04:01:23)
	(_source (\./../src/count_lead_zero.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8afada8a6aea9eeafaaeca1fffeabfefdfef9fefc)
	(_entity
		(_time 1417421606647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal hw_h ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal hw_l ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39 (_architecture (_uni ))))
		(_variable (_internal zero_count_h ~extSTD.STANDARD.INTEGER 0 46 (_process 2 )))
		(_variable (_internal zero_count_l ~extSTD.STANDARD.INTEGER 0 46 (_process 2 )))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((hw_h)(a(d_63_32))))(_target(2))(_sensitivity(0(d_63_32))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((hw_l)(a(d_31_0))))(_target(3))(_sensitivity(0(d_31_0))))))
			(count(_architecture 2 0 45 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_alias((q)(hw_h)(hw_l)))(_target(1))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . count_lead_zero 4 -1
	)
)
V 000051 55 4001          1417424483974 count_ones
(_unit VHDL (count_ones 0 29 (count_ones 0 38 ))
	(_version vb4)
	(_time 1417424483975 2014.12.01 04:01:23)
	(_source (\./../src/count_ones.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4e0b7e0e6e2e5a2e7b3a0edb3b2e2b2e1b2b1b3b7)
	(_entity
		(_time 1417421606850)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal b1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal b8 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 39 (_architecture (_uni ))))
		(_variable (_internal c1 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c2 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c3 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c4 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c5 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c6 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c7 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_variable (_internal c8 ~extSTD.STANDARD.INTEGER 0 52 (_process 8 )))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((b1)(a(d_63_56))))(_target(2))(_sensitivity(0(d_63_56))))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((b2)(a(d_55_48))))(_target(3))(_sensitivity(0(d_55_48))))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((b3)(a(d_47_40))))(_target(4))(_sensitivity(0(d_47_40))))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((b4)(a(d_39_32))))(_target(5))(_sensitivity(0(d_39_32))))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((b5)(a(d_31_24))))(_target(6))(_sensitivity(0(d_31_24))))))
			(line__47(_architecture 5 0 47 (_assignment (_simple)(_alias((b6)(a(d_23_16))))(_target(7))(_sensitivity(0(d_23_16))))))
			(line__48(_architecture 6 0 48 (_assignment (_simple)(_alias((b7)(a(d_15_8))))(_target(8))(_sensitivity(0(d_15_8))))))
			(line__49(_architecture 7 0 49 (_assignment (_simple)(_alias((b8)(a(d_7_0))))(_target(9))(_sensitivity(0(d_7_0))))))
			(count(_architecture 8 0 51 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(8)(9))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__120(_architecture 9 0 120 (_assignment (_simple)(_alias((q)(b1)(b2)(b3)(b4)(b5)(b6)(b7)(b8)))(_target(1))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . count_ones 10 -1
	)
)
V 000051 55 2022          1417424484177 shift_left
(_unit VHDL (shift_left 0 29 (shift_left 0 39 ))
	(_version vb4)
	(_time 1417424484178 2014.12.01 04:01:24)
	(_source (\./../src/shift_left.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7f2a7d7e21282269782e6b2678792c797a7979787b)
	(_entity
		(_time 1417421607069)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal shift ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_variable (_internal shamt ~extSTD.STANDARD.INTEGER 0 46 (_process 1 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((shift)(a)))(_target(3))(_sensitivity(0)))))
			(shift_over(_architecture 1 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3(d_62_0))))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_alias((q)(shift)))(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . shift_left 3 -1
	)
)
V 000050 55 2199          1417424484380 alu_logic
(_unit VHDL (alu_logic 0 29 (alu_logic 0 44 ))
	(_version vb4)
	(_time 1417424484381 2014.12.01 04:01:24)
	(_source (\./../src/alu_logic.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4a1e4948481c1b5f1f1a09104d4c4d4c434c494c4b)
	(_entity
		(_time 1417421607272)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal opcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_port (_internal no_op ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ari_log ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal lv ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal sixteen ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal log_op ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ari_op ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal decode_op ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48 (_process 0 )))
		(_process
			(decode(_architecture 0 0 47 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(526344 )
		(2056 )
		(50529027 )
		(131843 )
		(770 )
		(515 )
		(50529026 )
		(50463490 )
		(50528770 )
		(514 )
		(33751810 )
		(33686274 )
		(33751554 )
		(50463234 )
		(771 )
	)
	(_model . alu_logic 1 -1
	)
)
I 000049 55 4403          1417424514530 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417424514531 2014.12.01 04:01:54)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 07035b000550001000021e5c560154000e01530002)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 51 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4403          1417424560251 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417424560252 2014.12.01 04:02:40)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9dcf9893ccca9a8a9a9884c6cc9bce9a949bc99a98)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 51 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4403          1417424662098 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417424662099 2014.12.01 04:04:22)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8181dd8e85d68696868498dad087d2868887d58684)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 ((i 0)))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 51 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__75(_architecture 6 0 75 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
I 000049 55 4389          1417424698372 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417424698373 2014.12.01 04:04:58)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2a7a782f7e7d2d3d2d2933717b2c792d232c7e2d2f)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_variable (_internal ai_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal ai_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_1 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal bi_2 ~extSTD.STANDARD.INTEGER 0 52 (_process 4 )))
		(_variable (_internal sum1 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 )))
		(_variable (_internal sum2 ~extSTD.STANDARD.INTEGER 0 53 (_process 4 )))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(mult(_architecture 4 0 51 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_alias((output(d_31_0))(s_1)))(_target(9(d_31_0)))(_sensitivity(7)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_alias((output(d_63_32))(s_2)))(_target(9(d_63_32)))(_sensitivity(8)))))
			(line__78(_architecture 7 0 78 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . multiply 8 -1
	)
)
V 000049 55 3450          1417425235467 multiply
(_unit VHDL (multiply 0 29 (multiply 0 39 ))
	(_version vb4)
	(_time 1417425235468 2014.12.01 04:13:55)
	(_source (\./../src/multiply.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 30346c34356737273565296b613663373936643735)
	(_entity
		(_time 1417421605545)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal a_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_1 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal b_2 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal s_1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal s_2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{63~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal sig1 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal sig2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((a_1)(a(d_15_0))))(_target(3))(_sensitivity(0(d_15_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((a_2)(a(d_47_32))))(_target(4))(_sensitivity(0(d_47_32))))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_alias((b_1)(b(d_15_0))))(_target(5))(_sensitivity(1(d_15_0))))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((b_2)(b(d_47_32))))(_target(6))(_sensitivity(1(d_47_32))))))
			(line__51(_architecture 4 0 51 (_assignment (_simple)(_target(9(d_31_0)))(_sensitivity(3)(5)))))
			(line__52(_architecture 5 0 52 (_assignment (_simple)(_target(9(d_63_32)))(_sensitivity(4)(6)))))
			(line__53(_architecture 6 0 53 (_assignment (_simple)(_alias((q)(output)))(_target(2))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . multiply 7 -1
	)
)
V 000050 55 2018          1417426181448 shft_left
(_unit VHDL (shft_left 0 29 (shft_left 0 39 ))
	(_version vb4)
	(_time 1417426181449 2014.12.01 04:29:41)
	(_source (\./../src/shft_left.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 707e7471782722677523362a727675767677747773)
	(_entity
		(_time 1417426181432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal shift ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_variable (_internal shamt ~extSTD.STANDARD.INTEGER 0 46 (_process 1 )))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_alias((shift)(a)))(_target(3))(_sensitivity(0)))))
			(shift_over(_architecture 1 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3(d_62_0))))))
			(line__56(_architecture 2 0 56 (_assignment (_simple)(_alias((q)(shift)))(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . shft_left 3 -1
	)
)
V 000044 55 6178          1417427604954 alu
(_unit VHDL (alu 0 28 (alu 0 39 ))
	(_version vb4)
	(_time 1417427604955 2014.12.01 04:53:24)
	(_source (\./../src/alu.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0f0d0a0c5a5d1a090b4f57580a0d0a5f0b090a0d)
	(_entity
		(_time 1417427522806)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation logic 0 49 (_entity . alu_logic)
		(_port
			((opcode)(opcode))
			((no_op)(no_op))
			((ari_log)(ari_log))
			((lv)(lv))
			((sixteen)(sixteen))
			((sat)(sat))
			((log_op)(log_op))
			((ari_op)(ari_op))
		)
	)
	(_instantiation l_and 0 52 (_entity . and_64)
		(_port
			((a)(rs1))
			((b)(rs2))
			((q)(and_r))
		)
	)
	(_instantiation l_or 0 53 (_entity . or_64)
		(_port
			((a)(rs1))
			((b)(rs2))
			((q)(or_r))
		)
	)
	(_instantiation l_xor 0 54 (_entity . xor_64)
		(_port
			((a)(rs1))
			((b)(rs2))
			((q)(xor_r))
		)
	)
	(_instantiation l_clz 0 55 (_entity . count_lead_zero)
		(_port
			((a)(rs1))
			((q)(clz_r))
		)
	)
	(_instantiation l_cntb 0 56 (_entity . count_ones)
		(_port
			((a)(rs1))
			((q)(cntb_r))
		)
	)
	(_instantiation l_shft 0 57 (_entity . shft_left)
		(_port
			((a)(rs1))
			((b)(rs2))
			((q)(shft_r))
		)
	)
	(_instantiation add_sub 0 61 (_entity . cla_64)
		(_port
			((a)(rs1))
			((b)(rs2))
			((c_in)(sub))
			((sixteen)(sixteen))
			((sat)(sat))
			((sum)(a_s_r))
			((c_out)(blank))
		)
	)
	(_instantiation mult 0 63 (_entity . multiply)
		(_port
			((a)(rs1))
			((b)(rs2))
			((q)(mult_r))
		)
	)
	(_instantiation absdf 0 64 (_entity . abs_diff)
		(_port
			((a)(rs1))
			((b)(rs2))
			((q)(a_d_r))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal rs1 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal rs2 ~STD_LOGIC_VECTOR{63~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal opcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{63~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal rd ~STD_LOGIC_VECTOR{63~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_signal (_internal and_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal or_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal xor_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal clz_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal cntb_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal shft_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal a_s_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal mult_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal a_d_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal no_op ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal ari_log ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal lv ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal sixteen ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal sat ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal log_op ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal ari_op ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal sub ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal blank ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal log_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal lv_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal ari_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal op_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal nop_r ~STD_LOGIC_VECTOR{63~downto~0}~13 0 46 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_assignment (_simple)(_target(21))(_sensitivity(20(0))(20(1))))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(23))(_sensitivity(5)(6)(7)(8)(9)(10)(19)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(24))(_sensitivity(16)(23)(3)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(25))(_sensitivity(11)(12)(13)(20)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_target(26))(_sensitivity(15)(24)(25)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_target(27))(_sensitivity(14)(26)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 134744072 )
		(771 )
		(515 )
	)
	(_model . alu 6 -1
	)
)
