// Seed: 1564757001
module module_0 #(
    parameter id_1 = 32'd36
) ();
  _id_1 :
  assert property (@(posedge id_1 or 1) id_1)
  else;
  logic [7:0][id_1 : ""] id_2;
  assign id_2 = id_1;
  assign id_2 = id_2;
  assign id_2 = id_2[-1];
  assign id_2 = id_1;
  id_3 :
  assert property (@(-1'b0) 1)
  else $signed(48);
  ;
  always id_3 = id_3;
  wire id_4;
  assign id_3 = 1 === "" - id_4;
  if (1) logic id_5;
  else logic id_6;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
