

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Tue Jul 24 13:54:51 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        kalman_class
* Solution:       solution1
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   11|    9|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|      2|    no    |
        |- Loop 2  |    3|    3|         1|          -|          -|      3|    no    |
        |- Loop 3  |    1|    3|         1|          -|          -| 1 ~ 3 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|      40|    1413|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      26|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     111|    -|
|Register         |        -|      -|     353|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     393|    1550|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |filter_mux_32_32_dEe_U48  |filter_mux_32_32_dEe  |        0|      0|  0|  13|
    |filter_mux_32_32_dEe_U49  |filter_mux_32_32_dEe  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  26|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |i_1_fu_237_p2             |     +    |      0|   0|    9|           2|           1|
    |i_2_fu_454_p2             |     +    |      0|   0|    9|           2|           1|
    |i_3_fu_510_p2             |     +    |      0|   0|    9|           2|           1|
    |shift_2_fu_537_p2         |     +    |      0|   0|   39|          32|          32|
    |Hi_assign_fu_259_p2       |     -    |      0|   0|   15|           6|           6|
    |Lo_assign_fu_269_p2       |     -    |      0|   0|   15|           4|           5|
    |newexp_fu_610_p2          |     -    |      0|   0|   39|          32|          32|
    |p_Val2_2_fu_217_p2        |     -    |      0|   0|   50|           1|          43|
    |tmp_16_fu_298_p2          |     -    |      0|   0|   15|           6|           6|
    |tmp_17_fu_304_p2          |     -    |      0|   0|   15|           6|           6|
    |tmp_18_fu_310_p2          |     -    |      0|   0|   15|           6|           6|
    |tmp_22_fu_339_p2          |     -    |      0|   0|   15|           6|           6|
    |tmp_2_fu_552_p2           |     -    |      0|   0|   39|           1|          32|
    |tmp_4_fu_600_p2           |     -    |      0|   0|   15|           8|           8|
    |p_Result_4_fu_365_p2      |    and   |      0|   0|   43|          43|          43|
    |c_0_fu_481_p3             |   cttz   |      0|  40|   36|          32|           0|
    |cond_fu_371_p2            |   icmp   |      0|   0|    8|           2|           1|
    |exitcond1_fu_231_p2       |   icmp   |      0|   0|    9|           2|           3|
    |exitcond_fu_448_p2        |   icmp   |      0|   0|    8|           2|           2|
    |tmp_13_fu_279_p2          |   icmp   |      0|   0|   20|          32|          32|
    |tmp_1_fu_591_p2           |   icmp   |      0|   0|   20|          32|           5|
    |tmp_7_fu_624_p2           |   icmp   |      0|   0|   24|          43|           1|
    |tmp_8_fu_504_p2           |   icmp   |      0|   0|    8|           2|           2|
    |tmp_25_fu_353_p2          |   lshr   |      0|   0|  156|          43|          43|
    |tmp_26_fu_359_p2          |   lshr   |      0|   0|  156|           2|          43|
    |tmp_s_fu_576_p2           |   lshr   |      0|   0|  156|          43|          43|
    |or_cond_fu_629_p2         |    or    |      0|   0|    2|           1|           1|
    |in_shift_V_2_fu_223_p3    |  select  |      0|   0|   47|           1|          43|
    |in_shift_V_fu_582_p3      |  select  |      0|   0|   47|           1|          43|
    |out_bits_1_V_1_fu_409_p3  |  select  |      0|   0|   32|           1|          32|
    |out_bits_1_V_2_fu_417_p3  |  select  |      0|   0|   32|           1|          32|
    |out_exp_V_fu_657_p3       |  select  |      0|   0|    8|           1|           1|
    |p_Val2_3_fu_377_p3        |  select  |      0|   0|   32|           1|          32|
    |p_Val2_5_fu_649_p3        |  select  |      0|   0|   23|           1|           1|
    |sh_assign_1_fu_558_p3     |  select  |      0|   0|   32|           1|          32|
    |tmp_19_fu_316_p3          |  select  |      0|   0|    6|           1|           6|
    |tmp_20_fu_324_p3          |  select  |      0|   0|   47|           1|          43|
    |tmp_21_fu_331_p3          |  select  |      0|   0|    6|           1|           6|
    |tmp_9_fu_570_p2           |    shl   |      0|   0|  156|          43|          43|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |Total                     |          |      0|  40| 1413|         447|         718|
    +--------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  27|          5|    1|          5|
    |ap_phi_mux_p_Val2_s_phi_fu_192_p4  |  15|          3|   43|        129|
    |ap_phi_mux_shift_1_phi_fu_202_p4   |  15|          3|   32|         96|
    |ap_return                          |   9|          2|   32|         64|
    |i1_reg_147                         |   9|          2|    2|          4|
    |i2_reg_178                         |   9|          2|    2|          4|
    |i_reg_136                          |   9|          2|    2|          4|
    |in_shift_reg_158                   |   9|          2|   43|         86|
    |shift_reg_167                      |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 111|         23|  189|        456|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |ap_return_preg          |  32|   0|   32|          0|
    |c_2_1_fu_92             |  32|   0|   32|          0|
    |c_2_2_fu_96             |  32|   0|   32|          0|
    |c_2_fu_88               |  32|   0|   32|          0|
    |i1_reg_147              |   2|   0|    2|          0|
    |i2_reg_178              |   2|   0|    2|          0|
    |i_reg_136               |   2|   0|    2|          0|
    |in_shift_V_2_reg_693    |  43|   0|   43|          0|
    |in_shift_reg_158        |  43|   0|   43|          0|
    |out_bits_0_V_s_reg_124  |  32|   0|   32|          0|
    |out_bits_1_V_s_reg_112  |  32|   0|   32|          0|
    |p_Result_6_reg_737      |  32|   0|   32|          0|
    |p_Result_s_reg_688      |   1|   0|    1|          0|
    |shift_reg_167           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 353|   0|  353|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_return  | out |   32| ap_ctrl_hs | scaled_fixed2ieee | return value |
|in_V       |  in |   43|   ap_none  |        in_V       |    scalar    |
|prescale   |  in |    6|   ap_none  |      prescale     |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	3  / (!exitcond)
	4  / (exitcond)
4 --> 
	4  / (!tmp_8 & tmp_1)

* FSM state operations: 

 <State 1> : 1.38ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%prescale_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %prescale)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_V_read = call i43 @_ssdm_op_Read.ap_auto.i43(i43 %in_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %in_V_read, i32 42)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:208]
ST_1 : Operation 8 [1/1] (1.05ns)   --->   "%p_Val2_2 = sub i43 0, %in_V_read" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:215]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.32ns)   --->   "%in_shift_V_2 = select i1 %p_Result_s, i43 %p_Val2_2, i43 %in_V_read" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:214]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "br label %.preheader" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:225]

 <State 2> : 4.19ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_1_V_s = phi i32 [ undef, %.preheader.preheader ], [ %out_bits_1_V_1, %_ifconv ]"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%out_bits_0_V_s = phi i32 [ undef, %.preheader.preheader ], [ %out_bits_1_V_2, %_ifconv ]"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader.preheader ], [ %i_1, %_ifconv ]"
ST_2 : Operation 14 [1/1] (0.44ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:225]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_2 : Operation 16 [1/1] (0.54ns)   --->   "%i_1 = add i2 %i, 1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:225]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %0, label %_ifconv" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:225]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i2 %i to i1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:225]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_12, i4 0)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:226]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i5 %tmp_5 to i6" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:226]
ST_2 : Operation 21 [1/1] (0.78ns)   --->   "%Hi_assign = sub i6 -22, %tmp_5_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:226]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%Hi_assign_cast = zext i6 %Hi_assign to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:226]
ST_2 : Operation 23 [1/1] (0.78ns)   --->   "%Lo_assign = sub i5 -5, %tmp_5" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%Lo_assign_cast = zext i5 %Lo_assign to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%tmp_13 = icmp ugt i32 %Lo_assign_cast, %Hi_assign_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_14 = zext i5 %Lo_assign to i6" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_15 = call i43 @llvm.part.select.i43(i43 %in_shift_V_2, i32 42, i32 0)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%tmp_16 = sub i6 %tmp_14, %Hi_assign" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%tmp_17 = sub i6 -22, %tmp_14" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%tmp_18 = sub i6 %Hi_assign, %tmp_14" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_19 = select i1 %tmp_13, i6 %tmp_16, i6 %tmp_18" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_20 = select i1 %tmp_13, i43 %tmp_15, i43 %in_shift_V_2" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_21 = select i1 %tmp_13, i6 %tmp_17, i6 %tmp_14" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_22 = sub i6 -22, %tmp_19" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_23 = zext i6 %tmp_21 to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_24 = zext i6 %tmp_22 to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]
ST_2 : Operation 37 [1/1] (1.46ns) (out node of the LUT)   --->   "%tmp_25 = lshr i43 %tmp_20, %tmp_23" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_26 = lshr i43 -1, %tmp_24" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Result_4 = and i43 %tmp_25, %tmp_26" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns)   --->   "%cond = icmp eq i2 %i, 0" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.41ns)   --->   "%p_Val2_3 = select i1 %cond, i32 %out_bits_0_V_s, i32 %out_bits_1_V_s" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i43 %p_Result_4 to i16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_28, i1 true)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:228]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_3, i17 %tmp_3, i32 15, i32 31)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:228]
ST_2 : Operation 45 [1/1] (0.41ns)   --->   "%out_bits_1_V_1 = select i1 %cond, i32 %out_bits_1_V_s, i32 %p_Result_5" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.41ns)   --->   "%out_bits_1_V_2 = select i1 %cond, i32 %p_Result_5, i32 %out_bits_0_V_s" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:225]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c_2 = alloca i32"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%c_2_1 = alloca i32"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c_2_2 = alloca i32"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i43 %in_shift_V_2 to i11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:231]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_11, i1 true)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:232]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSet.i32.i32.i12.i32.i32(i32 undef, i12 %tmp, i32 20, i32 31)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:232]
ST_2 : Operation 54 [1/1] (0.65ns)   --->   "br label %branch6" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:236]

 <State 3> : 1.54ns
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 0, %0 ], [ %i_2, %branch6.backedge ]"
ST_3 : Operation 56 [1/1] (0.44ns)   --->   "%exitcond = icmp eq i2 %i1, -1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:236]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_3 : Operation 58 [1/1] (0.54ns)   --->   "%i_2 = add i2 %i1, 1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:236]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.preheader, label %1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:236]
ST_3 : Operation 60 [1/1] (0.40ns)   --->   "%p_Val2_4 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %out_bits_0_V_s, i32 %out_bits_1_V_s, i32 %p_Result_6, i2 %i1)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:227]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_4, i32 31, i32 0) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:109->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 62 [1/1] (1.12ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:109->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.58ns)   --->   "switch i2 %i1, label %branch8 [
    i2 0, label %.branch6.backedge_crit_edge
    i2 1, label %branch7
  ]" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_2_2" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %branch6.backedge" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_2_1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %branch6.backedge" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_2" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %branch6.backedge" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:237]
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %branch6"
ST_3 : Operation 71 [1/1] (0.65ns)   --->   "br label %.preheader5" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:243]

 <State 4> : 5.65ns
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in_shift = phi i43 [ %in_shift_V, %"operator<<.exit" ], [ %in_shift_V_2, %.preheader5.preheader ]"
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shift = phi i32 [ %shift_2, %"operator<<.exit" ], [ 0, %.preheader5.preheader ]"
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_3, %"operator<<.exit" ], [ 0, %.preheader5.preheader ]"
ST_4 : Operation 75 [1/1] (0.44ns)   --->   "%tmp_8 = icmp eq i2 %i2, -1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:243]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)"
ST_4 : Operation 77 [1/1] (0.54ns)   --->   "%i_3 = add i2 %i2, 1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:243]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.65ns)   --->   "br i1 %tmp_8, label %.loopexit_ifconv, label %"operator<<.exit"" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:243]
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%c_2_load = load i32* %c_2"
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%c_2_1_load = load i32* %c_2_1"
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%c_2_2_load = load i32* %c_2_2"
ST_4 : Operation 82 [1/1] (0.40ns)   --->   "%sh_assign = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %c_2_1_load, i32 %c_2_2_load, i32 %c_2_load, i2 %i2)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:243]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.01ns)   --->   "%shift_2 = add nsw i32 %sh_assign, %shift" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]
ST_4 : Operation 85 [1/1] (1.01ns)   --->   "%tmp_2 = sub nsw i32 0, %sh_assign" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.41ns)   --->   "%sh_assign_1 = select i1 %isNeg, i32 %tmp_2, i32 %sh_assign" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %sh_assign_1 to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_9 = shl i43 %in_shift, %tmp_6" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_s = lshr i43 %in_shift, %tmp_6" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.46ns) (out node of the LUT)   --->   "%in_shift_V = select i1 %isNeg, i43 %tmp_s, i43 %tmp_9" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.99ns)   --->   "%tmp_1 = icmp eq i32 %sh_assign, 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:250]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.65ns)   --->   "br i1 %tmp_1, label %.preheader5, label %.loopexit_ifconv" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:250]
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%p_Val2_s = phi i43 [ %in_shift, %.preheader5 ], [ %in_shift_V, %"operator<<.exit" ]"
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift, %.preheader5 ], [ %shift_2, %"operator<<.exit" ]"
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%prescale_cast = zext i6 %prescale_read to i8" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:258]
ST_4 : Operation 96 [1/1] (0.76ns)   --->   "%tmp_4 = sub i8 -127, %prescale_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:258]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%tmp_4_cast = zext i8 %tmp_4 to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:258]
ST_4 : Operation 98 [1/1] (1.01ns) (out node of the LUT)   --->   "%newexp = sub i32 %tmp_4_cast, %shift_1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:258]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:264]
ST_4 : Operation 100 [1/1] (1.12ns)   --->   "%tmp_7 = icmp eq i43 %in_V_read, 0" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:264]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_30, %tmp_7" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:264]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %newexp to i8" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:258]
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%phitmp1 = call i23 @_ssdm_op_PartSelect.i23.i43.i32.i32(i43 %p_Val2_s, i32 19, i32 41)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:245]
ST_4 : Operation 104 [1/1] (0.34ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %or_cond, i23 0, i23 %phitmp1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:322->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:274]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.38ns)   --->   "%out_exp_V = select i1 %or_cond, i8 0, i8 %tmp_31" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:275]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_s, i8 %out_exp_V, i23 %p_Val2_5)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:298->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:311->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:332->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:276]
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%result_write_assign = bitcast i32 %p_Result_8 to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:311->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:332->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:276]
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "ret float %result_write_assign" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:277]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read       (read             ) [ 00111]
in_V_read           (read             ) [ 00111]
p_Result_s          (bitselect        ) [ 00111]
p_Val2_2            (sub              ) [ 00000]
in_shift_V_2        (select           ) [ 00111]
StgValue_10         (br               ) [ 01100]
out_bits_1_V_s      (phi              ) [ 00110]
out_bits_0_V_s      (phi              ) [ 00110]
i                   (phi              ) [ 00100]
exitcond1           (icmp             ) [ 00100]
empty               (speclooptripcount) [ 00000]
i_1                 (add              ) [ 01100]
StgValue_17         (br               ) [ 00000]
tmp_12              (trunc            ) [ 00000]
tmp_5               (bitconcatenate   ) [ 00000]
tmp_5_cast          (zext             ) [ 00000]
Hi_assign           (sub              ) [ 00000]
Hi_assign_cast      (zext             ) [ 00000]
Lo_assign           (sub              ) [ 00000]
Lo_assign_cast      (zext             ) [ 00000]
tmp_13              (icmp             ) [ 00000]
tmp_14              (zext             ) [ 00000]
tmp_15              (partselect       ) [ 00000]
tmp_16              (sub              ) [ 00000]
tmp_17              (sub              ) [ 00000]
tmp_18              (sub              ) [ 00000]
tmp_19              (select           ) [ 00000]
tmp_20              (select           ) [ 00000]
tmp_21              (select           ) [ 00000]
tmp_22              (sub              ) [ 00000]
tmp_23              (zext             ) [ 00000]
tmp_24              (zext             ) [ 00000]
tmp_25              (lshr             ) [ 00000]
tmp_26              (lshr             ) [ 00000]
p_Result_4          (and              ) [ 00000]
cond                (icmp             ) [ 00000]
p_Val2_3            (select           ) [ 00000]
tmp_28              (trunc            ) [ 00000]
tmp_3               (bitconcatenate   ) [ 00000]
p_Result_5          (partset          ) [ 00000]
out_bits_1_V_1      (select           ) [ 01100]
out_bits_1_V_2      (select           ) [ 01100]
StgValue_47         (br               ) [ 01100]
c_2                 (alloca           ) [ 00011]
c_2_1               (alloca           ) [ 00011]
c_2_2               (alloca           ) [ 00011]
tmp_11              (trunc            ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
p_Result_6          (partset          ) [ 00010]
StgValue_54         (br               ) [ 00110]
i1                  (phi              ) [ 00010]
exitcond            (icmp             ) [ 00010]
empty_28            (speclooptripcount) [ 00000]
i_2                 (add              ) [ 00110]
StgValue_59         (br               ) [ 00000]
p_Val2_4            (mux              ) [ 00000]
p_Result_7          (partselect       ) [ 00000]
c_0                 (cttz             ) [ 00000]
StgValue_63         (switch           ) [ 00000]
StgValue_64         (store            ) [ 00000]
StgValue_65         (br               ) [ 00000]
StgValue_66         (store            ) [ 00000]
StgValue_67         (br               ) [ 00000]
StgValue_68         (store            ) [ 00000]
StgValue_69         (br               ) [ 00000]
StgValue_70         (br               ) [ 00110]
StgValue_71         (br               ) [ 00011]
in_shift            (phi              ) [ 00001]
shift               (phi              ) [ 00001]
i2                  (phi              ) [ 00001]
tmp_8               (icmp             ) [ 00001]
empty_29            (speclooptripcount) [ 00000]
i_3                 (add              ) [ 00011]
StgValue_78         (br               ) [ 00000]
c_2_load            (load             ) [ 00000]
c_2_1_load          (load             ) [ 00000]
c_2_2_load          (load             ) [ 00000]
sh_assign           (mux              ) [ 00000]
shift_2             (add              ) [ 00011]
isNeg               (bitselect        ) [ 00000]
tmp_2               (sub              ) [ 00000]
sh_assign_1         (select           ) [ 00000]
tmp_6               (zext             ) [ 00000]
tmp_9               (shl              ) [ 00000]
tmp_s               (lshr             ) [ 00000]
in_shift_V          (select           ) [ 00011]
tmp_1               (icmp             ) [ 00001]
StgValue_92         (br               ) [ 00011]
p_Val2_s            (phi              ) [ 00000]
shift_1             (phi              ) [ 00000]
prescale_cast       (zext             ) [ 00000]
tmp_4               (sub              ) [ 00000]
tmp_4_cast          (zext             ) [ 00000]
newexp              (sub              ) [ 00000]
tmp_30              (bitselect        ) [ 00000]
tmp_7               (icmp             ) [ 00000]
or_cond             (or               ) [ 00000]
tmp_31              (trunc            ) [ 00000]
phitmp1             (partselect       ) [ 00000]
p_Val2_5            (select           ) [ 00000]
out_exp_V           (select           ) [ 00000]
p_Result_8          (bitconcatenate   ) [ 00000]
result_write_assign (bitcast          ) [ 00000]
StgValue_108        (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i43"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i43.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i43"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="c_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_2/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="c_2_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_2_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_2_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_2_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="prescale_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="43" slack="0"/>
<pin id="108" dir="0" index="1" bw="43" slack="0"/>
<pin id="109" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="out_bits_1_V_s_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_1_V_s (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_bits_1_V_s_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_bits_1_V_s/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="out_bits_0_V_s_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_0_V_s (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_bits_0_V_s_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_bits_0_V_s/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="in_shift_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="43" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_shift (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="in_shift_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="43" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="43" slack="3"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_shift/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="shift_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="shift_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i2_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_Val2_s_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="43" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_Val2_s_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="43" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="43" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="shift_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="shift_1_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="43" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Val2_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="43" slack="0"/>
<pin id="220" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="in_shift_V_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="43" slack="0"/>
<pin id="226" dir="0" index="2" bw="43" slack="0"/>
<pin id="227" dir="1" index="3" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_shift_V_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="exitcond1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_12_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_5_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="Hi_assign_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Hi_assign/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="Hi_assign_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="Lo_assign_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="Lo_assign_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Lo_assign_cast/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_13_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_14_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_15_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="43" slack="0"/>
<pin id="291" dir="0" index="1" bw="43" slack="1"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_16_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_17_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_18_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_19_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="6" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_20_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="43" slack="0"/>
<pin id="327" dir="0" index="2" bw="43" slack="1"/>
<pin id="328" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_21_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_22_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_23_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_24_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_25_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="43" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_26_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="43" slack="0"/>
<pin id="367" dir="0" index="1" bw="43" slack="0"/>
<pin id="368" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="cond_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="2" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_Val2_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="32" slack="0"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_28_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="43" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="17" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="17" slack="0"/>
<pin id="401" dir="0" index="3" bw="5" slack="0"/>
<pin id="402" dir="0" index="4" bw="6" slack="0"/>
<pin id="403" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="out_bits_1_V_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_bits_1_V_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="out_bits_1_V_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_bits_1_V_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_11_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="43" slack="1"/>
<pin id="427" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Result_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="12" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="0" index="4" bw="6" slack="0"/>
<pin id="442" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="exitcond_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Val2_4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="0" index="2" bw="32" slack="1"/>
<pin id="464" dir="0" index="3" bw="32" slack="1"/>
<pin id="465" dir="0" index="4" bw="2" slack="0"/>
<pin id="466" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Result_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="1" slack="0"/>
<pin id="476" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="c_0_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="StgValue_64_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="StgValue_66_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="StgValue_68_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="1"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_8_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="i_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="c_2_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2_load/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="c_2_1_load_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="2"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2_1_load/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="c_2_2_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2_2_load/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sh_assign_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="32" slack="0"/>
<pin id="529" dir="0" index="3" bw="32" slack="0"/>
<pin id="530" dir="0" index="4" bw="2" slack="0"/>
<pin id="531" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sh_assign/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="shift_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="isNeg_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sh_assign_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="32" slack="0"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_9_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="43" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_s_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="43" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="in_shift_V_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="43" slack="0"/>
<pin id="585" dir="0" index="2" bw="43" slack="0"/>
<pin id="586" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_shift_V/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="prescale_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="3"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="prescale_cast/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="6" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_4_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="newexp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_30_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="43" slack="3"/>
<pin id="626" dir="0" index="1" bw="43" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_cond_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_31_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="phitmp1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="23" slack="0"/>
<pin id="641" dir="0" index="1" bw="43" slack="0"/>
<pin id="642" dir="0" index="2" bw="6" slack="0"/>
<pin id="643" dir="0" index="3" bw="7" slack="0"/>
<pin id="644" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp1/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="p_Val2_5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="23" slack="0"/>
<pin id="652" dir="0" index="2" bw="23" slack="0"/>
<pin id="653" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="out_exp_V_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="0" index="2" bw="8" slack="0"/>
<pin id="661" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_Result_8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="3"/>
<pin id="668" dir="0" index="2" bw="8" slack="0"/>
<pin id="669" dir="0" index="3" bw="23" slack="0"/>
<pin id="670" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="result_write_assign_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_write_assign/4 "/>
</bind>
</comp>

<comp id="678" class="1005" name="prescale_read_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="3"/>
<pin id="680" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="in_V_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="43" slack="3"/>
<pin id="685" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="p_Result_s_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="3"/>
<pin id="690" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="693" class="1005" name="in_shift_V_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="43" slack="1"/>
<pin id="695" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="in_shift_V_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="i_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="0"/>
<pin id="706" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="out_bits_1_V_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_bits_1_V_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="out_bits_1_V_2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_bits_1_V_2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="c_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="725" class="1005" name="c_2_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_2_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="c_2_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_2_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="p_Result_6_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="745" class="1005" name="i_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="0"/>
<pin id="747" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="i_3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="shift_2_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

<comp id="763" class="1005" name="in_shift_V_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="43" slack="0"/>
<pin id="765" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opset="in_shift_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="198"><net_src comp="161" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="208"><net_src comp="171" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="106" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="106" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="209" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="106" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="140" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="140" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="140" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="247" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="269" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="285" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="259" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="285" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="259" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="285" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="279" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="298" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="279" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="289" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="279" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="304" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="285" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="316" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="331" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="324" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="345" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="349" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="353" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="140" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="16" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="128" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="116" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="365" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="404"><net_src comp="44" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="377" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="389" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="414"><net_src comp="371" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="116" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="397" pin="5"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="371" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="397" pin="5"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="128" pin="4"/><net_sink comp="417" pin=2"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="42" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="443"><net_src comp="54" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="14" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="428" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="436" pin=4"/></net>

<net id="452"><net_src comp="151" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="151" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="124" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="112" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="151" pin="4"/><net_sink comp="460" pin=4"/></net>

<net id="477"><net_src comp="64" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="460" pin="5"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="36" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="471" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="481" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="481" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="182" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="182" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="532"><net_src comp="62" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="519" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="522" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="535"><net_src comp="516" pin="1"/><net_sink comp="525" pin=3"/></net>

<net id="536"><net_src comp="182" pin="4"/><net_sink comp="525" pin=4"/></net>

<net id="541"><net_src comp="525" pin="5"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="171" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="537" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="549"><net_src comp="70" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="525" pin="5"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="48" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="36" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="525" pin="5"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="544" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="525" pin="5"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="161" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="161" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="566" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="544" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="570" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="590"><net_src comp="582" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="595"><net_src comp="525" pin="5"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="202" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="70" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="48" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="12" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="616" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="610" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="76" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="192" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="78" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="80" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="654"><net_src comp="629" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="82" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="639" pin="4"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="629" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="84" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="635" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="671"><net_src comp="86" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="657" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="673"><net_src comp="649" pin="3"/><net_sink comp="665" pin=3"/></net>

<net id="677"><net_src comp="665" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="100" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="686"><net_src comp="106" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="691"><net_src comp="209" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="696"><net_src comp="223" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="707"><net_src comp="237" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="712"><net_src comp="409" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="717"><net_src comp="417" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="722"><net_src comp="88" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="728"><net_src comp="92" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="734"><net_src comp="96" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="740"><net_src comp="436" pin="5"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="460" pin=3"/></net>

<net id="748"><net_src comp="454" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="756"><net_src comp="510" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="761"><net_src comp="537" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="766"><net_src comp="582" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
		in_shift_V_2 : 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_17 : 2
		tmp_12 : 1
		tmp_5 : 2
		tmp_5_cast : 3
		Hi_assign : 4
		Hi_assign_cast : 5
		Lo_assign : 3
		Lo_assign_cast : 4
		tmp_13 : 6
		tmp_14 : 4
		tmp_16 : 5
		tmp_17 : 5
		tmp_18 : 5
		tmp_19 : 7
		tmp_20 : 7
		tmp_21 : 7
		tmp_22 : 8
		tmp_23 : 8
		tmp_24 : 9
		tmp_25 : 9
		tmp_26 : 10
		p_Result_4 : 11
		cond : 1
		p_Val2_3 : 2
		tmp_28 : 11
		tmp_3 : 12
		p_Result_5 : 13
		out_bits_1_V_1 : 14
		out_bits_1_V_2 : 14
		tmp : 1
		p_Result_6 : 2
	State 3
		exitcond : 1
		i_2 : 1
		StgValue_59 : 2
		p_Val2_4 : 1
		p_Result_7 : 2
		c_0 : 3
		StgValue_63 : 1
		StgValue_64 : 4
		StgValue_66 : 4
		StgValue_68 : 4
	State 4
		tmp_8 : 1
		i_3 : 1
		StgValue_78 : 2
		sh_assign : 1
		shift_2 : 2
		isNeg : 2
		tmp_2 : 2
		sh_assign_1 : 3
		tmp_6 : 4
		tmp_9 : 5
		tmp_s : 5
		in_shift_V : 6
		tmp_1 : 2
		StgValue_92 : 3
		p_Val2_s : 7
		shift_1 : 4
		tmp_4 : 1
		tmp_4_cast : 2
		newexp : 5
		tmp_30 : 6
		or_cond : 7
		tmp_31 : 6
		phitmp1 : 8
		p_Val2_5 : 9
		out_exp_V : 7
		p_Result_8 : 10
		result_write_assign : 11
		StgValue_108 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |       tmp_25_fu_353       |    0    |   156   |
|   lshr   |       tmp_26_fu_359       |    0    |    13   |
|          |        tmp_s_fu_576       |    0    |   156   |
|----------|---------------------------|---------|---------|
|          |    in_shift_V_2_fu_223    |    0    |    47   |
|          |       tmp_19_fu_316       |    0    |    6    |
|          |       tmp_20_fu_324       |    0    |    47   |
|          |       tmp_21_fu_331       |    0    |    6    |
|          |      p_Val2_3_fu_377      |    0    |    32   |
|  select  |   out_bits_1_V_1_fu_409   |    0    |    32   |
|          |   out_bits_1_V_2_fu_417   |    0    |    32   |
|          |     sh_assign_1_fu_558    |    0    |    32   |
|          |     in_shift_V_fu_582     |    0    |    47   |
|          |      p_Val2_5_fu_649      |    0    |    23   |
|          |      out_exp_V_fu_657     |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      p_Val2_2_fu_217      |    0    |    50   |
|          |      Hi_assign_fu_259     |    0    |    15   |
|          |      Lo_assign_fu_269     |    0    |    15   |
|          |       tmp_16_fu_298       |    0    |    15   |
|    sub   |       tmp_17_fu_304       |    0    |    15   |
|          |       tmp_18_fu_310       |    0    |    15   |
|          |       tmp_22_fu_339       |    0    |    15   |
|          |        tmp_2_fu_552       |    0    |    39   |
|          |        tmp_4_fu_600       |    0    |    15   |
|          |       newexp_fu_610       |    0    |    39   |
|----------|---------------------------|---------|---------|
|    shl   |        tmp_9_fu_570       |    0    |   156   |
|----------|---------------------------|---------|---------|
|          |      exitcond1_fu_231     |    0    |    8    |
|          |       tmp_13_fu_279       |    0    |    11   |
|          |        cond_fu_371        |    0    |    8    |
|   icmp   |      exitcond_fu_448      |    0    |    8    |
|          |        tmp_8_fu_504       |    0    |    8    |
|          |        tmp_1_fu_591       |    0    |    20   |
|          |        tmp_7_fu_624       |    0    |    24   |
|----------|---------------------------|---------|---------|
|   cttz   |         c_0_fu_481        |    40   |    36   |
|----------|---------------------------|---------|---------|
|          |         i_1_fu_237        |    0    |    9    |
|    add   |         i_2_fu_454        |    0    |    9    |
|          |         i_3_fu_510        |    0    |    9    |
|          |       shift_2_fu_537      |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |     p_Result_4_fu_365     |    0    |    43   |
|----------|---------------------------|---------|---------|
|    mux   |      p_Val2_4_fu_460      |    0    |    13   |
|          |      sh_assign_fu_525     |    0    |    13   |
|----------|---------------------------|---------|---------|
|    or    |       or_cond_fu_629      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | prescale_read_read_fu_100 |    0    |    0    |
|          |   in_V_read_read_fu_106   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     p_Result_s_fu_209     |    0    |    0    |
| bitselect|        isNeg_fu_544       |    0    |    0    |
|          |       tmp_30_fu_616       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_12_fu_243       |    0    |    0    |
|   trunc  |       tmp_28_fu_385       |    0    |    0    |
|          |       tmp_11_fu_425       |    0    |    0    |
|          |       tmp_31_fu_635       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_5_fu_247       |    0    |    0    |
|bitconcatenate|        tmp_3_fu_389       |    0    |    0    |
|          |         tmp_fu_428        |    0    |    0    |
|          |     p_Result_8_fu_665     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     tmp_5_cast_fu_255     |    0    |    0    |
|          |   Hi_assign_cast_fu_265   |    0    |    0    |
|          |   Lo_assign_cast_fu_275   |    0    |    0    |
|          |       tmp_14_fu_285       |    0    |    0    |
|   zext   |       tmp_23_fu_345       |    0    |    0    |
|          |       tmp_24_fu_349       |    0    |    0    |
|          |        tmp_6_fu_566       |    0    |    0    |
|          |    prescale_cast_fu_597   |    0    |    0    |
|          |     tmp_4_cast_fu_606     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_15_fu_289       |    0    |    0    |
|partselect|     p_Result_7_fu_471     |    0    |    0    |
|          |       phitmp1_fu_639      |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |     p_Result_5_fu_397     |    0    |    0    |
|          |     p_Result_6_fu_436     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    40   |   1286  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     c_2_1_reg_725    |   32   |
|     c_2_2_reg_731    |   32   |
|      c_2_reg_719     |   32   |
|      i1_reg_147      |    2   |
|      i2_reg_178      |    2   |
|      i_1_reg_704     |    2   |
|      i_2_reg_745     |    2   |
|      i_3_reg_753     |    2   |
|       i_reg_136      |    2   |
|   in_V_read_reg_683  |   43   |
| in_shift_V_2_reg_693 |   43   |
|  in_shift_V_reg_763  |   43   |
|   in_shift_reg_158   |   43   |
|out_bits_0_V_s_reg_124|   32   |
|out_bits_1_V_1_reg_709|   32   |
|out_bits_1_V_2_reg_714|   32   |
|out_bits_1_V_s_reg_112|   32   |
|  p_Result_6_reg_737  |   32   |
|  p_Result_s_reg_688  |    1   |
|   p_Val2_s_reg_189   |   43   |
| prescale_read_reg_678|    6   |
|    shift_1_reg_199   |   32   |
|    shift_2_reg_758   |   32   |
|     shift_reg_167    |   32   |
+----------------------+--------+
|         Total        |   586  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| out_bits_1_V_s_reg_112 |  p0  |   2  |  32  |   64   ||    9    |
| out_bits_0_V_s_reg_124 |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   128  ||  1.312  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |  1286  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   586  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   626  |  1304  |
+-----------+--------+--------+--------+
