// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IDU(	// @[<stdin>:1512:10]
  input  [31:0] io_inst,	// @[playground/src/IDU.scala:9:14]
  output [4:0]  io_rs1,	// @[playground/src/IDU.scala:9:14]
                io_rs2,	// @[playground/src/IDU.scala:9:14]
                io_rd,	// @[playground/src/IDU.scala:9:14]
  output        io_rd_en,	// @[playground/src/IDU.scala:9:14]
                io_csr_en,	// @[playground/src/IDU.scala:9:14]
  output [63:0] io_imm,	// @[playground/src/IDU.scala:9:14]
  output [4:0]  io_alu_op,	// @[playground/src/IDU.scala:9:14]
  output [2:0]  io_alu_sel_a,	// @[playground/src/IDU.scala:9:14]
                io_alu_sel_b,	// @[playground/src/IDU.scala:9:14]
  output        io_isEbreak,	// @[playground/src/IDU.scala:9:14]
                io_memvalid,	// @[playground/src/IDU.scala:9:14]
                io_memwen,	// @[playground/src/IDU.scala:9:14]
  output [7:0]  io_memwmask,	// @[playground/src/IDU.scala:9:14]
  output [2:0]  io_memsext,	// @[playground/src/IDU.scala:9:14]
  output        io_isword,	// @[playground/src/IDU.scala:9:14]
                io_rrs1,	// @[playground/src/IDU.scala:9:14]
                io_rrs2	// @[playground/src/IDU.scala:9:14]
);

  reg  [63:0] casez_tmp;	// @[playground/src/IDU.scala:147:35]
  wire [9:0]  _GEN = {io_inst[14:12], io_inst[6:0]};	// @[playground/src/IDU.scala:44:14]
  wire        _GEN_0 = io_inst[6:0] == 7'h37;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_1 = io_inst[6:0] == 7'h17;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_2 = _GEN == 10'h83;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_3 = _GEN == 10'h283;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_4 = _GEN == 10'h3;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_5 = _GEN == 10'h203;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_6 = _GEN == 10'h103;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_7 = _GEN == 10'h303;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_8 = _GEN == 10'h183;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_9 = _GEN == 10'h13;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_10 = _GEN == 10'h113;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_11 = _GEN == 10'h193;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_12 = _GEN == 10'h67;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_13 = _GEN == 10'h1B;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire [15:0] _GEN_14 = {io_inst[31:26], io_inst[14:12], io_inst[6:0]};	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_15 = _GEN_14 == 16'h4293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_16 = _GEN == 10'h393;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_17 = _GEN == 10'h313;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_18 = _GEN == 10'h213;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_19 = _GEN_14 == 16'h93;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_20 = _GEN_14 == 16'h293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_21 = _GEN_14 == 16'h9B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_22 = _GEN_14 == 16'h429B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_23 = _GEN_14 == 16'h29B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_24 = io_inst[6:0] == 7'h6F;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_25 = _GEN == 10'h23;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_26 = _GEN == 10'hA3;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_27 = _GEN == 10'h123;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_28 = _GEN == 10'h1A3;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire [16:0] _GEN_29 = {io_inst[31:25], io_inst[14:12], io_inst[6:0]};	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_30 = _GEN_29 == 17'h33;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_31 = _GEN_29 == 17'h8033;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_32 = _GEN_29 == 17'h3B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_33 = _GEN_29 == 17'h803B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_34 = _GEN_29 == 17'hB3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_35 = _GEN_29 == 17'hBB;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_36 = _GEN_29 == 17'h3B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_37 = _GEN_29 == 17'h1B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_38 = _GEN_29 == 17'h333;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_39 = _GEN_29 == 17'h233;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_40 = _GEN_29 == 17'h433;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_41 = _GEN_29 == 17'h4B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_42 = _GEN_29 == 17'h43B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_43 = _GEN_29 == 17'h5B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_44 = _GEN_29 == 17'h6B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_45 = _GEN_29 == 17'h633;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_46 = _GEN_29 == 17'h63B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_47 = _GEN_29 == 17'h6BB;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_48 = _GEN_29 == 17'h733;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_49 = _GEN_29 == 17'h7B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_50 = _GEN_29 == 17'h73B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_51 = _GEN_29 == 17'h7BB;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_52 = _GEN_29 == 17'h133;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_53 = _GEN_29 == 17'h82B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_54 = _GEN_29 == 17'h82BB;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_55 = _GEN_29 == 17'h2B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_56 = _GEN_29 == 17'h2BB;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_57 = _GEN == 10'h63;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_58 = _GEN == 10'hE3;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_59 = _GEN == 10'h2E3;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_60 = _GEN == 10'h263;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_61 = _GEN == 10'h363;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_62 = _GEN == 10'h3E3;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_63 = _GEN == 10'h173;	// @[playground/src/IDU.scala:44:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_64 = _GEN == 10'hF3;	// @[playground/src/IDU.scala:44:14, :45:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_65 = _GEN_63 | _GEN_64;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_66 = _GEN_57 | _GEN_58 | _GEN_59 | _GEN_60 | _GEN_61 | _GEN_62;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_67 =
    _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_34 | _GEN_35 | _GEN_36 | _GEN_37
    | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41 | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45
    | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49 | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53
    | _GEN_54 | _GEN_55 | _GEN_56;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_68 = _GEN_21 | _GEN_22 | _GEN_23;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_69 = _GEN_19 | _GEN_20 | _GEN_68;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_70 =
    _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10
    | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_69;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_71 = _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_72 = _GEN_16 | _GEN_17 | _GEN_18;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_73 =
    _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10
    | _GEN_11 | _GEN_12 | _GEN_13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_74 = _GEN_0 | _GEN_1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_75 =
    _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18
    | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_22 | _GEN_23 | _GEN_24;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_76 =
    _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
    | _GEN_75;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_77 = _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  always_comb begin	// @[playground/src/IDU.scala:147:35]
    casez (_GEN_74
             ? 3'h3
             : _GEN_73
                 ? 3'h1
                 : _GEN_15
                     ? 3'h0
                     : _GEN_72
                         ? 3'h1
                         : _GEN_69
                             ? 3'h0
                             : _GEN_24
                                 ? 3'h2
                                 : _GEN_71 ? 3'h4 : _GEN_67 | ~_GEN_66 ? 3'h0 : 3'h5)	// @[playground/src/IDU.scala:147:35, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
      3'b000:
        casez_tmp = 64'h0;	// @[playground/src/IDU.scala:147:35]
      3'b001:
        casez_tmp = {{52{io_inst[31]}}, io_inst[31:20]};	// @[playground/src/IDU.scala:137:{17,22,39,53}, :147:35]
      3'b010:
        casez_tmp =
          {{44{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0};	// @[playground/src/IDU.scala:137:39, :138:{42,59,72}, :139:17, :147:35, src/main/scala/chisel3/util/Mux.scala:141:16]
      3'b011:
        casez_tmp = {{32{io_inst[31]}}, io_inst[31:12], 12'h0};	// @[playground/src/IDU.scala:137:39, :141:{17,22,53}, :147:35]
      3'b100:
        casez_tmp = {{52{io_inst[31]}}, io_inst[31:25], io_inst[11:7]};	// @[playground/src/IDU.scala:41:20, :142:29, :143:{17,22,40}, :147:35]
      3'b101:
        casez_tmp = {{52{io_inst[31]}}, io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0};	// @[playground/src/IDU.scala:137:39, :144:{42,54,71}, :145:17, :147:35, src/main/scala/chisel3/util/Mux.scala:141:16]
      3'b110:
        casez_tmp = 64'h0;	// @[playground/src/IDU.scala:147:35]
      default:
        casez_tmp = 64'h0;	// @[playground/src/IDU.scala:147:35]
    endcase	// @[playground/src/IDU.scala:147:35, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  end // always_comb
  assign io_rs1 = io_inst[19:15];	// @[<stdin>:1512:10, playground/src/IDU.scala:39:20]
  assign io_rs2 = io_inst[24:20];	// @[<stdin>:1512:10, playground/src/IDU.scala:40:20]
  assign io_rd = io_inst[11:7];	// @[<stdin>:1512:10, playground/src/IDU.scala:41:20]
  assign io_rd_en = _GEN_76 | ~_GEN_71 & (_GEN_67 | ~_GEN_66 & (_GEN_63 | _GEN_64));	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_csr_en = _GEN == 10'h173 | _GEN == 10'hF3;	// @[<stdin>:1512:10, playground/src/IDU.scala:44:14, :45:14, src/main/scala/chisel3/util/Mux.scala:141:16]
  assign io_imm = casez_tmp;	// @[<stdin>:1512:10, playground/src/IDU.scala:147:35]
  assign io_alu_op =
    _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
    | _GEN_9
      ? 5'h1
      : _GEN_10
          ? 5'h4
          : _GEN_11
              ? 5'h5
              : _GEN_12
                  ? 5'h3
                  : _GEN_13
                      ? 5'h1
                      : _GEN_15
                          ? 5'h6
                          : _GEN_16
                              ? 5'h9
                              : _GEN_17
                                  ? 5'hA
                                  : _GEN_18
                                      ? 5'hB
                                      : _GEN_19
                                          ? 5'h8
                                          : _GEN_20
                                              ? 5'h7
                                              : _GEN_21
                                                  ? 5'h8
                                                  : _GEN_22
                                                      ? 5'h14
                                                      : _GEN_23
                                                          ? 5'h15
                                                          : _GEN_24
                                                              ? 5'h3
                                                              : _GEN_25 | _GEN_26
                                                                | _GEN_27 | _GEN_28
                                                                | _GEN_30
                                                                  ? 5'h1
                                                                  : _GEN_31
                                                                      ? 5'hC
                                                                      : _GEN_32
                                                                          ? 5'h1
                                                                          : _GEN_33
                                                                              ? 5'hC
                                                                              : _GEN_34
                                                                                | _GEN_35
                                                                                  ? 5'h8
                                                                                  : _GEN_36
                                                                                      ? 5'h9
                                                                                      : _GEN_37
                                                                                          ? 5'h5
                                                                                          : _GEN_38
                                                                                              ? 5'hA
                                                                                              : _GEN_39
                                                                                                  ? 5'hB
                                                                                                  : _GEN_40
                                                                                                      ? 5'hD
                                                                                                      : _GEN_41
                                                                                                          ? 5'hE
                                                                                                          : _GEN_42
                                                                                                              ? 5'hD
                                                                                                              : _GEN_43
                                                                                                                  ? 5'h13
                                                                                                                  : _GEN_44
                                                                                                                      ? 5'h10
                                                                                                                      : _GEN_45
                                                                                                                        | _GEN_46
                                                                                                                          ? 5'hF
                                                                                                                          : _GEN_47
                                                                                                                              ? 5'h10
                                                                                                                              : _GEN_48
                                                                                                                                  ? 5'h12
                                                                                                                                  : _GEN_49
                                                                                                                                      ? 5'h11
                                                                                                                                      : _GEN_50
                                                                                                                                          ? 5'h16
                                                                                                                                          : _GEN_51
                                                                                                                                              ? 5'h17
                                                                                                                                              : _GEN_52
                                                                                                                                                  ? 5'h4
                                                                                                                                                  : _GEN_53
                                                                                                                                                      ? 5'h6
                                                                                                                                                      : _GEN_54
                                                                                                                                                          ? 5'h14
                                                                                                                                                          : _GEN_55
                                                                                                                                                              ? 5'h7
                                                                                                                                                              : _GEN_56
                                                                                                                                                                  ? 5'h15
                                                                                                                                                                  : {4'h0,
                                                                                                                                                                     _GEN_57
                                                                                                                                                                       | _GEN_58
                                                                                                                                                                       | _GEN_59
                                                                                                                                                                       | _GEN_60
                                                                                                                                                                       | _GEN_61
                                                                                                                                                                       | _GEN_62
                                                                                                                                                                       | _GEN_65};	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_alu_sel_a =
    _GEN_0
      ? 3'h0
      : _GEN_1
          ? 3'h3
          : _GEN_70
              ? 3'h1
              : _GEN_24
                  ? 3'h3
                  : _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_67
                      ? 3'h1
                      : _GEN_66 ? 3'h3 : _GEN_65 ? 3'h6 : 3'h0;	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_alu_sel_b =
    _GEN_0 | _GEN_1 | _GEN_73
      ? 3'h4
      : _GEN_15
          ? 3'h5
          : _GEN_72
              ? 3'h4
              : _GEN_69
                  ? 3'h5
                  : _GEN_24 | _GEN_71 ? 3'h4 : _GEN_67 ? 3'h2 : {_GEN_66, 2'h0};	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_isEbreak = io_inst == 32'h100073;	// @[<stdin>:1512:10, playground/src/IDU.scala:167:16]
  assign io_memvalid =
    ~_GEN_74
    & (_GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | ~_GEN_75 & _GEN_77);	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_memwen = ~_GEN_76 & _GEN_77;	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_memwmask =
    _GEN_76 ? 8'h0 : _GEN_25 ? 8'h1 : _GEN_26 ? 8'h3 : _GEN_27 ? 8'hF : {8{_GEN_28}};	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_memsext =
    _GEN_74
      ? 3'h6
      : _GEN_2
          ? 3'h4
          : _GEN_3
              ? 3'h1
              : _GEN_4 ? 3'h3 : _GEN_5 ? 3'h0 : _GEN_6 ? 3'h5 : {~_GEN_7, 2'h2};	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_isword =
    ~(_GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
      | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12)
    & (_GEN_13 | ~(_GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20)
       & (_GEN_68 | ~(_GEN_24 | _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_30 | _GEN_31)
          & (_GEN_32 | _GEN_33 | ~_GEN_34
             & (_GEN_35 | ~(_GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41)
                & (_GEN_42 | ~(_GEN_43 | _GEN_44 | _GEN_45)
                   & (_GEN_46 | _GEN_47 | ~(_GEN_48 | _GEN_49)
                      & (_GEN_50 | _GEN_51 | ~(_GEN_52 | _GEN_53)
                         & (_GEN_54 | ~_GEN_55 & _GEN_56))))))));	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_rrs1 =
    ~_GEN_74
    & (_GEN_70 | ~_GEN_24
       & (_GEN_25 | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33
          | _GEN_34 | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
          | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
          | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56 | _GEN_57
          | _GEN_58 | _GEN_59 | _GEN_60 | _GEN_61 | _GEN_62 | _GEN_63 | _GEN_64));	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_rrs2 =
    ~_GEN_76
    & (_GEN_25 | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33
       | _GEN_34 | _GEN_35 | _GEN_36 | _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41
       | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45 | _GEN_46 | _GEN_47 | _GEN_48 | _GEN_49
       | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56 | _GEN_57
       | _GEN_58 | _GEN_59 | _GEN_60 | _GEN_61 | _GEN_62);	// @[<stdin>:1512:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
endmodule

