Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot testbench_wrapper_tb_func_synth xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.testbench_PG_0_0_enabler_2bit
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_0
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_1
Compiling module xil_defaultlib.testbench_PG_0_0_max4to1_32bit
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.testbench_PG_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_PG_0_0_PG
Compiling module xil_defaultlib.testbench_PG_0_0
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_plus_8
Compiling module xil_defaultlib.testbench_QA_0_0_plus_9
Compiling module xil_defaultlib.testbench_QA_0_0_multiply
Compiling module xil_defaultlib.testbench_QA_0_0_plus
Compiling module xil_defaultlib.testbench_QA_0_0_plus_7
Compiling module xil_defaultlib.testbench_QA_0_0_multiply_0
Compiling module xil_defaultlib.testbench_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_6
Compiling module xil_defaultlib.testbench_QA_0_0_QA
Compiling module xil_defaultlib.testbench_QA_0_0
Compiling module xil_defaultlib.AGENT_imp_N4KR90
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.testbench_CU_0_0_CU
Compiling module xil_defaultlib.testbench_CU_0_0
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit_1
Compiling module xil_defaultlib.testbench_RD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit_2
Compiling module xil_defaultlib.testbench_RD_0_0_analyzer
Compiling module xil_defaultlib.testbench_RD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_RD
Compiling module xil_defaultlib.testbench_RD_0_0
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.testbench_SD_0_0_gsg
Compiling module xil_defaultlib.testbench_SD_0_0_plus_8
Compiling module xil_defaultlib.testbench_SD_0_0_plus_9
Compiling module xil_defaultlib.testbench_SD_0_0_multiply
Compiling module xil_defaultlib.testbench_SD_0_0_plus_6
Compiling module xil_defaultlib.testbench_SD_0_0_plus_7
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_0
Compiling module xil_defaultlib.testbench_SD_0_0_plus_4
Compiling module xil_defaultlib.testbench_SD_0_0_plus_5
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_1
Compiling module xil_defaultlib.testbench_SD_0_0_plus
Compiling module xil_defaultlib.testbench_SD_0_0_plus_3
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_2
Compiling module xil_defaultlib.testbench_SD_0_0_SD
Compiling module xil_defaultlib.testbench_SD_0_0
Compiling module xil_defaultlib.EV_imp_1OQLYJF
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.testbench_Action_RAM_0_0
Compiling module xil_defaultlib.testbench_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_1JHO79W
Compiling module xil_defaultlib.testbench_Action_RAM_1_0
Compiling module xil_defaultlib.testbench_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_B5WGKQ
Compiling module xil_defaultlib.testbench_Action_RAM_2_0
Compiling module xil_defaultlib.testbench_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_1I49MUH
Compiling module xil_defaultlib.testbench_Action_RAM_3_0
Compiling module xil_defaultlib.testbench_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_CFDBYV
Compiling module xil_defaultlib.RAM_Block_imp_QKQT90
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_wrapper
Compiling module xil_defaultlib.testbench_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_wrapper_tb_func_synth
