system-verilog-learning

In Test bench,
*All initial begins are run parallely.
*Inside the initial begin line by line execution happen

*Logic Keyword have 4 state
    - 1
    - 0
    - x --> Undefined value
    - z --> High Impedance