#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 928826 on Thu Jun  5 18:17:50 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Jun 07 13:02:20 2014
# Process ID: 5516
# Log file: C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.runs/impl_1/kc705_ethernet_rgmii_example_design.vdi
# Journal file: C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source kc705_ethernet_rgmii_example_design.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Feature available: Internal_bitstream
Parsing XDC File [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:109]
INFO: [Timing 38-2] Deriving generated clocks [C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:109]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 971.508 ; gain = 457.988
Finished Parsing XDC File [C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.dcp'
Parsing XDC File [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30]
Finished Parsing XDC File [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc]
Finished Parsing XDC File [C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 42 instances

link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 982.137 ; gain = 787.586
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 982.656 ; gain = 0.520

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21e7307ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 982.656 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 166 cells.
Phase 2 Constant Propagation | Checksum: 1b0110ba7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 982.656 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 411 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 101 unconnected cells.
Phase 3 Sweep | Checksum: 1ce1f804d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 982.656 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ce1f804d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 982.656 ; gain = 0.000
Implement Debug Cores | Checksum: 125912018
Logic Optimization | Checksum: 125912018

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1487f7b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1059.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1487f7b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1059.137 ; gain = 76.480
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1059.137 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f9747880

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: f8de8568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: f8de8568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: f8de8568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 143e475e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 143e475e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: f8de8568

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1059.137 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: f8de8568

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: f8de8568

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 5d4685b4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a84c762c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 19c758b95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: c803030e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: cc98f19c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 19a93da92

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 19a93da92

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 251297c8b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1a8eca852

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1a8eca852

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1a8eca852

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19ccc3c17

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19ccc3c17

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19c198278

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 17be2ea16

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1672b1632

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1a6665b54

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: f3eaef95

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: f3eaef95

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 4 Detail Placement | Checksum: f3eaef95

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1872df626

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.535. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 16502b286

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 16502b286

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 16502b286

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 16502b286

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 16502b286

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1ad988ecb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1ad988ecb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000
Ending Placer Task | Checksum: 116c1a56a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1059.137 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1059.137 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1059.137 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b609c65e

Time (s): cpu = 00:02:42 ; elapsed = 00:02:17 . Memory (MB): peak = 1299.438 ; gain = 210.008

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b609c65e

Time (s): cpu = 00:02:42 ; elapsed = 00:02:17 . Memory (MB): peak = 1299.438 ; gain = 210.008
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 108184581

Time (s): cpu = 00:02:51 ; elapsed = 00:02:24 . Memory (MB): peak = 1350.180 ; gain = 260.750
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.479  | TNS=0      | WHS=-0.489 | THS=-194   |

Phase 2 Router Initialization | Checksum: 108184581

Time (s): cpu = 00:02:54 ; elapsed = 00:02:26 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12315637c

Time (s): cpu = 00:02:56 ; elapsed = 00:02:27 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: bbb9e0db

Time (s): cpu = 00:03:01 ; elapsed = 00:02:30 . Memory (MB): peak = 1350.180 ; gain = 260.750
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.479  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bbb9e0db

Time (s): cpu = 00:03:01 ; elapsed = 00:02:30 . Memory (MB): peak = 1350.180 ; gain = 260.750
Phase 4 Rip-up And Reroute | Checksum: bbb9e0db

Time (s): cpu = 00:03:01 ; elapsed = 00:02:30 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: bbb9e0db

Time (s): cpu = 00:03:03 ; elapsed = 00:02:31 . Memory (MB): peak = 1350.180 ; gain = 260.750
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.479  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: bbb9e0db

Time (s): cpu = 00:03:03 ; elapsed = 00:02:31 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: bbb9e0db

Time (s): cpu = 00:03:03 ; elapsed = 00:02:31 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: bbb9e0db

Time (s): cpu = 00:03:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1350.180 ; gain = 260.750
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.476  | TNS=0      | WHS=0.077  | THS=0      |

Phase 7 Post Hold Fix | Checksum: bbb9e0db

Time (s): cpu = 00:03:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.200014 %
  Global Horizontal Routing Utilization  = 0.228254 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: bbb9e0db

Time (s): cpu = 00:03:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: bbb9e0db

Time (s): cpu = 00:03:05 ; elapsed = 00:02:32 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 128905aa4

Time (s): cpu = 00:03:06 ; elapsed = 00:02:33 . Memory (MB): peak = 1350.180 ; gain = 260.750

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.476  | TNS=0      | WHS=0.077  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 128905aa4

Time (s): cpu = 00:03:06 ; elapsed = 00:02:33 . Memory (MB): peak = 1350.180 ; gain = 260.750
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 128905aa4

Time (s): cpu = 00:00:00 ; elapsed = 00:02:33 . Memory (MB): peak = 1350.180 ; gain = 260.750

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:33 . Memory (MB): peak = 1350.180 ; gain = 260.750
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:10 ; elapsed = 00:02:36 . Memory (MB): peak = 1350.180 ; gain = 291.043
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1350.180 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.runs/impl_1/kc705_ethernet_rgmii_example_design_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kc705_ethernet_rgmii_example_design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:57 ; elapsed = 00:01:56 . Memory (MB): peak = 1675.188 ; gain = 311.281
INFO: [Common 17-206] Exiting Vivado at Sat Jun 07 13:08:27 2014...
