Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  1 19:47:34 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file component_mapper_control_sets_placed.rpt
| Design       : component_mapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | communication/p_0_in[3]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[4]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[5]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[6]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[9]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[7]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[8]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[0]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[1]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[2]  |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[14] |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[12] |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[11] |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[15] |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[13] |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/p_0_in[10] |                  |                1 |              1 |
|  clk_IBUF_BUFG | communication/buf_in1    | ss_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG |                          |                  |               10 |             17 |
+----------------+--------------------------+------------------+------------------+----------------+


