<h2 id="id-2018-01-10Meetingnotes-Date">Date</h2><p><time datetime="2018-01-10" class="date-past">10 Jan 2018</time></p><h2 id="id-2018-01-10Meetingnotes-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="6245027a2e101c006a8e1370" href="https://arterisip.atlassian.net/wiki/people/6245027a2e101c006a8e1370?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">alexis boutillier (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b37fb2e101c006a910661" href="https://arterisip.atlassian.net/wiki/people/624b37fb2e101c006a910661?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ty Garibay (Deactivated)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a></li></ul><h2 id="id-2018-01-10Meetingnotes-Goals">Goals</h2><ul><li>Study of non-coherent traffic in Ncore 3 architecture</li><li>Ncore 3 sales speech vs Ncore 2</li></ul><h2 id="id-2018-01-10Meetingnotes-Discussionitems">Discussion items</h2><h3 id="id-2018-01-10Meetingnotes-ACE/CHIinterfaces">ACE/CHI interfaces</h3><h4 id="id-2018-01-10Meetingnotes-Requirementsdiscussed">Requirements discussed</h4><p>Maximum performances for coherent traffic</p><p>Maximum performances for non-coherent traffic</p><p>Support stashing</p><p>Support non-coherent atomic</p><h4 id="id-2018-01-10Meetingnotes-Questions">Questions</h4><h5 id="id-2018-01-10Meetingnotes-TrafficseparationbysemanticA1">Traffic separation by semantic <span class="confluence-anchor-link" id="id-2018-01-10Meetingnotes-A1"><span class="confluence-anchor-link" id="A1"></span></span></h5><p>Ncore2 allows traffic separation by semantic (coherent or non-coherent) and address map. Ncore3 only allow traffic separation by address map.</p><ol><li><span class="legacy-color-text-blue4">Is there customer use cases that are no more supported by this change?</span></li><li><span class="legacy-color-text-blue4">Is there sales speech that need to be prepare to explain this change?</span></li></ol><h5 id="id-2018-01-10Meetingnotes-Non-coherenttrafficonACE/CHIA2">Non-coherent traffic on ACE/CHI <span class="confluence-anchor-link" id="id-2018-01-10Meetingnotes-A2"><span class="confluence-anchor-link" id="A2"></span></span></h5><p>Non-coherent traffic in Ncore3 is supposed to be maximum performances because the characteristics of the non-coherent traffic are identical to coherent traffic.</p><p>Specifically, non-coherent ACE/CHI transactions are limited to 64B and are ID unique.</p><ol><li><span class="legacy-color-text-blue4">Need to validate the above assertion using GPU on ACE interface as an example (latest ARM Mali)</span></li></ol><h3 id="id-2018-01-10Meetingnotes-ACE-liteE/AXIinterfaces">ACE-lite E/AXI interfaces</h3><h4 id="id-2018-01-10Meetingnotes-Requirementsdiscussed.1">Requirements discussed</h4><p>Maximum performances for coherent traffic</p><p>Maximum performances for non-coherent traffic</p><p>Support stashing</p><p>Support non-coherent atomic</p><p>Same of better PPA than Ncore2 for all supported traffic</p><h4 id="id-2018-01-10Meetingnotes-Questions.1">Questions</h4><h5 id="id-2018-01-10Meetingnotes-Ace-Litenon-coherenttrafficPPAA3">Ace-Lite non-coherent traffic PPA <span class="confluence-anchor-link" id="id-2018-01-10Meetingnotes-A3"><span class="confluence-anchor-link" id="A3"></span></span></h5><p>Due to the architecture requirement that all traffic need to be 64B aligned (cache line aligned) and ID unique, we have concerned that this will affect PPA for customer needing high performance non-coherent traffic through Ncore3</p><ul><li>The 64B aligned requirement imply split of transaction not aligned to a cache line and/or longer than 64B</li><li>Introducing split create response interleaving that need to be managed before response cam be send back to the requester</li><li>Introducing unique ID for split transactions require reordering to re-assemble responses before sending then back to the requester.</li></ul><p>An architecture exploration of different non-coherent non-atomic traffic pattern should be performed to compare Ncore3 performance with Ncore2</p><p>Latency is based on running at 1GHz</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh"> </th><th colspan="3" class="confluenceTh">Ncore2</th><th colspan="3" class="confluenceTh">Ncore3</th></tr><tr><th class="confluenceTh">Traffic</th><th class="confluenceTh">Throughput</th><th class="confluenceTh">Latency</th><th colspan="1" class="confluenceTh">Area estimate</th><th class="confluenceTh">Throughput</th><th colspan="1" class="confluenceTh">Latency</th><th colspan="1" class="confluenceTh">Area estimate</th></tr><tr><td class="confluenceTd">32 pending transaction, 256B Read transaction, 1 ID</td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd">32 pending transaction, 256B Write transaction, 1 ID</td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">32 pending transaction, 128B Read transaction, 32 ID</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">32 pending transaction, 128B Write transaction, 32 ID</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">4 pending transaction, 1B Read transaction, 1 ID</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">4 pending transaction, 1B Write transaction, 1 ID</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr></tbody></table></div><h5 id="id-2018-01-10Meetingnotes-Possiblesolutiondiscussed">Possible solution discussed</h5><ul><li>Using FlexNoC to stir non-coherent traffic out before connecting to Ncore3</li><li>Adding a bypass to Ace-Lite ATU in Ncore3</li></ul><h3 id="id-2018-01-10Meetingnotes-Salesspeech">Sales speech</h3><h5 id="id-2018-01-10Meetingnotes-Coherentandnon-coherentintegration">Coherent and non-coherent integration</h5><p>Ncore2 is presented as a coherent interconnect integrated with a FlexNoC non-coherent interconnect through the AXI bypass.</p><p>This is used to tackle the issue CCI and CCN? have regarding performances of non-coherent traffic (Serialization point, ...)</p><p>This is also a way to show integration of both the coherent and non-coherent fabric.</p><p>Ncore3 can sustain coherent and non-coherent traffic.</p><p>If the result of PPA analysis for Ace-Lite non-coherent traffic require to use a separate FlexNoC interconnect before the Ncore3 interconnect, we need to explain why this is not integrated in the tool like in Ncore2</p><h5 id="id-2018-01-10Meetingnotes-CCIvsNcore3">CCI vs Ncore3</h5><p>The current presentation of Ncore3 is exactly the same as the ARM CCI/CCN presentation. Ncore2 was presented differently due to the coherent / non-coherent traffic separation.</p><p>How can we better present Ncore3 to not be yet another CCI/CCN?</p><h2 id="id-2018-01-10Meetingnotes-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16167391"><li data-inline-task-id="1"><a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a> and <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> to reply to <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167391/2018-01-10+Meeting+notes#id-2018-01-10Meetingnotes-A1">questions on traffic separation by semantic</a> <time datetime="2018-01-18" class="date-past">18 Jan 2018</time> </li><li data-inline-task-id="95"><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> to provide confirmation for <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167391/2018-01-10+Meeting+notes#id-2018-01-10Meetingnotes-A2">non-coherent traffic performances on ACE GPU</a> <time datetime="2018-01-18" class="date-past">18 Jan 2018</time> </li><li data-inline-task-id="96"><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> fill the table for Ncore3 <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167391/2018-01-10+Meeting+notes#id-2018-01-10Meetingnotes-A3">Ace-Lite non-coherent traffic PPA</a> based on architecture definition <time datetime="2018-01-18" class="date-past">18 Jan 2018</time> </li><li data-inline-task-id="97"><a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a> to fill the table for Ncore2 <a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=A3&amp;linkCreation=true&amp;fromPageId=16167391">Ace-Lite non-coherent traffic PPA</a> based on FlexNoC. <time datetime="2018-01-18" class="date-past">18 Jan 2018</time> </li><li data-inline-task-id="98"><a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a> to look at sales speech question <time datetime="2018-01-18" class="date-past">18 Jan 2018</time> </li></ul>