<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>BitSplitter_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Splitter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>aa1abe93</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Splitter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>aa1abe93</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2e311a16</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>b0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b5</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b6</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b8</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b9</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b10</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b11</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b12</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b13</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b14</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b15</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_INPUT_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_INPUT_WIDTH</spirit:name>
        <spirit:displayName>C Input Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_INPUT_WIDTH" spirit:minimum="1" spirit:maximum="16" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/BitSplitter_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_aa1abe93</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/BitSplitter_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/BitSplitter_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2e311a16</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>BitSplitter_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">BitCombiner_v1_0_S00_AXI_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_INPUT_WIDTH</spirit:name>
      <spirit:displayName>Input Vector Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_INPUT_WIDTH" spirit:minimum="1" spirit:maximum="16" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/FPGA_Features_and_Design/IO_Interfaces</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>BitSplitter_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:BitCombiner_v1_0_S00_AXI:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2023-10-02T16:57:16Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d246ffe_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb78ba4_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21851cab_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6234f4f9_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@254dbb8b_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e2581cf_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45a34c5b_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7489b0b7_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b31a30_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ce2f2ac_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e37cd4_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c473830_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8de20c_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49727b11_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58152619_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40898134_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7df3f0a1_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ae77171_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19f892b2_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@389b36ca_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@542f5cb0_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1723ec8f_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54af39b8_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e1c9c83_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76421c6_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33e58a1a_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@650b3b24_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b67ca13_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ae634a_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@980af49_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218eaa4d_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@265dec29_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f5e570_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d709ee5_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10efa6e8_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22980b68_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24c11546_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ffbd957_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7260f8c0_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35f94f90_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44d00584_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@309c68d0_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c72d09e_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24441a7d_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4768cd99_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5432c936_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitSplitter_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="20a27598"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3a09aa3c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8f0aac9d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="daa739bd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
