User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/WriteLatency/SRAM/256KB/256KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 14794 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Write Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 64 x 32 x 16
 - Row Activation   : 1 / 64 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 8
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 371.428um x 124.281um = 80424.3um^2
 |--- Mat Area      = 5.80356um x 3.88377um = 22.5397um^2   (321.033%)
 |--- Subarray Area = 2.36716um x 1.94189um = 4.59676um^2   (393.537%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 184.264%
Timing:
 -  Read Latency = 101.972ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 22.8011ps
 |--- Mat Latency    = 79.0001ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 57.0561ps
       |--- Row Decoder Latency = 26.7702ps
       |--- Bitline Latency     = 9.86069ps,0ps,0ps
       |--- Senseamp Latency    = 3.75908ps
       |--- Mux Latency         = 16.6662ps
       |--- Precharge Latency   = 12.5143ps
       |--- Read Pulse   = 0ps
 - Write Latency = 90.4862ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 11.4006ps
 |--- Mat Latency    = 79.0001ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 57.0561ps
       |--- Row Decoder Latency = 26.7702ps
       |--- Charge Latency      = 2.31631ps
 - Read Bandwidth  = 373.83GB/s
 - Write Bandwidth = 280.426GB/s
Power:
 -  Read Dynamic Energy = 242.465pJ
 |--- TSV Dynamic Energy    = 233.139pJ
 |--- H-Tree Dynamic Energy = 8.15567pJ
 |--- Mat Dynamic Energy    = 0.0365753pJ per mat
    |--- Predecoder Dynamic Energy = 0.00143021pJ
    |--- Subarray Dynamic Energy   = 0.00878626pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Senseamp Dynamic Energy    = 0.00274112pJ
       |--- Mux Dynamic Energy         = 0.000177705pJ
       |--- Precharge Dynamic Energy   = 0.00308782pJ
 - Write Dynamic Energy = 241.685pJ
 |--- TSV Dynamic Energy    = 233.139pJ
 |--- H-Tree Dynamic Energy = 8.15567pJ
 |--- Mat Dynamic Energy    = 0.0121809pJ per mat
    |--- Predecoder Dynamic Energy = 0.00143021pJ
    |--- Subarray Dynamic Energy   = 0.00268768pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Mux Dynamic Energy         = 0.000177705pJ
 - Leakage Power = 73.2387uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 2.23507nW per mat

Finished!
