<MODULE>
speaktest
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,028C,NO
</SEGMENTS>

<LOCALS>
L002004?,R_CSEG,0029,0000
L002001?,R_CSEG,001E,0000
L006017?,R_CSEG,01D9,0000
L006013?,R_CSEG,0203,0000
L006025?,R_CSEG,016B,0000
L006021?,R_CSEG,01A2,0000
L004008?,R_CSEG,010D,0000
L004004?,R_CSEG,0135,0000
L005007?,R_CSEG,0162,0000
L005006?,R_CSEG,015E,0000
L005001?,R_CSEG,0153,0000
L006009?,R_CSEG,022D,0000
L006005?,R_CSEG,0257,0000
L006002?,R_CSEG,0273,0000
L004016?,R_CSEG,00BD,0000
L004012?,R_CSEG,00E5,0000
L004023?,R_CSEG,014E,0000
L004020?,R_CSEG,0095,0000
L005014?,R_CSEG,0158,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,0163,0000
__c51_external_startup,R_CSEG,0000,0000
_Timer2_ISR,R_CSEG,005E,0000
_delay,R_CSEG,014F,0000
_mapFrequencySpeak,R_CSEG,0066,0000
</PUBLICS>

<EXTERNALS>
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 002B>
02 addr16(_Timer2_ISR;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
75 A7 00
75 97 DE
75 97 AD
75 FF 80
75 EF 06
75 A7 10
75 C1 20
75 A7 00
75 A9 00
75 A9 00
E5 A9
30 E7 rel3(L002001?;)
75 A9 03
75 A9 03
E5 A9
30 E7 rel3(L002004?;)
43 A4 C2
E5 A5
75 A5 FF
43 A6 01
75 E1 00
75 E2 00
75 E3 40
75 C8 00
43 8E 10
75 CA 20
75 CB D1
75 CE FF
75 CF FF
D2 AD
D2 CA
D2 AF
75 82 00
22
75 A7 00
C2 CF
B2 96
32
AA 82
AB 83
AC F0
FD
C3
EA
94 F4
EB
94 01
EC
94 00
ED
94 00
40 rel2(L004020?;)
EA
94 BC
EB
94 02
EC
94 00
ED
94 00
50 rel2(L004020?;)
C2 CA
75 CA 60
75 CB 73
D2 CA
22
C3
EA
94 BC
EB
94 02
EC
94 00
ED
94 00
40 rel2(L004016?;)
EA
94 20
EB
94 03
EC
94 00
ED
94 00
50 rel2(L004016?;)
C2 CA
75 CA B0
75 CB B9
D2 CA
22
C3
EA
94 20
EB
94 03
EC
94 00
ED
94 00
40 rel2(L004012?;)
EA
94 84
EB
94 03
EC
94 00
ED
94 00
50 rel2(L004012?;)
C2 CA
75 CA 20
75 CB D1
D2 CA
22
C3
EA
94 84
EB
94 03
EC
94 00
ED
94 00
40 rel2(L004008?;)
EA
94 E8
EB
94 03
EC
94 00
ED
94 00
50 rel2(L004008?;)
C2 CA
75 CA D8
75 CB DC
D2 CA
22
C3
EA
94 E8
EB
94 03
EC
94 00
ED
94 00
40 rel2(L004004?;)
EA
94 4C
EB
94 04
EC
94 00
ED
94 00
50 rel2(L004004?;)
C2 CA
75 CA E0
75 CB E3
D2 CA
22
C3
EA
94 4C
EB
94 04
EC
94 00
ED
94 00
40 rel2(L004023?;)
C2 CA
75 CA 90
75 CB E8
D2 CA
22
AA 82
AB 83
1A
BA FF rel3(L005014?;)
1B
EA
4B
60 rel2(L005007?;)
7C 64
DC rel2(L005006?;)
80 rel2(L005001?;)
22
7A 58
7B 02
7C 00
7D 00
C3
EA
94 F4
EB
94 01
EC
94 00
ED
94 00
40 rel2(L006021?;)
EA
94 BC
EB
94 02
EC
94 00
ED
94 00
50 rel2(L006021?;)
C2 CA
75 CA 60
75 CB 73
D2 CA
90 C3 50
12 addr16(_delay;)  
7A EE
7B 02
7C 00
7D 00
80 rel2(L006025?;)
C3
EA
94 BC
EB
94 02
EC
94 00
ED
94 00
40 rel2(L006017?;)
EA
94 20
EB
94 03
EC
94 00
ED
94 00
50 rel2(L006017?;)
C2 CA
75 CA B0
75 CB B9
D2 CA
90 C3 50
12 addr16(_delay;)  
7A 52
7B 03
7C 00
7D 00
80 rel2(L006025?;)
C3
EA
94 20
EB
94 03
EC
94 00
ED
94 00
40 rel2(L006013?;)
EA
94 84
EB
94 03
EC
94 00
ED
94 00
50 rel2(L006013?;)
C2 CA
75 CA 20
75 CB D1
D2 CA
02 addr16(L006025?;)  
C3
EA
94 84
EB
94 03
EC
94 00
ED
94 00
40 rel2(L006009?;)
EA
94 E8
EB
94 03
EC
94 00
ED
94 00
50 rel2(L006009?;)
C2 CA
75 CA D8
75 CB DC
D2 CA
02 addr16(L006025?;)  
C3
EA
94 E8
EB
94 03
EC
94 00
ED
94 00
40 rel2(L006005?;)
EA
94 4C
EB
94 04
EC
94 00
ED
94 00
50 rel2(L006005?;)
C2 CA
75 CA E0
75 CB E3
D2 CA
02 addr16(L006025?;)  
C3
EA
94 4C
EB
94 04
EC
94 00
ED
94 00
40 rel2(L006002?;)
C2 CA
75 CA 90
75 CB E8
D2 CA
02 addr16(L006025?;)  
90 C3 50
C0 02
C0 03
C0 04
C0 05
12 addr16(_delay;)  
D0 05
D0 04
D0 03
D0 02
02 addr16(L006025?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
</CODE>

<CODE AT 002E>
</CODE>
