# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:03 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid[0] ins_valid[1] ins_valid[2] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs_valid index[0] index[1] index[2] index_valid

.latch        n64 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n69 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n74 control.tehb.dataReg[0]  0
.latch        n79 control.tehb.dataReg[1]  0
.latch        n84 control.tehb.dataReg[2]  0
.latch        n89 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n51
01 1
.names control.tehb.control.fullReg new_n51 ins_ready[1]
01 1
.names ins_valid[0] new_n51 new_n53
00 1
.names ins_valid[2] new_n53 new_n54
11 1
.names control.tehb.control.fullReg new_n54 ins_ready[2]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n56
11 1
.names ins_ready[1] new_n56 index[0]
00 0
.names ins[0] index[0] new_n58
10 1
.names ins[4] index[0] new_n59
11 1
.names new_n58 new_n59 new_n60
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n61
11 1
.names ins_ready[2] new_n61 index[1]
00 0
.names new_n60 index[1] new_n63
00 1
.names ins[8] index[0] new_n64_1
10 1
.names index[1] new_n64_1 new_n65
11 1
.names new_n63 new_n65 new_n66
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names new_n66 index[2] outs[0]
00 1
.names ins[1] index[0] new_n69_1
10 1
.names ins[5] index[0] new_n70
11 1
.names new_n69_1 new_n70 new_n71
00 1
.names index[1] new_n71 new_n72
00 1
.names ins[9] index[0] new_n73
10 1
.names index[1] new_n73 new_n74_1
11 1
.names new_n72 new_n74_1 new_n75
00 1
.names index[2] new_n75 outs[1]
00 1
.names ins[2] index[0] new_n77
10 1
.names ins[6] index[0] new_n78
11 1
.names new_n77 new_n78 new_n79_1
00 1
.names index[1] new_n79_1 new_n80
00 1
.names ins[10] index[0] new_n81
10 1
.names index[1] new_n81 new_n82
11 1
.names new_n80 new_n82 new_n83
00 1
.names index[2] new_n83 outs[2]
00 1
.names ins[3] index[0] new_n85
10 1
.names ins[7] index[0] new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names index[1] new_n87 new_n88
00 1
.names ins[11] index[0] new_n89_1
10 1
.names index[1] new_n89_1 new_n90
11 1
.names new_n88 new_n90 new_n91
00 1
.names index[2] new_n91 outs[3]
00 1
.names new_n53 new_n54 new_n93
00 1
.names new_n54 new_n93 new_n94
00 1
.names control.tehb.control.fullReg new_n94 new_n95
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n95 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n95 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n98
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n99
01 1
.names new_n98 new_n99 new_n100
00 1
.names rst new_n100 new_n101
00 1
.names new_n95 new_n101 n89
01 1
.names new_n98 n89 n64
01 0
.names new_n99 n89 n69
01 0
.names control.tehb.control.fullReg new_n100 new_n105
00 1
.names new_n94 new_n105 new_n106
01 1
.names control.tehb.dataReg[0] new_n106 new_n107
10 1
.names new_n51 new_n106 new_n108
11 1
.names new_n107 new_n108 new_n109
00 1
.names rst new_n109 n74
00 1
.names control.tehb.dataReg[1] new_n106 new_n111
10 1
.names new_n54 new_n106 new_n112
11 1
.names new_n111 new_n112 new_n113
00 1
.names rst new_n113 n79
00 1
.names rst control.tehb.dataReg[2] new_n115
01 1
.names new_n106 new_n115 n84
01 1
.end
