

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-19dcacd83a954f67f20a2e1f31b081ed5ddcd3ae_modified_1 1 benchmarks/Managed/backprop/run 1 1 benchmarks/Managed/srad_v2/run 1 1 benchmarks/Managed/stencil/run 3 3 configs/GeForceGTX1080Ti/gpgpusim.config 5 3 src/gpgpu-sim/gpu-sim.cc 2 2 src/gpgpusim_entrypoint.cc 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                   66 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            2MB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
51c3d2140ffec39b752a5ee636a3fcec  /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_kvDisZ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_RjtLOF"
Running: cat _ptx_RjtLOF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Nsefbm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Nsefbm --output-file  /dev/null 2> _ptx_RjtLOFinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_RjtLOF _ptx2_Nsefbm _ptx_RjtLOFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 492523
gpu_sim_insn = 1245376
gpu_ipc =       2.5286
gpu_tot_sim_cycle = 717209
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       1.7364
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 39
gpu_stall_icnt2sh    = 3354
partiton_reqs_in_parallel = 10835467
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      15.1078
partiton_reqs_in_parallel_util = 10835467
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 492523
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       0.4272 GB/Sec
L2_BW_total  =       0.2934 GB/Sec
gpu_total_sim_rate=1411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 3611
	L1I_total_cache_miss_rate = 0.1596
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10363
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19021
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3611
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10363
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15959	W0_Idle:273538	W0_Scoreboard:13822564	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 103 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 203780 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 717208 
mrq_lat_table:143 	7 	13 	71 	8 	204 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	341 	1 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	380 	23 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	525 	917 	670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        15         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0    243196    243200    243216    243222         0         0         0         0         0         0         0    487972         0         0 
dram[1]:         0         0    243196    243200    249274    243229         0         0         0    487986    243488         0         0         0         0         0 
dram[2]:         0         0    243196    243200    243216    243225    491002         0    492078         0         0         0         0         0         0         0 
dram[3]:         0         0    243196    243200    247772    243222         0    488740    489494         0         0         0         0         0         0         0 
dram[4]:         0         0    243196    243198    243231    243238    487232    490234         0         0         0    487554         0         0       228       789 
dram[5]:         0         0    243196    243197    243229    243240    490248         0    490570         0         0         0         0         0    243841    243455 
dram[6]:         0         0    243196    243197    243214    243224         0         0         0    488308    489062    491324    489480         0         0         0 
dram[7]:    486943         0    243196    243197    243229    243231         0         0    244531         0         0         0         0         0         0         0 
dram[8]:         0         0    245530    243200    243217    243225         0    491742         0         0    489816         0         0         0         0         0 
dram[9]:         0         0    243196    243200    243229    243232         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0    243196    244018    243222    243235    492511         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000  8.500000 15.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000  8.500000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan 
dram[7]:  1.000000      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  5.500000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         8         8        16        15         0         0         0         1         2         0         0         0         0         0 
dram[2]:         0         0         8         8        15        15         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        15         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         9         9        15        15         1         1         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         0         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         1         0         0         0 
dram[7]:         1         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         1         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         9        10        14        14         1         0         0         0         0         0         0         0         0         0 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none      969462    969623    775718    775792    none      none      none      none      none      none      none         119    none      none  
dram[1]:     none      none      969463    969596    684473    775812    none      none      none         119      1813    none      none      none      none      none  
dram[2]:     none      none      969496    969649    775716    775813       119    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none      969546    969674    684478    775824    none         118       119    none      none      none      none      none      none      none  
dram[4]:     none      none      969492    969668    775745    775863       119       119    none      none      none         250    none      none           0         0
dram[5]:     none      none      969489    969624    775759    775877       119    none         250    none      none      none      none      none           0         0
dram[6]:     none      none      969486    969643    831108    831161    none      none      none         250       250       250       119    none      none      none  
dram[7]:     243309    none      969494    969651    761884    761951    none      none         250    none      none      none      none      none      none      none  
dram[8]:     none      none      793254    969623    761922    761951    none         119    none      none         250    none      none      none      none      none  
dram[9]:     none      none      969481    969627    761911    761975    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      969471    793329    761910    761971       119    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0    242406    242458    242452    242489         0         0         0         0         0         0         0       239         0         0
dram[1]:          0         0    242404    242442    242463    242493         0         0         0       239       256         0         0         0         0         0
dram[2]:          0         0    242406    242450    242456    242493       239         0       250         0         0         0         0         0         0         0
dram[3]:          0         0    242414    242458    242467    242499         0       239       239         0         0         0         0         0         0         0
dram[4]:          0         0    242414    242467    242483    242544       239       239         0         0         0       250         0         0         0         0
dram[5]:          0         0    242416    242463    242495    242553       239         0       250         0         0         0         0         0         0         0
dram[6]:          0         0    242416    242461    242478    242510         0         0         0       250       250       250       239         0         0         0
dram[7]:     242399         0    242425    242466    242467    242496         0         0       250         0         0         0         0         0         0         0
dram[8]:          0         0    242415    242450    242473    242493         0       239         0         0       250         0         0         0         0         0
dram[9]:          0         0    242417    242463    242470    242497         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0    242408    242443    242480    242512       239         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914343 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.0004221
n_activity=520 dram_eff=0.7423
bk0: 4a 914523i bk1: 0a 914542i bk2: 32a 914467i bk3: 32a 914409i bk4: 60a 914314i bk5: 60a 914235i bk6: 0a 914540i bk7: 0a 914541i bk8: 0a 914542i bk9: 0a 914542i bk10: 0a 914542i bk11: 0a 914542i bk12: 0a 914542i bk13: 4a 914517i bk14: 0a 914541i bk15: 0a 914542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00361055
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc0244400, atomic=0 1 entries : 0x7f91b1aace40 :  mf: uid= 54336, sid01:w00, part=1, addr=0xc0244440, load , size=32, unknown  status = IN_PARTITION_MC_RETURNQ (717208), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914330 n_act=8 n_pre=2 n_req=52 n_rd=200 n_write=2 bw_util=0.0004418
n_activity=619 dram_eff=0.6527
bk0: 0a 914542i bk1: 0a 914544i bk2: 32a 914468i bk3: 32a 914409i bk4: 64a 914291i bk5: 60a 914248i bk6: 0a 914541i bk7: 0a 914542i bk8: 0a 914543i bk9: 4a 914517i bk10: 8a 914490i bk11: 0a 914538i bk12: 0a 914540i bk13: 0a 914540i bk14: 0a 914541i bk15: 0a 914541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00361711
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914343 n_act=6 n_pre=0 n_req=49 n_rd=192 n_write=1 bw_util=0.0004221
n_activity=520 dram_eff=0.7423
bk0: 0a 914542i bk1: 0a 914543i bk2: 32a 914468i bk3: 32a 914410i bk4: 60a 914314i bk5: 60a 914240i bk6: 4a 914515i bk7: 0a 914539i bk8: 4a 914522i bk9: 0a 914541i bk10: 0a 914541i bk11: 0a 914541i bk12: 0a 914542i bk13: 0a 914542i bk14: 0a 914542i bk15: 0a 914542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00367725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914322 n_act=7 n_pre=1 n_req=56 n_rd=208 n_write=4 bw_util=0.0004636
n_activity=622 dram_eff=0.6817
bk0: 0a 914543i bk1: 0a 914545i bk2: 36a 914461i bk3: 36a 914395i bk4: 64a 914262i bk5: 60a 914221i bk6: 0a 914540i bk7: 8a 914498i bk8: 4a 914515i bk9: 0a 914539i bk10: 0a 914540i bk11: 0a 914541i bk12: 0a 914541i bk13: 0a 914541i bk14: 0a 914541i bk15: 0a 914543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00430051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914319 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.000468
n_activity=656 dram_eff=0.6524
bk0: 0a 914542i bk1: 0a 914544i bk2: 36a 914459i bk3: 36a 914392i bk4: 60a 914328i bk5: 60a 914250i bk6: 4a 914516i bk7: 4a 914514i bk8: 0a 914539i bk9: 0a 914540i bk10: 0a 914540i bk11: 4a 914522i bk12: 0a 914540i bk13: 0a 914542i bk14: 4a 914522i bk15: 4a 914523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00412556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914325 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.0004571
n_activity=606 dram_eff=0.6898
bk0: 0a 914541i bk1: 0a 914543i bk2: 36a 914458i bk3: 36a 914386i bk4: 60a 914320i bk5: 60a 914245i bk6: 4a 914515i bk7: 0a 914539i bk8: 4a 914522i bk9: 0a 914541i bk10: 0a 914541i bk11: 0a 914543i bk12: 0a 914543i bk13: 0a 914544i bk14: 4a 914524i bk15: 4a 914523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00406652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914333 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.0004396
n_activity=590 dram_eff=0.6814
bk0: 0a 914542i bk1: 0a 914543i bk2: 36a 914459i bk3: 36a 914388i bk4: 56a 914300i bk5: 56a 914232i bk6: 0a 914540i bk7: 0a 914541i bk8: 0a 914542i bk9: 4a 914524i bk10: 4a 914523i bk11: 4a 914522i bk12: 4a 914516i bk13: 0a 914540i bk14: 0a 914541i bk15: 0a 914542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00398998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914344 n_act=6 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.0004199
n_activity=510 dram_eff=0.7529
bk0: 4a 914524i bk1: 0a 914543i bk2: 36a 914458i bk3: 36a 914386i bk4: 56a 914320i bk5: 56a 914248i bk6: 0a 914539i bk7: 0a 914540i bk8: 4a 914522i bk9: 0a 914540i bk10: 0a 914542i bk11: 0a 914543i bk12: 0a 914543i bk13: 0a 914543i bk14: 0a 914543i bk15: 0a 914544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00384236
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914336 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.000433
n_activity=572 dram_eff=0.6923
bk0: 0a 914542i bk1: 0a 914544i bk2: 40a 914422i bk3: 36a 914391i bk4: 56a 914308i bk5: 56a 914242i bk6: 0a 914541i bk7: 4a 914515i bk8: 0a 914541i bk9: 0a 914541i bk10: 4a 914522i bk11: 0a 914540i bk12: 0a 914542i bk13: 0a 914542i bk14: 0a 914542i bk15: 0a 914542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00391999
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914354 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.0004024
n_activity=440 dram_eff=0.8364
bk0: 0a 914543i bk1: 0a 914544i bk2: 36a 914460i bk3: 36a 914393i bk4: 56a 914329i bk5: 56a 914254i bk6: 0a 914541i bk7: 0a 914541i bk8: 0a 914541i bk9: 0a 914541i bk10: 0a 914541i bk11: 0a 914542i bk12: 0a 914542i bk13: 0a 914542i bk14: 0a 914542i bk15: 0a 914543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00386204
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc0095100, atomic=0 1 entries : 0x7f91be951910 :  mf: uid= 54337, sid01:w00, part=10, addr=0xc0095100, load , size=32, unknown  status = IN_PARTITION_DRAM (717208), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=914542 n_nop=914342 n_act=6 n_pre=1 n_req=50 n_rd=191 n_write=2 bw_util=0.0004221
n_activity=525 dram_eff=0.7352
bk0: 0a 914543i bk1: 0a 914545i bk2: 36a 914460i bk3: 40a 914355i bk4: 56a 914316i bk5: 56a 914259i bk6: 3a 914516i bk7: 0a 914538i bk8: 0a 914539i bk9: 0a 914541i bk10: 0a 914542i bk11: 0a 914542i bk12: 0a 914542i bk13: 0a 914542i bk14: 0a 914543i bk15: 0a 914543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00367397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[2]: Access = 119, Miss = 26, Miss_rate = 0.218, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[9]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[10]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[12]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 101, Miss = 25, Miss_rate = 0.248, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[18]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 67, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1632
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.2944
	minimum = 6
	maximum = 80
Network latency average = 19.2579
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.9113
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 9.01483e-05
	minimum = 6.90324e-05 (at node 3)
	maximum = 0.000129943 (at node 1)
Accepted packet rate average = 9.01483e-05
	minimum = 6.90324e-05 (at node 3)
	maximum = 0.000129943 (at node 1)
Injected flit rate average = 0.000140968
	minimum = 6.90324e-05 (at node 3)
	maximum = 0.000340086 (at node 37)
Accepted flit rate average= 0.000140968
	minimum = 9.33968e-05 (at node 33)
	maximum = 0.000255826 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2944 (1 samples)
	minimum = 6 (1 samples)
	maximum = 80 (1 samples)
Network latency average = 19.2579 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.9113 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 9.01483e-05 (1 samples)
	minimum = 6.90324e-05 (1 samples)
	maximum = 0.000129943 (1 samples)
Accepted packet rate average = 9.01483e-05 (1 samples)
	minimum = 6.90324e-05 (1 samples)
	maximum = 0.000129943 (1 samples)
Injected flit rate average = 0.000140968 (1 samples)
	minimum = 6.90324e-05 (1 samples)
	maximum = 0.000340086 (1 samples)
Accepted flit rate average = 0.000140968 (1 samples)
	minimum = 9.33968e-05 (1 samples)
	maximum = 0.000255826 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 42 sec (882 sec)
gpgpu_simulation_rate = 1411 (inst/sec)
gpgpu_simulation_rate = 813 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1817
gpu_sim_insn = 1114192
gpu_ipc =     613.2042
gpu_tot_sim_cycle = 941176
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       2.5070
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 534
gpu_stall_icnt2sh    = 7797
partiton_reqs_in_parallel = 39479
partiton_reqs_in_parallel_total    = 10835467
partiton_level_parallism =      21.7276
partiton_level_parallism_total  =      11.5546
partiton_reqs_in_parallel_util = 39479
partiton_reqs_in_parallel_util_total    = 10835467
gpu_sim_cycle_parition_util = 1817
gpu_tot_sim_cycle_parition_util    = 492523
partiton_level_parallism_util =      21.7276
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     111.4247 GB/Sec
L2_BW_total  =       0.4387 GB/Sec
gpu_total_sim_rate=2648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.1460
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 88, 88, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20361	W0_Idle:297454	W0_Scoreboard:13843766	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 107 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 110217 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 941175 
mrq_lat_table:364 	29 	57 	120 	39 	277 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1464 	958 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2272 	247 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1469 	1692 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        15         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0    243196    243200    243216    243222       865       869       873       935         0         0         0    487972         0         0 
dram[1]:         0         0    243196    243200    249274    243229       882       886       940    487986    243488         0         0         0         0         0 
dram[2]:         0         0    243196    243200    243216    243225    491002       896    492078       932         0         0         0         0         0         0 
dram[3]:         0         0    243196    243200    247772    243222       885    488740    489494       942         0         0         0         0         0         0 
dram[4]:         0         0    243196    243198    243231    243238    487232    490234       931       935         0    487554         0         0       228       789 
dram[5]:         0         0    243196    243197    243229    243240    490248       883    490570       943         0         0         0         0    243841    243455 
dram[6]:         0         0    243196    243197    243214    243224       894       898       934    488308    489062    491324    489480         0       292      1033 
dram[7]:    486943         0    243196    243197    243229    243231       900       903    244531       925         0         0         0         0         0         0 
dram[8]:         0         0    245530    243200    243217    243225       866    491742       928       933    489816         0      1476         0         0         0 
dram[9]:         0         0    243196    243200    243229    243232       875       878       882       886         0         0         0         0         0         0 
dram[10]:         0         0    243196    244018    243222    243235    492511       883       936       948         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000  6.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000  6.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000  9.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  9.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1073/112 = 9.580358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         1         0         0 
dram[1]:         0         0         8         8        17        16        16        16         6         6         2         0         0         0         0         0 
dram[2]:         0         0         8         8        16        16        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        17        16        16        16         6         6         0         0         0         0         0         0 
dram[4]:         0         0         9         9        16        16        16        17         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         1         0         1         1 
dram[7]:         1         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        17         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         5         5         0         0         0         0         0         0 
dram[10]:         0         0         9        10        16        16        16        16         5         5         0         0         0         0         0         0 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/92 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         1         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none      969462    969639    727298    727368       894       997       914       940    none      none      none         119    none      none  
dram[1]:     none      none      969479    969596    646498    727374       988      1118      1007       904      1813    none      none      none      none      none  
dram[2]:     none      none      969496    969649    727297    727377       936      1094       934      1027    none      none      none      none      none      none  
dram[3]:     none      none      969546    969674    646502    727392       986       964       861      1056    none      none      none      none      none      none  
dram[4]:     none      none      969492    969668    727313    727428       894       972       924       933    none         380    none      none           0         0
dram[5]:     none      none      969489    969624    727333    727444       869       999       897      1005    none      none      none      none           0         0
dram[6]:     none      none      969486    969643    727336    727378       976      1266       983       945       380       380       119    none           0         0
dram[7]:     243309    none      969509    969651    666763    666823      1024      1360       952      1078    none      none      none      none      none      none  
dram[8]:     none      none      793254    969623    666795    666812       988      1032      1098      1143       380    none         241    none      none      none  
dram[9]:     none      none      969481    969627    666776    666842       928      1209       997      1047    none      none      none      none      none      none  
dram[10]:     none      none      969485    793329    666772    666827       905      1149      1000      1002    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0    242406    242458    242452    242489       289       346       314       335         0         0         0       239         0         0
dram[1]:          0         0    242404    242442    242463    242493       302       369       338       367       256         0         0         0         0         0
dram[2]:          0         0    242406    242450    242456    242493       321       361       361       372         0         0         0         0         0         0
dram[3]:          0         0    242414    242458    242467    242499       302       365       347       370         0         0         0         0         0         0
dram[4]:          0         0    242414    242467    242483    242544       315       362       315       349         0       250         0         0         0         0
dram[5]:          0         0    242416    242463    242495    242553       299       338       343       337         0         0         0         0         0         0
dram[6]:          0         0    242416    242461    242478    242510       300       382       345       381       250       250       239         0         0         0
dram[7]:     242399         0    242425    242466    242467    242496       325       421       377       430         0         0         0         0         0         0
dram[8]:          0         0    242415    242450    242473    242493       325       395       385       449       250         0       248         0         0         0
dram[9]:          0         0    242417    242463    242470    242497       287       396       350       387         0         0         0         0         0         0
dram[10]:          0         0    242408    242443    242480    242512       307       381       367       372         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917528 n_act=10 n_pre=0 n_req=95 n_rd=376 n_write=1 bw_util=0.0008214
n_activity=936 dram_eff=0.8056
bk0: 4a 917897i bk1: 0a 917916i bk2: 32a 917841i bk3: 32a 917783i bk4: 64a 917681i bk5: 64a 917601i bk6: 64a 917746i bk7: 64a 917662i bk8: 24a 917688i bk9: 24a 917704i bk10: 0a 917913i bk11: 0a 917913i bk12: 0a 917913i bk13: 4a 917888i bk14: 0a 917914i bk15: 0a 917915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00457777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917518 n_act=12 n_pre=3 n_req=97 n_rd=380 n_write=2 bw_util=0.0008323
n_activity=1057 dram_eff=0.7228
bk0: 0a 917915i bk1: 0a 917918i bk2: 32a 917842i bk3: 32a 917784i bk4: 68a 917626i bk5: 64a 917614i bk6: 64a 917754i bk7: 64a 917633i bk8: 24a 917674i bk9: 24a 917645i bk10: 8a 917862i bk11: 0a 917910i bk12: 0a 917912i bk13: 0a 917913i bk14: 0a 917914i bk15: 0a 917914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00556805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917534 n_act=8 n_pre=0 n_req=94 n_rd=372 n_write=1 bw_util=0.0008127
n_activity=934 dram_eff=0.7987
bk0: 0a 917914i bk1: 0a 917916i bk2: 32a 917841i bk3: 32a 917784i bk4: 64a 917680i bk5: 64a 917606i bk6: 64a 917756i bk7: 64a 917634i bk8: 28a 917632i bk9: 24a 917648i bk10: 0a 917912i bk11: 0a 917913i bk12: 0a 917914i bk13: 0a 917914i bk14: 0a 917914i bk15: 0a 917914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00540137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917519 n_act=10 n_pre=2 n_req=99 n_rd=380 n_write=4 bw_util=0.0008367
n_activity=1022 dram_eff=0.7515
bk0: 0a 917916i bk1: 0a 917919i bk2: 36a 917835i bk3: 36a 917770i bk4: 68a 917597i bk5: 64a 917562i bk6: 64a 917751i bk7: 64a 917605i bk8: 24a 917657i bk9: 24a 917660i bk10: 0a 917912i bk11: 0a 917913i bk12: 0a 917913i bk13: 0a 917913i bk14: 0a 917914i bk15: 0a 917916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00603433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917508 n_act=12 n_pre=1 n_req=100 n_rd=392 n_write=2 bw_util=0.0008585
n_activity=1110 dram_eff=0.7099
bk0: 0a 917914i bk1: 0a 917918i bk2: 36a 917833i bk3: 36a 917766i bk4: 64a 917695i bk5: 64a 917618i bk6: 64a 917743i bk7: 68a 917628i bk8: 24a 917759i bk9: 24a 917675i bk10: 0a 917910i bk11: 4a 917894i bk12: 0a 917912i bk13: 0a 917914i bk14: 4a 917894i bk15: 4a 917895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00544059
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917516 n_act=10 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.0008476
n_activity=1017 dram_eff=0.765
bk0: 0a 917914i bk1: 0a 917916i bk2: 36a 917831i bk3: 36a 917759i bk4: 64a 917686i bk5: 64a 917611i bk6: 64a 917756i bk7: 64a 917671i bk8: 28a 917678i bk9: 24a 917681i bk10: 0a 917912i bk11: 0a 917915i bk12: 0a 917915i bk13: 0a 917917i bk14: 4a 917897i bk15: 4a 917896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00505058
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917501 n_act=13 n_pre=0 n_req=101 n_rd=400 n_write=1 bw_util=0.0008737
n_activity=1078 dram_eff=0.744
bk0: 0a 917913i bk1: 0a 917918i bk2: 36a 917834i bk3: 36a 917763i bk4: 64a 917661i bk5: 64a 917591i bk6: 64a 917743i bk7: 64a 917605i bk8: 24a 917636i bk9: 28a 917607i bk10: 4a 917894i bk11: 4a 917893i bk12: 4a 917887i bk13: 0a 917912i bk14: 4a 917894i bk15: 4a 917816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00706492
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917522 n_act=9 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.0008367
n_activity=950 dram_eff=0.8084
bk0: 4a 917897i bk1: 0a 917916i bk2: 36a 917832i bk3: 36a 917760i bk4: 64a 917678i bk5: 64a 917598i bk6: 64a 917717i bk7: 64a 917585i bk8: 28a 917571i bk9: 24a 917581i bk10: 0a 917913i bk11: 0a 917914i bk12: 0a 917915i bk13: 0a 917915i bk14: 0a 917915i bk15: 0a 917917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00773819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917501 n_act=12 n_pre=2 n_req=106 n_rd=392 n_write=8 bw_util=0.0008715
n_activity=1087 dram_eff=0.736
bk0: 0a 917914i bk1: 0a 917916i bk2: 40a 917794i bk3: 36a 917763i bk4: 64a 917669i bk5: 64a 917600i bk6: 64a 917734i bk7: 68a 917587i bk8: 24a 917657i bk9: 24a 917655i bk10: 4a 917894i bk11: 0a 917912i bk12: 4a 917872i bk13: 0a 917913i bk14: 0a 917914i bk15: 0a 917914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0061509
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917539 n_act=8 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.0008018
n_activity=845 dram_eff=0.871
bk0: 0a 917916i bk1: 0a 917917i bk2: 36a 917833i bk3: 36a 917767i bk4: 64a 917687i bk5: 64a 917605i bk6: 64a 917729i bk7: 64a 917591i bk8: 20a 917574i bk9: 20a 917571i bk10: 0a 917912i bk11: 0a 917915i bk12: 0a 917915i bk13: 0a 917915i bk14: 0a 917915i bk15: 0a 917916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00610078
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=917915 n_nop=917531 n_act=9 n_pre=1 n_req=95 n_rd=372 n_write=2 bw_util=0.0008149
n_activity=954 dram_eff=0.7841
bk0: 0a 917916i bk1: 0a 917918i bk2: 36a 917833i bk3: 40a 917729i bk4: 64a 917675i bk5: 64a 917617i bk6: 64a 917740i bk7: 64a 917621i bk8: 20a 917675i bk9: 20a 917679i bk10: 0a 917913i bk11: 0a 917913i bk12: 0a 917913i bk13: 0a 917914i bk14: 0a 917915i bk15: 0a 917916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00571186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[1]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[2]: Access = 212, Miss = 49, Miss_rate = 0.231, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[3]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[5]: Access = 184, Miss = 46, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 219, Miss = 50, Miss_rate = 0.228, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 219, Miss = 50, Miss_rate = 0.228, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 220, Miss = 50, Miss_rate = 0.227, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 199, Miss = 49, Miss_rate = 0.246, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[17]: Access = 189, Miss = 48, Miss_rate = 0.254, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 184, Miss = 46, Miss_rate = 0.250, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 187, Miss = 46, Miss_rate = 0.246, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 136, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3072
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.802
	minimum = 6
	maximum = 91
Network latency average = 13.3933
	minimum = 6
	maximum = 60
Slowest packet = 4441
Flit latency average = 14.2552
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235242
	minimum = 0.0181718 (at node 5)
	maximum = 0.0346916 (at node 41)
Accepted packet rate average = 0.0235242
	minimum = 0.0181718 (at node 5)
	maximum = 0.0346916 (at node 41)
Injected flit rate average = 0.0362115
	minimum = 0.0181718 (at node 5)
	maximum = 0.0919604 (at node 41)
Accepted flit rate average= 0.0362115
	minimum = 0.0253304 (at node 33)
	maximum = 0.0567181 (at node 0)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.0482 (2 samples)
	minimum = 6 (2 samples)
	maximum = 85.5 (2 samples)
Network latency average = 16.3256 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Flit latency average = 15.5832 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0118072 (2 samples)
	minimum = 0.00912042 (2 samples)
	maximum = 0.0174108 (2 samples)
Accepted packet rate average = 0.0118072 (2 samples)
	minimum = 0.00912042 (2 samples)
	maximum = 0.0174108 (2 samples)
Injected flit rate average = 0.0181762 (2 samples)
	minimum = 0.00912042 (2 samples)
	maximum = 0.0461502 (2 samples)
Accepted flit rate average = 0.0181762 (2 samples)
	minimum = 0.0127119 (2 samples)
	maximum = 0.0284869 (2 samples)
Injected packet size average = 1.53942 (2 samples)
Accepted packet size average = 1.53942 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 51 sec (891 sec)
gpgpu_simulation_rate = 2648 (inst/sec)
gpgpu_simulation_rate = 1056 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 9110
gpu_sim_insn = 1246472
gpu_ipc =     136.8246
gpu_tot_sim_cycle = 1177508
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.0624
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 534
gpu_stall_icnt2sh    = 7797
partiton_reqs_in_parallel = 200420
partiton_reqs_in_parallel_total    = 10874946
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.4058
partiton_reqs_in_parallel_util = 200420
partiton_reqs_in_parallel_util_total    = 10874946
gpu_sim_cycle_parition_util = 9110
gpu_tot_sim_cycle_parition_util    = 494340
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =      25.3035 GB/Sec
L2_BW_total  =       0.5464 GB/Sec
gpu_total_sim_rate=3993

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 6307
	L1I_total_cache_miss_rate = 0.0950
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6307
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
134, 134, 133, 134, 133, 134, 133, 134, 134, 134, 134, 134, 134, 134, 134, 134, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 105, 90, 90, 90, 90, 90, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26378	W0_Idle:346290	W0_Scoreboard:13894270	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 107 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 65640 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 1177507 
mrq_lat_table:479 	35 	65 	146 	40 	277 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3870 	976 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4665 	278 	44 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3228 	1520 	1692 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	104 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         8         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8        15        16         0        16         6         9         1         2         0         0         0         0 
dram[2]:         0         0         8         0        16         0         0        16         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         9        15         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0        16         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         9         0         0         0         0         9         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0        16        16         6         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0        16         0        16         0         0         2         2         0         0         0         0 
dram[8]:         0         0         9         0         0        16         0         2         0         6         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         3         0         2         0         0 
dram[10]:         0         0         0         9         0         0         0         0         6         6         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0    243196    243200    243216    243222       865       869       873       935      6502      3925      3218    487972      2524         0 
dram[1]:         0         0    243196    243200    249274    243229       882      3130      3011    487986    243488      3976      4605         0         0         0 
dram[2]:      3844         0    243196    243200    243216    243225    491002       896    492078       932      1615      2462         0      2349         0         0 
dram[3]:         0         0    243196    243200    247772    243222       885    488740    489494       942      2421      1326         0         0       681         0 
dram[4]:         0         0    243196    243198    243231    243238    487232    490234       931       935      4771    487554         0         0       228       789 
dram[5]:         0         0    243196    243197    243229    243240    490248       883    490570       943      2044      4354         0         0    243841    243455 
dram[6]:         0      3202    243196    243197    243214    243224      1945      4231      2896    488308    489062    491324    489480      5961       292      1033 
dram[7]:    486943         0    243196    243197    243229    243231       900       903    244531       925      5052      3966         0         0         0      1872 
dram[8]:         0       766    245530    243200    243217    243225       866    491742       928      1402    489816      2664      1476         0      5318         0 
dram[9]:         0         0    243196    243200    243229    243232       875       878       882       886      4634      4288      1777      4706         0         0 
dram[10]:      1149      1337    243196    244018    243222    243235    492511       883      5073      7064      2799      5455         0         0         0      1575 
average row accesses per activate:
dram[0]:       inf      -nan  6.000000  4.500000  6.333333 10.000000 16.000000 16.000000  6.000000  6.000000  2.000000  1.000000  2.000000  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan  8.000000  4.500000  6.000000  9.000000 16.000000  9.000000  4.000000  5.500000  2.000000  1.500000  4.000000      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000  9.000000 16.000000 17.000000  8.500000  8.000000  7.000000  3.000000  2.000000      -nan  2.000000      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  5.500000  6.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  5.500000 16.000000  6.333333 17.000000  6.666667  3.500000  8.000000  1.500000  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.500000  6.000000  1.500000  2.000000      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan  2.000000  9.000000  9.000000 16.000000 16.000000  9.000000  9.000000  3.000000  7.000000  3.000000  1.000000  2.000000  2.000000  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 10.000000 16.000000  8.500000  8.000000  7.000000  1.500000  1.500000      -nan      -nan      -nan  1.000000 
dram[8]:      -nan  1.000000  5.500000  9.000000 16.000000  9.000000 16.000000  9.000000  7.000000  5.000000  1.500000  1.000000  7.000000      -nan  1.000000      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  5.000000  1.000000  2.500000  1.000000  1.500000      -nan      -nan 
dram[10]:  1.000000  1.000000 10.000000  5.500000 16.000000 16.000000 17.000000 16.000000  4.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000 
average row locality = 1229/187 = 6.572193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0        10         9        18        18        16        16         6         6         1         1         1         1         1         0 
dram[1]:         0         0         8         9        17        17        16        17         7         9         4         2         2         0         0         0 
dram[2]:         1         0         9         8        17        16        16        17         8         7         3         1         0         1         0         0 
dram[3]:         0         0         9        10        17        16        16        16         8         8         2         2         0         0         1         0 
dram[4]:         0         0         9        10        16        18        16        18         7         8         2         1         0         0         1         1 
dram[5]:         0         0         9        10        16        16        16        16        10         6         2         2         0         0         1         1 
dram[6]:         0         1         9         9        16        16        17        17         8         7         3         1         1         1         1         1 
dram[7]:         1         0         9         9        16        18        16        17         8         7         2         4         0         0         0         1 
dram[8]:         0         1        10         9        16        17        16        17         7         8         2         1         1         0         1         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         1         4         1         2         0         0 
dram[10]:         1         1        10        10        16        16        16        16         7         7         2         1         0         0         0         1 
total reads: 1161
min_bank_accesses = 0!
chip skew: 108/101 = 1.07
number of total write accesses:
dram[0]:         0         0         2         0         1         2         0         0         0         0         1         0         1         1         0         0 
dram[1]:         0         0         0         0         1         1         0         1         1         2         0         1         2         0         0         0 
dram[2]:         1         0         1         0         1         0         1         0         0         0         0         1         0         1         0         0 
dram[3]:         0         0         0         1         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1         0         1         1         2         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0 
dram[6]:         0         1         0         0         0         0         1         1         1         0         0         0         1         1         0         0 
dram[7]:         0         0         0         0         0         2         0         0         0         0         1         2         0         0         0         0 
dram[8]:         0         0         1         0         0         1         0         1         0         2         1         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[10]:         0         0         0         1         0         0         1         0         1         1         0         1         0         0         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none      646713    862718    612936    582317       926      1022       914       940       119       250       120       509       900    none  
dram[1]:     none      none      970022    862416    647009    647004       996      1022       786       654      1028       165       118    none      none      none  
dram[2]:        119    none      776044    970177    646949    727868       943      1099       864       934       288       119    none         184    none      none  
dram[3]:     none      none      970078    793828    646963    727883      1002       964       752       853       311       643    none      none        1948    none  
dram[4]:     none      none      970022    793819    727805    613058       909       943       996       776       165       380    none      none           0         0
dram[5]:     none      none      970018    793782    727825    727935       877       999       637      1026       165       246    none      none           0         0
dram[6]:     none         119    970012    970167    727793    727836       881      1138       725      1001       332       380       574       119         0         0
dram[7]:     243309    none      970051    970180    667220    533848      1040      1402       880       958       165       166    none      none      none         838
dram[8]:     none        1946    793764    970148    667252    593142       988      1065       976       747       208       250       241    none         380    none  
dram[9]:     none      none      970010    970156    667236    667325       936      1225      1044      1047       250       196      1098       165    none      none  
dram[10]:       2207      1550    873220    793837    667230    667283       912      1157       751       687       247       119    none      none      none         250
maximum mf latency per bank:
dram[0]:        252         0    242406    242458    242452    242489       289       346       314       335       239       250       240       239       250         0
dram[1]:          0         0    242404    242442    242463    242493       302       369       338       367       256       257       239         0         0         0
dram[2]:        239         0    242406    242450    242456    242493       321       361       361       372       250       239         0       239         0         0
dram[3]:          0         0    242414    242458    242467    242499       302       365       347       370       250       256         0         0       252         0
dram[4]:          0         0    242414    242467    242483    242544       315       362       315       349       256       250         0         0         0         0
dram[5]:          0         0    242416    242463    242495    242553       299       338       343       337       250       250         0         0         0         0
dram[6]:          0       239    242416    242461    242478    242510       300       382       345       381       250       250       239       239         0         0
dram[7]:     242399         0    242425    242466    242467    242496       325       421       377       430       256       256         0         0         0       318
dram[8]:          0       250    242415    242450    242473    242493       325       395       385       449       250       250       248         0       250         0
dram[9]:          0         0    242417    242463    242470    242497       287       396       350       387       250       250       318       256         0         0
dram[10]:        250       250    242408    242443    242480    242512       307       381       367       372       250       239         0         0         0       250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934378 n_act=19 n_pre=5 n_req=113 n_rd=420 n_write=8 bw_util=0.0009157
n_activity=1392 dram_eff=0.6149
bk0: 4a 934812i bk1: 0a 934832i bk2: 40a 934680i bk3: 36a 934663i bk4: 72a 934524i bk5: 72a 934460i bk6: 64a 934659i bk7: 64a 934577i bk8: 24a 934604i bk9: 24a 934622i bk10: 4a 934806i bk11: 4a 934810i bk12: 4a 934802i bk13: 4a 934801i bk14: 4a 934808i bk15: 0a 934830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00458907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934360 n_act=20 n_pre=9 n_req=117 n_rd=432 n_write=9 bw_util=0.0009435
n_activity=1532 dram_eff=0.5757
bk0: 0a 934829i bk1: 0a 934833i bk2: 32a 934760i bk3: 36a 934666i bk4: 68a 934542i bk5: 68a 934494i bk6: 64a 934670i bk7: 68a 934512i bk8: 28a 934552i bk9: 36a 934507i bk10: 16a 934762i bk11: 8a 934768i bk12: 8a 934782i bk13: 0a 934824i bk14: 0a 934826i bk15: 0a 934827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00555823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934390 n_act=15 n_pre=3 n_req=110 n_rd=416 n_write=6 bw_util=0.0009028
n_activity=1308 dram_eff=0.6453
bk0: 4a 934805i bk1: 0a 934831i bk2: 36a 934719i bk3: 32a 934699i bk4: 68a 934558i bk5: 64a 934520i bk6: 64a 934670i bk7: 68a 934517i bk8: 32a 934539i bk9: 28a 934553i bk10: 12a 934793i bk11: 4a 934794i bk12: 0a 934827i bk13: 4a 934804i bk14: 0a 934828i bk15: 0a 934830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00536354
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934386 n_act=15 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.0009093
n_activity=1336 dram_eff=0.6362
bk0: 0a 934830i bk1: 0a 934834i bk2: 36a 934750i bk3: 40a 934647i bk4: 68a 934510i bk5: 64a 934475i bk6: 64a 934665i bk7: 64a 934520i bk8: 32a 934560i bk9: 32a 934564i bk10: 8a 934803i bk11: 8a 934778i bk12: 0a 934826i bk13: 0a 934828i bk14: 4a 934809i bk15: 0a 934829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0059444
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0250280, atomic=0 1 entries : 0x7f91bd1372f0 :  mf: uid=136940, sid16:w24, part=4, addr=0xc02502e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1177507), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934371 n_act=19 n_pre=7 n_req=113 n_rd=427 n_write=6 bw_util=0.0009264
n_activity=1481 dram_eff=0.5847
bk0: 0a 934830i bk1: 0a 934835i bk2: 36a 934751i bk3: 40a 934646i bk4: 64a 934612i bk5: 72a 934465i bk6: 64a 934656i bk7: 71a 934507i bk8: 28a 934642i bk9: 32a 934574i bk10: 8a 934766i bk11: 4a 934806i bk12: 0a 934825i bk13: 0a 934827i bk14: 4a 934808i bk15: 4a 934810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00540633
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934388 n_act=15 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.0009071
n_activity=1307 dram_eff=0.6488
bk0: 0a 934830i bk1: 0a 934832i bk2: 36a 934747i bk3: 40a 934637i bk4: 64a 934600i bk5: 64a 934525i bk6: 64a 934671i bk7: 64a 934587i bk8: 40a 934542i bk9: 24a 934595i bk10: 8a 934771i bk11: 8a 934801i bk12: 0a 934828i bk13: 0a 934830i bk14: 4a 934812i bk15: 4a 934812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00501909
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934369 n_act=19 n_pre=4 n_req=114 n_rd=432 n_write=6 bw_util=0.0009371
n_activity=1402 dram_eff=0.6248
bk0: 0a 934829i bk1: 4a 934808i bk2: 36a 934749i bk3: 36a 934678i bk4: 64a 934577i bk5: 64a 934508i bk6: 68a 934622i bk7: 68a 934482i bk8: 32a 934480i bk9: 28a 934518i bk10: 12a 934793i bk11: 4a 934807i bk12: 4a 934802i bk13: 4a 934802i bk14: 4a 934808i bk15: 4a 934732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00700876
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934369 n_act=18 n_pre=6 n_req=113 n_rd=432 n_write=5 bw_util=0.0009349
n_activity=1447 dram_eff=0.604
bk0: 4a 934811i bk1: 0a 934830i bk2: 36a 934748i bk3: 36a 934676i bk4: 64a 934594i bk5: 72a 934459i bk6: 64a 934633i bk7: 68a 934469i bk8: 32a 934479i bk9: 28a 934489i bk10: 8a 934773i bk11: 16a 934702i bk12: 0a 934824i bk13: 0a 934827i bk14: 0a 934830i bk15: 4a 934813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00765059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934371 n_act=18 n_pre=5 n_req=118 n_rd=424 n_write=12 bw_util=0.0009328
n_activity=1410 dram_eff=0.6184
bk0: 0a 934829i bk1: 4a 934812i bk2: 40a 934708i bk3: 36a 934678i bk4: 64a 934584i bk5: 68a 934477i bk6: 64a 934648i bk7: 68a 934502i bk8: 28a 934566i bk9: 32a 934516i bk10: 8a 934772i bk11: 4a 934807i bk12: 4a 934785i bk13: 0a 934828i bk14: 4a 934809i bk15: 0a 934829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00609843
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934408 n_act=14 n_pre=2 n_req=103 n_rd=404 n_write=2 bw_util=0.0008686
n_activity=1163 dram_eff=0.6982
bk0: 0a 934829i bk1: 0a 934831i bk2: 36a 934747i bk3: 36a 934681i bk4: 64a 934601i bk5: 64a 934521i bk6: 64a 934645i bk7: 64a 934507i bk8: 24a 934484i bk9: 20a 934489i bk10: 4a 934811i bk11: 16a 934761i bk12: 4a 934810i bk13: 8a 934771i bk14: 0a 934826i bk15: 0a 934827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00601607
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934830 n_nop=934390 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.0009007
n_activity=1330 dram_eff=0.6331
bk0: 4a 934810i bk1: 4a 934812i bk2: 40a 934738i bk3: 40a 934643i bk4: 64a 934590i bk5: 64a 934533i bk6: 64a 934656i bk7: 64a 934538i bk8: 28a 934548i bk9: 28a 934550i bk10: 8a 934801i bk11: 4a 934801i bk12: 0a 934826i bk13: 0a 934828i bk14: 0a 934831i bk15: 4a 934812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00565343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 327, Miss = 54, Miss_rate = 0.165, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[1]: Access = 315, Miss = 51, Miss_rate = 0.162, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[2]: Access = 321, Miss = 54, Miss_rate = 0.168, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[3]: Access = 293, Miss = 54, Miss_rate = 0.184, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 54, Miss_rate = 0.184, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[5]: Access = 289, Miss = 50, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 314, Miss = 53, Miss_rate = 0.169, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[7]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 328, Miss = 51, Miss_rate = 0.155, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 337, Miss = 56, Miss_rate = 0.166, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 325, Miss = 55, Miss_rate = 0.169, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 53, Miss_rate = 0.167, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 298, Miss = 52, Miss_rate = 0.174, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 307, Miss = 56, Miss_rate = 0.182, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 53, Miss_rate = 0.176, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[17]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 294, Miss = 49, Miss_rate = 0.167, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 319, Miss = 52, Miss_rate = 0.163, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 136, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3072
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.47595
	minimum = 6
	maximum = 19
Network latency average = 7.47122
	minimum = 6
	maximum = 16
Slowest packet = 8780
Flit latency average = 7.03142
	minimum = 6
	maximum = 16
Slowest flit = 13587
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00533948
	minimum = 0.00351282 (at node 4)
	maximum = 0.00768429 (at node 16)
Accepted packet rate average = 0.00533948
	minimum = 0.00351282 (at node 4)
	maximum = 0.00768429 (at node 16)
Injected flit rate average = 0.00803557
	minimum = 0.00351282 (at node 4)
	maximum = 0.0141062 (at node 48)
Accepted flit rate average= 0.00803557
	minimum = 0.00559855 (at node 39)
	maximum = 0.0143806 (at node 16)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1908 (3 samples)
	minimum = 6 (3 samples)
	maximum = 63.3333 (3 samples)
Network latency average = 13.3741 (3 samples)
	minimum = 6 (3 samples)
	maximum = 45.3333 (3 samples)
Flit latency average = 12.7326 (3 samples)
	minimum = 6 (3 samples)
	maximum = 45.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00965129 (3 samples)
	minimum = 0.00725122 (3 samples)
	maximum = 0.0141686 (3 samples)
Accepted packet rate average = 0.00965129 (3 samples)
	minimum = 0.00725122 (3 samples)
	maximum = 0.0141686 (3 samples)
Injected flit rate average = 0.014796 (3 samples)
	minimum = 0.00725122 (3 samples)
	maximum = 0.0354689 (3 samples)
Accepted flit rate average = 0.014796 (3 samples)
	minimum = 0.0103408 (3 samples)
	maximum = 0.0237848 (3 samples)
Injected packet size average = 1.53306 (3 samples)
Accepted packet size average = 1.53306 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 3 sec (903 sec)
gpgpu_simulation_rate = 3993 (inst/sec)
gpgpu_simulation_rate = 1303 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1129
gpu_sim_insn = 1114592
gpu_ipc =     987.2383
gpu_tot_sim_cycle = 1400787
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.3700
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 534
gpu_stall_icnt2sh    = 7804
partiton_reqs_in_parallel = 24838
partiton_reqs_in_parallel_total    = 11075366
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9243
partiton_reqs_in_parallel_util = 24838
partiton_reqs_in_parallel_util_total    = 11075366
gpu_sim_cycle_parition_util = 1129
gpu_tot_sim_cycle_parition_util    = 503450
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     187.3852 GB/Sec
L2_BW_total  =       0.6103 GB/Sec
gpu_total_sim_rate=5181

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 6307
	L1I_total_cache_miss_rate = 0.0724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 80787
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6307
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 169, 155, 155, 155, 155, 155, 155, 155, 155, 155, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 109, 109, 124, 109, 109, 109, 109, 109, 109, 109, 109, 109, 109, 109, 109, 109, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30729	W0_Idle:351776	W0_Scoreboard:13905869	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 107 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 49372 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 1400786 
mrq_lat_table:479 	35 	65 	146 	40 	277 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6102 	976 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6809 	366 	44 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4994 	1795 	1699 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	288 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         8         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8        15        16         0        16         6         9         1         2         0         0         0         0 
dram[2]:         0         0         8         0        16         0         0        16         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         9        15         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0        16         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         9         0         0         0         0         9         0         1         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0        16        16         6         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0        16         0        16         0         0         2         2         0         0         0         0 
dram[8]:         0         0         9         0         0        16         0         2         0         6         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         3         0         2         0         0 
dram[10]:         0         0         0         9         0         0         0         0         6         6         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0    243196    243200    243216    243222       865       869       873       935      6502      3925      3218    487972      2524         0 
dram[1]:         0         0    243196    243200    249274    243229       882      3130      3011    487986    243488      3976      4605         0         0         0 
dram[2]:      3844         0    243196    243200    243216    243225    491002       896    492078       932      1615      2462         0      2349         0         0 
dram[3]:         0         0    243196    243200    247772    243222       885    488740    489494       942      2421      1326         0         0       681         0 
dram[4]:         0         0    243196    243198    243231    243238    487232    490234       931       935      4771    487554         0         0       228       789 
dram[5]:         0         0    243196    243197    243229    243240    490248       883    490570       943      2044      4354         0         0    243841    243455 
dram[6]:         0      3202    243196    243197    243214    243224      1945      4231      2896    488308    489062    491324    489480      5961       292      1033 
dram[7]:    486943         0    243196    243197    243229    243231       900       903    244531       925      5052      3966         0         0         0      1872 
dram[8]:         0       766    245530    243200    243217    243225       866    491742       928      1402    489816      2664      1476         0      5318         0 
dram[9]:         0         0    243196    243200    243229    243232       875       878       882       886      4634      4288      1777      4706         0         0 
dram[10]:      1149      1337    243196    244018    243222    243235    492511       883      5073      7064      2799      5455         0         0         0      1575 
average row accesses per activate:
dram[0]:       inf      -nan  6.000000  4.500000  6.333333 10.000000 16.000000 16.000000  6.000000  6.000000  2.000000  1.000000  2.000000  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan  8.000000  4.500000  6.000000  9.000000 16.000000  9.000000  4.000000  5.500000  2.000000  1.500000  4.000000      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000  9.000000 16.000000 17.000000  8.500000  8.000000  7.000000  3.000000  2.000000      -nan  2.000000      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  5.500000  6.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  5.500000 16.000000  6.333333 17.000000  6.666667  3.500000  8.000000  1.500000  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  5.500000 16.000000 16.000000 17.000000 16.000000  5.500000  6.000000  1.500000  2.000000      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan  2.000000  9.000000  9.000000 16.000000 16.000000  9.000000  9.000000  3.000000  7.000000  3.000000  1.000000  2.000000  2.000000  1.000000  1.000000 
dram[7]:  1.000000      -nan  9.000000  9.000000 16.000000 10.000000 16.000000  8.500000  8.000000  7.000000  1.500000  1.500000      -nan      -nan      -nan  1.000000 
dram[8]:      -nan  1.000000  5.500000  9.000000 16.000000  9.000000 16.000000  9.000000  7.000000  5.000000  1.500000  1.000000  7.000000      -nan  1.000000      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  5.000000  1.000000  2.500000  1.000000  1.500000      -nan      -nan 
dram[10]:  1.000000  1.000000 10.000000  5.500000 16.000000 16.000000 17.000000 16.000000  4.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan  1.000000 
average row locality = 1229/187 = 6.572193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0        10         9        18        18        16        16         6         6         1         1         1         1         1         0 
dram[1]:         0         0         8         9        17        17        16        17         7         9         4         2         2         0         0         0 
dram[2]:         1         0         9         8        17        16        16        17         8         7         3         1         0         1         0         0 
dram[3]:         0         0         9        10        17        16        16        16         8         8         2         2         0         0         1         0 
dram[4]:         0         0         9        10        16        18        16        18         7         8         2         1         0         0         1         1 
dram[5]:         0         0         9        10        16        16        16        16        10         6         2         2         0         0         1         1 
dram[6]:         0         1         9         9        16        16        17        17         8         7         3         1         1         1         1         1 
dram[7]:         1         0         9         9        16        18        16        17         8         7         2         4         0         0         0         1 
dram[8]:         0         1        10         9        16        17        16        17         7         8         2         1         1         0         1         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         1         4         1         2         0         0 
dram[10]:         1         1        10        10        16        16        16        16         7         7         2         1         0         0         0         1 
total reads: 1161
min_bank_accesses = 0!
chip skew: 108/101 = 1.07
number of total write accesses:
dram[0]:         0         0         2         0         1         2         0         0         0         0         1         0         1         1         0         0 
dram[1]:         0         0         0         0         1         1         0         1         1         2         0         1         2         0         0         0 
dram[2]:         1         0         1         0         1         0         1         0         0         0         0         1         0         1         0         0 
dram[3]:         0         0         0         1         1         0         0         2         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1         0         1         1         2         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         1         0         1         0         1         0         0         0         0         0 
dram[6]:         0         1         0         0         0         0         1         1         1         0         0         0         1         1         0         0 
dram[7]:         0         0         0         0         0         2         0         0         0         0         1         2         0         0         0         0 
dram[8]:         0         0         1         0         0         1         0         1         0         2         1         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[10]:         0         0         0         1         0         0         1         0         1         1         0         1         0         0         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none      646713    862718    612999    582344      1486      1575      1441      1467       119       380       120       509       900    none  
dram[1]:     none      none      970038    862416    647046    647055      1531      1504      1179       963      1093       208       118    none      none      none  
dram[2]:        119    none      776057    970177    646986    727909      1446      1602      1289      1421       418       119    none         184    none      none  
dram[3]:     none      none      970078    793828    647000    727941      1544      1430      1160      1278       506       708    none      none        1948    none  
dram[4]:     none      none      970022    793831    727863    613086      1421      1376      1444      1217       208       380    none      none           0         0
dram[5]:     none      none      970018    793782    727858    727976      1384      1525       947      1570       208       377    none      none           0         0
dram[6]:     none         119    970012    970196    727876    727910      1355      1608      1102      1504       462       380       574       119         0         0
dram[7]:     243309    none      970066    970194    667312    533902      1598      1911      1307      1429       208       209    none      none      none         838
dram[8]:     none        1946    793788    970177    667343    593209      1524      1542      1446      1079       208       380      1103    none         380    none  
dram[9]:     none      none      970010    970185    667311    667399      1480      1775      1504      1576       380       274      1098       165    none      none  
dram[10]:       2207      1550    873246    793837    667305    667366      1419      1697      1147      1031       377       119    none      none      none         250
maximum mf latency per bank:
dram[0]:        252         0    242406    242458    242452    242489       289       346       314       335       239       250       240       239       250         0
dram[1]:          0         0    242404    242442    242463    242493       302       369       338       367       256       257       239         0         0         0
dram[2]:        239         0    242406    242450    242456    242493       321       361       361       372       250       239         0       239         0         0
dram[3]:          0         0    242414    242458    242467    242499       302       365       347       370       250       256         0         0       252         0
dram[4]:          0         0    242414    242467    242483    242544       315       362       315       349       256       250         0         0         0         0
dram[5]:          0         0    242416    242463    242495    242553       299       338       343       337       250       250         0         0         0         0
dram[6]:          0       239    242416    242461    242478    242510       300       382       345       381       250       250       239       239         0         0
dram[7]:     242399         0    242425    242466    242467    242496       325       421       377       430       256       256         0         0         0       318
dram[8]:          0       250    242415    242450    242473    242493       325       395       385       449       250       250       248         0       250         0
dram[9]:          0         0    242417    242463    242470    242497       287       396       350       387       250       250       318       256         0         0
dram[10]:        250       250    242408    242443    242480    242512       307       381       367       372       250       239         0         0         0       250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936473 n_act=19 n_pre=5 n_req=113 n_rd=420 n_write=8 bw_util=0.0009136
n_activity=1392 dram_eff=0.6149
bk0: 4a 936907i bk1: 0a 936927i bk2: 40a 936775i bk3: 36a 936758i bk4: 72a 936619i bk5: 72a 936555i bk6: 64a 936754i bk7: 64a 936672i bk8: 24a 936699i bk9: 24a 936717i bk10: 4a 936901i bk11: 4a 936905i bk12: 4a 936897i bk13: 4a 936896i bk14: 4a 936903i bk15: 0a 936925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00457881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936455 n_act=20 n_pre=9 n_req=117 n_rd=432 n_write=9 bw_util=0.0009414
n_activity=1532 dram_eff=0.5757
bk0: 0a 936924i bk1: 0a 936928i bk2: 32a 936855i bk3: 36a 936761i bk4: 68a 936637i bk5: 68a 936589i bk6: 64a 936765i bk7: 68a 936607i bk8: 28a 936647i bk9: 36a 936602i bk10: 16a 936857i bk11: 8a 936863i bk12: 8a 936877i bk13: 0a 936919i bk14: 0a 936921i bk15: 0a 936922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0055458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936485 n_act=15 n_pre=3 n_req=110 n_rd=416 n_write=6 bw_util=0.0009008
n_activity=1308 dram_eff=0.6453
bk0: 4a 936900i bk1: 0a 936926i bk2: 36a 936814i bk3: 32a 936794i bk4: 68a 936653i bk5: 64a 936615i bk6: 64a 936765i bk7: 68a 936612i bk8: 32a 936634i bk9: 28a 936648i bk10: 12a 936888i bk11: 4a 936889i bk12: 0a 936922i bk13: 4a 936899i bk14: 0a 936923i bk15: 0a 936925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00535155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936481 n_act=15 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.0009072
n_activity=1336 dram_eff=0.6362
bk0: 0a 936925i bk1: 0a 936929i bk2: 36a 936845i bk3: 40a 936742i bk4: 68a 936605i bk5: 64a 936570i bk6: 64a 936760i bk7: 64a 936615i bk8: 32a 936655i bk9: 32a 936659i bk10: 8a 936898i bk11: 8a 936873i bk12: 0a 936921i bk13: 0a 936923i bk14: 4a 936904i bk15: 0a 936924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0059311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936465 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.0009264
n_activity=1498 dram_eff=0.5794
bk0: 0a 936925i bk1: 0a 936930i bk2: 36a 936846i bk3: 40a 936741i bk4: 64a 936707i bk5: 72a 936560i bk6: 64a 936751i bk7: 72a 936600i bk8: 28a 936737i bk9: 32a 936669i bk10: 8a 936861i bk11: 4a 936901i bk12: 0a 936920i bk13: 0a 936922i bk14: 4a 936903i bk15: 4a 936905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00539424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936483 n_act=15 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.0009051
n_activity=1307 dram_eff=0.6488
bk0: 0a 936925i bk1: 0a 936927i bk2: 36a 936842i bk3: 40a 936732i bk4: 64a 936695i bk5: 64a 936620i bk6: 64a 936766i bk7: 64a 936682i bk8: 40a 936637i bk9: 24a 936690i bk10: 8a 936866i bk11: 8a 936896i bk12: 0a 936923i bk13: 0a 936925i bk14: 4a 936907i bk15: 4a 936907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00500787
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936464 n_act=19 n_pre=4 n_req=114 n_rd=432 n_write=6 bw_util=0.000935
n_activity=1402 dram_eff=0.6248
bk0: 0a 936924i bk1: 4a 936903i bk2: 36a 936844i bk3: 36a 936773i bk4: 64a 936672i bk5: 64a 936603i bk6: 68a 936717i bk7: 68a 936577i bk8: 32a 936575i bk9: 28a 936613i bk10: 12a 936888i bk11: 4a 936902i bk12: 4a 936897i bk13: 4a 936897i bk14: 4a 936903i bk15: 4a 936827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00699309
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936464 n_act=18 n_pre=6 n_req=113 n_rd=432 n_write=5 bw_util=0.0009328
n_activity=1447 dram_eff=0.604
bk0: 4a 936906i bk1: 0a 936925i bk2: 36a 936843i bk3: 36a 936771i bk4: 64a 936689i bk5: 72a 936554i bk6: 64a 936728i bk7: 68a 936564i bk8: 32a 936574i bk9: 28a 936584i bk10: 8a 936868i bk11: 16a 936797i bk12: 0a 936919i bk13: 0a 936922i bk14: 0a 936925i bk15: 4a 936908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00763348
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936466 n_act=18 n_pre=5 n_req=118 n_rd=424 n_write=12 bw_util=0.0009307
n_activity=1410 dram_eff=0.6184
bk0: 0a 936924i bk1: 4a 936907i bk2: 40a 936803i bk3: 36a 936773i bk4: 64a 936679i bk5: 68a 936572i bk6: 64a 936743i bk7: 68a 936597i bk8: 28a 936661i bk9: 32a 936611i bk10: 8a 936867i bk11: 4a 936902i bk12: 4a 936880i bk13: 0a 936923i bk14: 4a 936904i bk15: 0a 936924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0060848
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936503 n_act=14 n_pre=2 n_req=103 n_rd=404 n_write=2 bw_util=0.0008667
n_activity=1163 dram_eff=0.6982
bk0: 0a 936924i bk1: 0a 936926i bk2: 36a 936842i bk3: 36a 936776i bk4: 64a 936696i bk5: 64a 936616i bk6: 64a 936740i bk7: 64a 936602i bk8: 24a 936579i bk9: 20a 936584i bk10: 4a 936906i bk11: 16a 936856i bk12: 4a 936905i bk13: 8a 936866i bk14: 0a 936921i bk15: 0a 936922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00600261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936925 n_nop=936485 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.0008987
n_activity=1330 dram_eff=0.6331
bk0: 4a 936905i bk1: 4a 936907i bk2: 40a 936833i bk3: 40a 936738i bk4: 64a 936685i bk5: 64a 936628i bk6: 64a 936751i bk7: 64a 936633i bk8: 28a 936643i bk9: 28a 936645i bk10: 8a 936896i bk11: 4a 936896i bk12: 0a 936921i bk13: 0a 936923i bk14: 0a 936926i bk15: 4a 936907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00564079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[1]: Access = 411, Miss = 51, Miss_rate = 0.124, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[2]: Access = 418, Miss = 54, Miss_rate = 0.129, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[3]: Access = 393, Miss = 54, Miss_rate = 0.137, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[4]: Access = 393, Miss = 54, Miss_rate = 0.137, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[5]: Access = 385, Miss = 50, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 53, Miss_rate = 0.127, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[7]: Access = 397, Miss = 52, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 426, Miss = 51, Miss_rate = 0.120, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 435, Miss = 56, Miss_rate = 0.129, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 399, Miss = 54, Miss_rate = 0.135, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 55, Miss_rate = 0.129, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 420, Miss = 53, Miss_rate = 0.126, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 403, Miss = 52, Miss_rate = 0.129, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 408, Miss = 56, Miss_rate = 0.137, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 449, Miss = 53, Miss_rate = 0.118, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[17]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 390, Miss = 49, Miss_rate = 0.126, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[19]: Access = 388, Miss = 52, Miss_rate = 0.134, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 421, Miss = 52, Miss_rate = 0.124, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[21]: Access = 395, Miss = 52, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3072
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41532
	minimum = 6
	maximum = 37
Network latency average = 8.27039
	minimum = 6
	maximum = 24
Slowest packet = 14322
Flit latency average = 7.97222
	minimum = 6
	maximum = 24
Slowest flit = 21686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0395745
	minimum = 0.0283688 (at node 5)
	maximum = 0.0656028 (at node 44)
Accepted packet rate average = 0.0395745
	minimum = 0.0283688 (at node 5)
	maximum = 0.0656028 (at node 44)
Injected flit rate average = 0.0593617
	minimum = 0.0283688 (at node 5)
	maximum = 0.108156 (at node 44)
Accepted flit rate average= 0.0593617
	minimum = 0.0443262 (at node 29)
	maximum = 0.0886525 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4969 (4 samples)
	minimum = 6 (4 samples)
	maximum = 56.75 (4 samples)
Network latency average = 12.0982 (4 samples)
	minimum = 6 (4 samples)
	maximum = 40 (4 samples)
Flit latency average = 11.5425 (4 samples)
	minimum = 6 (4 samples)
	maximum = 40 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0171321 (4 samples)
	minimum = 0.0125306 (4 samples)
	maximum = 0.0270272 (4 samples)
Accepted packet rate average = 0.0171321 (4 samples)
	minimum = 0.0125306 (4 samples)
	maximum = 0.0270272 (4 samples)
Injected flit rate average = 0.0259374 (4 samples)
	minimum = 0.0125306 (4 samples)
	maximum = 0.0536407 (4 samples)
Accepted flit rate average = 0.0259374 (4 samples)
	minimum = 0.0188371 (4 samples)
	maximum = 0.0400017 (4 samples)
Injected packet size average = 1.51397 (4 samples)
Accepted packet size average = 1.51397 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 11 sec (911 sec)
gpgpu_simulation_rate = 5181 (inst/sec)
gpgpu_simulation_rate = 1537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11039
gpu_sim_insn = 1253132
gpu_ipc =     113.5186
gpu_tot_sim_cycle = 1639048
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.6447
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 534
gpu_stall_icnt2sh    = 7804
partiton_reqs_in_parallel = 242858
partiton_reqs_in_parallel_total    = 11100204
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9205
partiton_reqs_in_parallel_util = 242858
partiton_reqs_in_parallel_util_total    = 11100204
gpu_sim_cycle_parition_util = 11039
gpu_tot_sim_cycle_parition_util    = 504579
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 4374
partiton_replys_in_parallel_total    = 9020
L2_BW  =      37.5564 GB/Sec
L2_BW_total  =       0.7746 GB/Sec
gpu_total_sim_rate=6389

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 6324
	L1I_total_cache_miss_rate = 0.0555
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 107542
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
201, 201, 200, 201, 200, 201, 215, 201, 201, 201, 201, 201, 424, 201, 201, 201, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 149, 134, 134, 134, 134, 134, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 334, 111, 111, 111, 111, 111, 277, 132, 266, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5539
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36772	W0_Idle:477288	W0_Scoreboard:14083933	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 107 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 32992 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 1639010 
mrq_lat_table:1153 	37 	75 	276 	52 	277 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10309 	1130 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11122 	410 	44 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8636 	1872 	1699 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	930 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         8         8        16        16        16        16         6         6         3         1         2         2         1         0 
dram[1]:         2         0         8         8        15        16        16        16         6         9         3         5         0         0         0         0 
dram[2]:         0         1         8         8        16        16        17        16         9         7         4         3         1         0         1         0 
dram[3]:         0         1        10         9        15        16        16        18        10         8         4         4         1         0         1         0 
dram[4]:         0         0         9         9        16        16        17        16         6         8         3         4         0         1         0         1 
dram[5]:         0         0         9         9        16        16         0        16         9         6         5         6         0         1         0         0 
dram[6]:         0         0         9        10        16        16        16        16         6         9         5         4         2         4         1         0 
dram[7]:         1         0         0         9        16        16         0        16         8        11         7         2         1         0         0         0 
dram[8]:         0         1         9         9        16        16        16        16         9         6         6         4         7         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         7         6         3         3         1         2         1         1 
dram[10]:         1         1        10         9        16         0        17        16         6         6         5         7         0         0         0         0 
maximum service time to same row:
dram[0]:      1273      1168    243196    243200    243216    243222      4261      2220      3415      1181      6502      3925      3218    487972      2524      1563 
dram[1]:      2399      3141    243196    243200    249274    243229      1599      3130      3011    487986    243488      3976      4605      3935         0         0 
dram[2]:      3844      1528    243196    243200    243216    243225    491002      3193    492078      2264      1881      2576      4121      2349      1096         0 
dram[3]:         0      3795    243196    243200    247772    243222      1909    488740    489494      1880      2561      3975      1475      3760       681       872 
dram[4]:       896         0    243196    243198    243231    243238    487232    490234      2042      1773      4771    487554      1126      5232       228       789 
dram[5]:         0         0    243196    243197    243229    243240    490248      1605    490570      2057      2044      4354      2224      1474    243841    243455 
dram[6]:      3944      3202    243196    243197    243214    243224      1945      4231      2896    488308    489062    491324    489480      5961       746      1033 
dram[7]:    486943      1804    243196    243197    243229    243231       900      9150    244531      4597      5052      3966      2051      3599       792      1872 
dram[8]:      1165      2145    245530    243200    243217    243225       866    491742      4013      6958    489816      2664      3532      4202      5318         0 
dram[9]:      1173       745    243196    243200    243229    243232      2219      1898      4630      2284      4634      4288      8843      4706      1065      1002 
dram[10]:      1479      1337    243196    244018    243222    243235    492511      3020      5073      7064      2799      5455      1238      5332         0      1575 
average row accesses per activate:
dram[0]:  2.500000  1.000000  5.250000  4.333333  7.666667  5.750000  9.000000  9.000000  2.333333  5.666667  2.000000  2.666667  2.000000  1.500000  1.000000  1.000000 
dram[1]:  2.000000  2.000000  6.000000  4.500000  5.400000  5.250000  8.333333 11.000000  4.333333  4.666667  2.142857  2.333333  4.000000  6.000000      -nan      -nan 
dram[2]:  4.000000  3.500000  3.250000  3.666667  5.250000  9.000000  6.666667  7.000000  3.750000  4.666667  2.000000  1.900000  1.200000  2.000000  1.000000      -nan 
dram[3]:      -nan  1.500000  6.000000  4.500000  5.500000 10.000000 10.000000  9.333333  5.000000  2.222222  2.400000  2.000000  1.500000  4.000000  1.000000  1.000000 
dram[4]:  1.000000      -nan  9.500000  7.500000  9.000000  7.000000  5.400000  8.666667  2.300000  3.200000  2.000000  2.000000  1.000000  1.500000  1.000000  1.000000 
dram[5]:      -nan      -nan  4.000000  9.000000  7.000000 10.000000 17.000000 10.000000  2.714286  2.428571  2.111111  3.333333  4.000000  2.666667  1.000000  1.000000 
dram[6]:  2.000000  2.000000  5.500000  5.500000 11.000000 11.000000  6.333333 14.000000  2.800000  4.250000  2.400000  2.200000  2.333333  2.333333  1.500000  1.000000 
dram[7]:  1.000000  3.000000  9.000000  5.000000  9.000000 11.000000 16.000000  6.666667  3.600000  6.500000  3.600000  2.000000  2.000000  6.000000  1.000000  1.000000 
dram[8]:  2.000000  2.500000  4.000000  6.500000 11.000000  9.000000  7.000000  6.333333  3.750000  3.500000  3.200000  1.875000  4.500000  4.000000  1.000000      -nan 
dram[9]:  1.000000  1.000000  5.500000  5.500000  9.000000  9.000000  7.000000 12.000000  4.000000  3.000000  3.500000  1.777778  1.333333  1.250000  1.000000  1.000000 
dram[10]:  1.333333  1.000000  6.000000  9.500000  9.666667 16.000000  6.666667 10.000000  2.100000  2.800000 10.000000  3.000000  1.000000  2.000000      -nan  1.000000 
average row locality = 2057/500 = 4.114000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2        15        11        20        20        17        17        12        12         9         8         3         4         2         1 
dram[1]:         3         1        10         9        22        19        21        19        11        12        12        11         2         3         0         0 
dram[2]:         2         4        11        10        19        18        18        19        13        12        11        13         5         1         2         0 
dram[3]:         0         2        11        14        19        18        18        22        13        17        10        10         2         2         2         1 
dram[4]:         1         0        14        12        22        19        22        21        18        14        10        11         1         2         1         2 
dram[5]:         0         0        11        13        19        18        16        18        15        15        14         9         2         5         1         1 
dram[6]:         1         1        10        11        19        19        18        22        12        14        11         9         4         4         3         1 
dram[7]:         2         2         9        10        17        19        16        19        17        12        12         6         2         3         1         1 
dram[8]:         2         3        13        11        19        17        19        18        13        11        12        11         2         2         1         0 
dram[9]:         1         1        10        10        17        17        19        20        10        10         5        12         3         4         2         2 
dram[10]:         3         2        11        14        23        16        18        18        16        12        12        10         1         1         0         1 
total reads: 1720
min_bank_accesses = 0!
chip skew: 170/143 = 1.19
number of total write accesses:
dram[0]:         1         0         6         2         3         3         1         1         2         5         3         0         1         2         0         0 
dram[1]:         1         1         2         0         5         2         4         3         2         2         3         3         2         3         0         0 
dram[2]:         2         3         2         1         2         0         2         2         2         2         3         6         1         1         0         0 
dram[3]:         0         1         1         4         3         2         2         6         2         3         2         4         1         2         0         0 
dram[4]:         0         0         5         3         5         2         5         5         5         2         2         3         0         1         0         0 
dram[5]:         0         0         1         5         2         2         1         2         4         2         5         1         2         3         0         0 
dram[6]:         1         1         1         0         3         3         1         6         2         3         1         2         3         3         0         0 
dram[7]:         0         1         0         0         1         3         0         1         1         1         6         2         2         3         0         0 
dram[8]:         0         2         3         2         3         1         2         1         2         3         4         4         7         2         0         0 
dram[9]:         0         0         1         1         1         1         2         4         2         2         2         4         1         1         0         0 
dram[10]:         1         0         1         5         6         0         2         2         5         2         8         2         0         1         0         0 
total reads: 337
min_bank_accesses = 0!
chip skew: 38/21 = 1.81
average mf latency per bank:
dram[0]:       2281      1100    370000    597627    506825    506822      1414      1472       841       672       343       491       738       796      1294      1813
dram[1]:       1750       120    647096    862886    431757    555159      1112      1338       931       893       511       341       508       118    none      none  
dram[2]:        444       455    597492    706037    555033    647662      1326      1419       882       863       339       223      1439       576      1492    none  
dram[3]:     none         471    728137    485482    529754    582789      1318      1059       856       696       355       279       511       118      1297      1691
dram[4]:       2733    none      459802    582573    431700    555148      1045      1175       603       832       478       334       900       338         0       390
dram[5]:     none      none      727984    485457    555011    582804      1460      1276       794       760       341       286       118       413         0         0
dram[6]:        120       834    794114    794605    529753    529772      1413      1113       881       804       443       403       373       362       949         0
dram[7]:     122893       617    970611    873728    593618    485786      1687      1850       835       923       305       527       543       118      2209       838
dram[8]:       1551       511    546136    672082    485736    593688      1264      1529       825      1019       399       269       885       118       380    none  
dram[9]:       1685      2729    794098    794266    593608    593679      1255      1277       877       813       229       259       630      1274      1852      1463
dram[10]:        970      1231    728144    459889    368514    667840      1368      1479       637       771       196       313      1680       119    none         250
maximum mf latency per bank:
dram[0]:        324       256    242406    242458    242452    242489       289       346       324       335       257       256       261       256       257       250
dram[1]:        250       241    242404    242442    242463    242493       302       369       338       367       257       257       239       239         0         0
dram[2]:        239       250    242406    242450    242456    242493       321       361       361       372       257       257       325       239       256         0
dram[3]:          0       251    242414    242458    242467    242499       302       365       347       370       281       257       250       239       257       251
dram[4]:        250         0    242414    242467    242483    242544       315       362       315       349       257       257       250       250         0       258
dram[5]:          0         0    242416    242463    242495    242553       299       338       343       337       267       261       239       257         0         0
dram[6]:        240       239    242416    242461    242478    242510       300       382       345       381       257       257       325       256       256         0
dram[7]:     242399       318    242425    242466    242467    242496       325       421       377       430       256       256       250       239       252       318
dram[8]:        250       250    242415    242450    242473    242493       325       395       385       449       256       260       248       239       250         0
dram[9]:        250       250    242417    242463    242470    242497       287       396       350       387       250       257       318       264       324       328
dram[10]:        257       257    242408    242443    242480    242512       307       381       367       372       259       258       250       239         0       250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956679 n_act=50 n_pre=34 n_req=187 n_rd=628 n_write=30 bw_util=0.001375
n_activity=3323 dram_eff=0.396
bk0: 16a 957321i bk1: 8a 957370i bk2: 60a 957148i bk3: 44a 957198i bk4: 80a 957082i bk5: 80a 956985i bk6: 68a 957215i bk7: 68a 957135i bk8: 48a 957022i bk9: 48a 957062i bk10: 36a 957193i bk11: 32a 957296i bk12: 12a 957341i bk13: 16a 957289i bk14: 8a 957363i bk15: 4a 957401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00474504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956698 n_act=42 n_pre=28 n_req=188 n_rd=620 n_write=33 bw_util=0.001364
n_activity=3145 dram_eff=0.4153
bk0: 12a 957358i bk1: 4a 957399i bk2: 40a 957296i bk3: 36a 957258i bk4: 88a 957013i bk5: 76a 957015i bk6: 84a 957122i bk7: 76a 957068i bk8: 44a 957081i bk9: 48a 957056i bk10: 48a 957140i bk11: 44a 957179i bk12: 8a 957366i bk13: 12a 957353i bk14: 0a 957415i bk15: 0a 957420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00564015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956667 n_act=54 n_pre=39 n_req=187 n_rd=632 n_write=29 bw_util=0.001381
n_activity=3504 dram_eff=0.3773
bk0: 8a 957379i bk1: 16a 957331i bk2: 44a 957236i bk3: 40a 957219i bk4: 76a 957063i bk5: 72a 957072i bk6: 72a 957197i bk7: 76a 957057i bk8: 52a 957016i bk9: 48a 957041i bk10: 44a 957147i bk11: 52a 957040i bk12: 20a 957254i bk13: 4a 957382i bk14: 8a 957364i bk15: 0a 957416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00558271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956661 n_act=49 n_pre=34 n_req=194 n_rd=644 n_write=33 bw_util=0.001414
n_activity=3420 dram_eff=0.3959
bk0: 0a 957419i bk1: 8a 957358i bk2: 44a 957297i bk3: 56a 957134i bk4: 76a 957047i bk5: 72a 957013i bk6: 72a 957206i bk7: 88a 956988i bk8: 52a 957066i bk9: 68a 956873i bk10: 40a 957202i bk11: 40a 957152i bk12: 8a 957353i bk13: 8a 957370i bk14: 8a 957366i bk15: 4a 957397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00613732
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956612 n_act=53 n_pre=38 n_req=208 n_rd=680 n_write=38 bw_util=0.0015
n_activity=3826 dram_eff=0.3753
bk0: 4a 957400i bk1: 0a 957424i bk2: 56a 957237i bk3: 48a 957205i bk4: 88a 957056i bk5: 76a 957039i bk6: 88a 957081i bk7: 84a 957047i bk8: 72a 956915i bk9: 56a 957004i bk10: 40a 957192i bk11: 44a 957132i bk12: 4a 957384i bk13: 8a 957354i bk14: 4a 957396i bk15: 8a 957369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00554824
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956687 n_act=45 n_pre=31 n_req=187 n_rd=628 n_write=30 bw_util=0.001375
n_activity=3207 dram_eff=0.4104
bk0: 0a 957419i bk1: 0a 957423i bk2: 44a 957274i bk3: 52a 957166i bk4: 76a 957109i bk5: 72a 957061i bk6: 64a 957266i bk7: 72a 957130i bk8: 60a 956971i bk9: 60a 956965i bk10: 56a 957055i bk11: 36a 957269i bk12: 8a 957370i bk13: 20a 957274i bk14: 4a 957395i bk15: 4a 957399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00526414
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956685 n_act=43 n_pre=27 n_req=189 n_rd=636 n_write=30 bw_util=0.001391
n_activity=3175 dram_eff=0.4195
bk0: 4a 957391i bk1: 4a 957396i bk2: 40a 957302i bk3: 44a 957233i bk4: 76a 957098i bk5: 76a 957032i bk6: 72a 957185i bk7: 88a 956989i bk8: 48a 956995i bk9: 56a 956969i bk10: 44a 957224i bk11: 36a 957224i bk12: 16a 957287i bk13: 16a 957298i bk14: 12a 957353i bk15: 4a 957317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00705332
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956754 n_act=35 n_pre=19 n_req=169 n_rd=592 n_write=21 bw_util=0.001281
n_activity=2720 dram_eff=0.4507
bk0: 8a 957370i bk1: 8a 957382i bk2: 36a 957340i bk3: 40a 957239i bk4: 68a 957140i bk5: 76a 957036i bk6: 64a 957229i bk7: 76a 957020i bk8: 68a 956904i bk9: 48a 957010i bk10: 48a 957184i bk11: 24a 957264i bk12: 8a 957340i bk13: 12a 957345i bk14: 4a 957397i bk15: 4a 957402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00762778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956696 n_act=44 n_pre=29 n_req=190 n_rd=616 n_write=36 bw_util=0.001362
n_activity=3192 dram_eff=0.4085
bk0: 8a 957396i bk1: 12a 957350i bk2: 52a 957213i bk3: 44a 957215i bk4: 76a 957104i bk5: 68a 957068i bk6: 76a 957156i bk7: 72a 957062i bk8: 52a 957017i bk9: 44a 957033i bk10: 48a 957191i bk11: 44a 957124i bk12: 8a 957326i bk13: 8a 957371i bk14: 4a 957396i bk15: 0a 957418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00620835
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956755 n_act=44 n_pre=28 n_req=165 n_rd=572 n_write=22 bw_util=0.001241
n_activity=2729 dram_eff=0.4353
bk0: 4a 957401i bk1: 4a 957405i bk2: 40a 957302i bk3: 40a 957238i bk4: 68a 957156i bk5: 68a 957076i bk6: 76a 957150i bk7: 80a 957007i bk8: 40a 956983i bk9: 40a 956959i bk10: 20a 957333i bk11: 48a 957103i bk12: 12a 957322i bk13: 16a 957286i bk14: 8a 957364i bk15: 8a 957360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0061415
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957421 n_nop=956685 n_act=42 n_pre=27 n_req=193 n_rd=632 n_write=35 bw_util=0.001393
n_activity=3260 dram_eff=0.4092
bk0: 12a 957334i bk1: 8a 957374i bk2: 44a 957295i bk3: 56a 957169i bk4: 92a 957027i bk5: 64a 957129i bk6: 72a 957186i bk7: 72a 957082i bk8: 64a 956841i bk9: 48a 957017i bk10: 48a 957176i bk11: 40a 957239i bk12: 4a 957388i bk13: 4a 957379i bk14: 0a 957419i bk15: 4a 957402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00583233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 686, Miss = 82, Miss_rate = 0.120, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[1]: Access = 619, Miss = 75, Miss_rate = 0.121, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[2]: Access = 649, Miss = 81, Miss_rate = 0.125, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[3]: Access = 565, Miss = 74, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[4]: Access = 660, Miss = 81, Miss_rate = 0.123, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[5]: Access = 582, Miss = 77, Miss_rate = 0.132, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 587, Miss = 75, Miss_rate = 0.128, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 588, Miss = 86, Miss_rate = 0.146, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 643, Miss = 89, Miss_rate = 0.138, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 631, Miss = 81, Miss_rate = 0.128, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 598, Miss = 78, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 79, Miss_rate = 0.137, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 614, Miss = 78, Miss_rate = 0.127, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 629, Miss = 81, Miss_rate = 0.129, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 615, Miss = 76, Miss_rate = 0.124, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 599, Miss = 72, Miss_rate = 0.120, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 644, Miss = 81, Miss_rate = 0.126, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[17]: Access = 567, Miss = 73, Miss_rate = 0.129, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 566, Miss = 67, Miss_rate = 0.118, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[19]: Access = 607, Miss = 76, Miss_rate = 0.125, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 84, Miss_rate = 0.136, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[21]: Access = 551, Miss = 74, Miss_rate = 0.134, Pending_hits = 136, Reservation_fails = 0
L2_total_cache_accesses = 13394
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3083
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26352
icnt_total_pkts_simt_to_mem=14373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.19536
	minimum = 6
	maximum = 20
Network latency average = 7.18964
	minimum = 6
	maximum = 20
Slowest packet = 18076
Flit latency average = 6.71554
	minimum = 6
	maximum = 19
Slowest flit = 33228
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00792499
	minimum = 0.00289894 (at node 4)
	maximum = 0.0136341 (at node 19)
Accepted packet rate average = 0.00792499
	minimum = 0.00289894 (at node 4)
	maximum = 0.0136341 (at node 19)
Injected flit rate average = 0.0119491
	minimum = 0.00289894 (at node 4)
	maximum = 0.0230557 (at node 32)
Accepted flit rate average= 0.0119491
	minimum = 0.00579789 (at node 4)
	maximum = 0.0245051 (at node 19)
Injected packet length average = 1.50777
Accepted packet length average = 1.50777
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6366 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.4 (5 samples)
Network latency average = 11.1165 (5 samples)
	minimum = 6 (5 samples)
	maximum = 36 (5 samples)
Flit latency average = 10.5771 (5 samples)
	minimum = 6 (5 samples)
	maximum = 35.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0152907 (5 samples)
	minimum = 0.0106043 (5 samples)
	maximum = 0.0243486 (5 samples)
Accepted packet rate average = 0.0152907 (5 samples)
	minimum = 0.0106043 (5 samples)
	maximum = 0.0243486 (5 samples)
Injected flit rate average = 0.0231398 (5 samples)
	minimum = 0.0106043 (5 samples)
	maximum = 0.0475237 (5 samples)
Accepted flit rate average = 0.0231398 (5 samples)
	minimum = 0.0162293 (5 samples)
	maximum = 0.0369024 (5 samples)
Injected packet size average = 1.51333 (5 samples)
Accepted packet size average = 1.51333 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 35 sec (935 sec)
gpgpu_simulation_rate = 6389 (inst/sec)
gpgpu_simulation_rate = 1752 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1283
gpu_sim_insn = 1117092
gpu_ipc =     870.6874
gpu_tot_sim_cycle = 1862481
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.8072
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 534
gpu_stall_icnt2sh    = 7812
partiton_reqs_in_parallel = 28226
partiton_reqs_in_parallel_total    = 11343062
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1055
partiton_reqs_in_parallel_util = 28226
partiton_reqs_in_parallel_util_total    = 11343062
gpu_sim_cycle_parition_util = 1283
gpu_tot_sim_cycle_parition_util    = 515618
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13394
L2_BW  =     230.4958 GB/Sec
L2_BW_total  =       0.8404 GB/Sec
gpu_total_sim_rate=7503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 6324
	L1I_total_cache_miss_rate = 0.0466
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 129362
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
243, 258, 242, 258, 242, 243, 257, 243, 258, 243, 243, 243, 466, 243, 243, 243, 155, 155, 170, 155, 155, 155, 155, 155, 170, 155, 170, 155, 155, 155, 155, 155, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 355, 132, 132, 132, 132, 132, 298, 153, 287, 153, 153, 153, 168, 153, 153, 153, 153, 153, 168, 153, 153, 153, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43485	W0_Idle:488036	W0_Scoreboard:14097704	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 107 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 27492 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 1862480 
mrq_lat_table:1153 	37 	75 	276 	52 	277 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13408 	1151 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13040 	574 	238 	436 	412 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10330 	2219 	1706 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	2002 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         8         8        16        16        16        16         6         6         3         1         2         2         1         0 
dram[1]:         2         0         8         8        15        16        16        16         6         9         3         5         0         0         0         0 
dram[2]:         0         1         8         8        16        16        17        16         9         7         4         3         1         0         1         0 
dram[3]:         0         1        10         9        15        16        16        18        10         8         4         4         1         0         1         0 
dram[4]:         0         0         9         9        16        16        17        16         6         8         3         4         0         1         0         1 
dram[5]:         0         0         9         9        16        16         0        16         9         6         5         6         0         1         0         0 
dram[6]:         0         0         9        10        16        16        16        16         6         9         5         4         2         4         1         0 
dram[7]:         1         0         0         9        16        16         0        16         8        11         7         2         1         0         0         0 
dram[8]:         0         1         9         9        16        16        16        16         9         6         6         4         7         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         7         6         3         3         1         2         1         1 
dram[10]:         1         1        10         9        16         0        17        16         6         6         5         7         0         0         0         0 
maximum service time to same row:
dram[0]:      1273      1168    243196    243200    243216    243222      4261      2220      3415      1181      6502      3925      3218    487972      2524      1563 
dram[1]:      2399      3141    243196    243200    249274    243229      1599      3130      3011    487986    243488      3976      4605      3935         0         0 
dram[2]:      3844      1528    243196    243200    243216    243225    491002      3193    492078      2264      1881      2576      4121      2349      1096         0 
dram[3]:         0      3795    243196    243200    247772    243222      1909    488740    489494      1880      2561      3975      1475      3760       681       872 
dram[4]:       896         0    243196    243198    243231    243238    487232    490234      2042      1773      4771    487554      1126      5232       228       789 
dram[5]:         0         0    243196    243197    243229    243240    490248      1605    490570      2057      2044      4354      2224      1474    243841    243455 
dram[6]:      3944      3202    243196    243197    243214    243224      1945      4231      2896    488308    489062    491324    489480      5961       746      1033 
dram[7]:    486943      1804    243196    243197    243229    243231       900      9150    244531      4597      5052      3966      2051      3599       792      1872 
dram[8]:      1165      2145    245530    243200    243217    243225       866    491742      4013      6958    489816      2664      3532      4202      5318         0 
dram[9]:      1173       745    243196    243200    243229    243232      2219      1898      4630      2284      4634      4288      8843      4706      1065      1002 
dram[10]:      1479      1337    243196    244018    243222    243235    492511      3020      5073      7064      2799      5455      1238      5332         0      1575 
average row accesses per activate:
dram[0]:  2.500000  1.000000  5.250000  4.333333  7.666667  5.750000  9.000000  9.000000  2.333333  5.666667  2.000000  2.666667  2.000000  1.500000  1.000000  1.000000 
dram[1]:  2.000000  2.000000  6.000000  4.500000  5.400000  5.250000  8.333333 11.000000  4.333333  4.666667  2.142857  2.333333  4.000000  6.000000      -nan      -nan 
dram[2]:  4.000000  3.500000  3.250000  3.666667  5.250000  9.000000  6.666667  7.000000  3.750000  4.666667  2.000000  1.900000  1.200000  2.000000  1.000000      -nan 
dram[3]:      -nan  1.500000  6.000000  4.500000  5.500000 10.000000 10.000000  9.333333  5.000000  2.222222  2.400000  2.000000  1.500000  4.000000  1.000000  1.000000 
dram[4]:  1.000000      -nan  9.500000  7.500000  9.000000  7.000000  5.400000  8.666667  2.300000  3.200000  2.000000  2.000000  1.000000  1.500000  1.000000  1.000000 
dram[5]:      -nan      -nan  4.000000  9.000000  7.000000 10.000000 17.000000 10.000000  2.714286  2.428571  2.111111  3.333333  4.000000  2.666667  1.000000  1.000000 
dram[6]:  2.000000  2.000000  5.500000  5.500000 11.000000 11.000000  6.333333 14.000000  2.800000  4.250000  2.400000  2.200000  2.333333  2.333333  1.500000  1.000000 
dram[7]:  1.000000  3.000000  9.000000  5.000000  9.000000 11.000000 16.000000  6.666667  3.600000  6.500000  3.600000  2.000000  2.000000  6.000000  1.000000  1.000000 
dram[8]:  2.000000  2.500000  4.000000  6.500000 11.000000  9.000000  7.000000  6.333333  3.750000  3.500000  3.200000  1.875000  4.500000  4.000000  1.000000      -nan 
dram[9]:  1.000000  1.000000  5.500000  5.500000  9.000000  9.000000  7.000000 12.000000  4.000000  3.000000  3.500000  1.777778  1.333333  1.250000  1.000000  1.000000 
dram[10]:  1.333333  1.000000  6.000000  9.500000  9.666667 16.000000  6.666667 10.000000  2.100000  2.800000 10.000000  3.000000  1.000000  2.000000      -nan  1.000000 
average row locality = 2057/500 = 4.114000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2        15        11        20        20        17        17        12        12         9         8         3         4         2         1 
dram[1]:         3         1        10         9        22        19        21        19        11        12        12        11         2         3         0         0 
dram[2]:         2         4        11        10        19        18        18        19        13        12        11        13         5         1         2         0 
dram[3]:         0         2        11        14        19        18        18        22        13        17        10        10         2         2         2         1 
dram[4]:         1         0        14        12        22        19        22        21        18        14        10        11         1         2         1         2 
dram[5]:         0         0        11        13        19        18        16        18        15        15        14         9         2         5         1         1 
dram[6]:         1         1        10        11        19        19        18        22        12        14        11         9         4         4         3         1 
dram[7]:         2         2         9        10        17        19        16        19        17        12        12         6         2         3         1         1 
dram[8]:         2         3        13        11        19        17        19        18        13        11        12        11         2         2         1         0 
dram[9]:         1         1        10        10        17        17        19        20        10        10         5        12         3         4         2         2 
dram[10]:         3         2        11        14        23        16        18        18        16        12        12        10         1         1         0         1 
total reads: 1720
min_bank_accesses = 0!
chip skew: 170/143 = 1.19
number of total write accesses:
dram[0]:         1         0         6         2         3         3         1         1         2         5         3         0         1         2         0         0 
dram[1]:         1         1         2         0         5         2         4         3         2         2         3         3         2         3         0         0 
dram[2]:         2         3         2         1         2         0         2         2         2         2         3         6         1         1         0         0 
dram[3]:         0         1         1         4         3         2         2         6         2         3         2         4         1         2         0         0 
dram[4]:         0         0         5         3         5         2         5         5         5         2         2         3         0         1         0         0 
dram[5]:         0         0         1         5         2         2         1         2         4         2         5         1         2         3         0         0 
dram[6]:         1         1         1         0         3         3         1         6         2         3         1         2         3         3         0         0 
dram[7]:         0         1         0         0         1         3         0         1         1         1         6         2         2         3         0         0 
dram[8]:         0         2         3         2         3         1         2         1         2         3         4         4         7         2         0         0 
dram[9]:         0         0         1         1         1         1         2         4         2         2         2         4         1         1         0         0 
dram[10]:         1         0         1         5         6         0         2         2         5         2         8         2         0         1         0         0 
total reads: 337
min_bank_accesses = 0!
chip skew: 38/21 = 1.81
average mf latency per bank:
dram[0]:       2281      1100    370021    597677    506921    506922      1994      2007      1213       923       446       664       738       796      1294      1813
dram[1]:       1750       120    647157    862965    431833    555233      1523      1804      1339      1256       575       425       508       118    none      none  
dram[2]:        444       455    597538    706055    555150    647744      1838      1962      1177      1201       433       305      1439       576      1492    none  
dram[3]:     none         471    728161    485496    529819    582885      1832      1441      1211       943       457       326       511       118      1297      1691
dram[4]:       2733    none      459852    582613    431760    555245      1449      1561       808      1120       576       415       900       338         0       390
dram[5]:     none      none      728044    485457    555101    582903      2112      1763      1051      1050       405       418       118       413         0         0
dram[6]:        120       834    794153    794668    529871    529882      1896      1478      1246      1081       558       538       373       362       949         0
dram[7]:     122893       617    970646    873825    593766    485921      2376      2354      1124      1300       374       616       543       118      2209       838
dram[8]:       1551       511    546198    672128    485849    593791      1757      2047      1201      1382       498       318      6109       118       380    none  
dram[9]:       1685      2729    794161    794321    593744    593822      1750      1719      1211      1156       316       322       630      1274      1852      1463
dram[10]:        970      1231    728193    459946    368602    667987      1856      2033       880      1096       252       403      1680       119    none         250
maximum mf latency per bank:
dram[0]:        324       256    242406    242458    242452    242489       289       346       324       335       257       256       261       256       257       250
dram[1]:        250       241    242404    242442    242463    242493       302       369       338       367       257       257       239       239         0         0
dram[2]:        239       250    242406    242450    242456    242493       321       361       361       372       257       257       325       239       256         0
dram[3]:          0       251    242414    242458    242467    242499       302       365       347       370       281       257       250       239       257       251
dram[4]:        250         0    242414    242467    242483    242544       315       362       315       349       257       257       250       250         0       258
dram[5]:          0         0    242416    242463    242495    242553       299       338       343       337       267       261       239       257         0         0
dram[6]:        240       239    242416    242461    242478    242510       300       382       345       381       257       257       325       256       256         0
dram[7]:     242399       318    242425    242466    242467    242496       325       421       377       430       256       256       250       239       252       318
dram[8]:        250       250    242415    242450    242473    242493       325       395       385       449       256       260       277       239       250         0
dram[9]:        250       250    242417    242463    242470    242497       287       396       350       387       250       257       318       264       324       328
dram[10]:        257       257    242408    242443    242480    242512       307       381       367       372       259       258       250       239         0       250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959060 n_act=50 n_pre=34 n_req=187 n_rd=628 n_write=30 bw_util=0.001371
n_activity=3323 dram_eff=0.396
bk0: 16a 959702i bk1: 8a 959751i bk2: 60a 959529i bk3: 44a 959579i bk4: 80a 959463i bk5: 80a 959366i bk6: 68a 959596i bk7: 68a 959516i bk8: 48a 959403i bk9: 48a 959443i bk10: 36a 959574i bk11: 32a 959677i bk12: 12a 959722i bk13: 16a 959670i bk14: 8a 959744i bk15: 4a 959782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00473327
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959079 n_act=42 n_pre=28 n_req=188 n_rd=620 n_write=33 bw_util=0.001361
n_activity=3145 dram_eff=0.4153
bk0: 12a 959739i bk1: 4a 959780i bk2: 40a 959677i bk3: 36a 959639i bk4: 88a 959394i bk5: 76a 959396i bk6: 84a 959503i bk7: 76a 959449i bk8: 44a 959462i bk9: 48a 959437i bk10: 48a 959521i bk11: 44a 959560i bk12: 8a 959747i bk13: 12a 959734i bk14: 0a 959796i bk15: 0a 959801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00562616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959048 n_act=54 n_pre=39 n_req=187 n_rd=632 n_write=29 bw_util=0.001377
n_activity=3504 dram_eff=0.3773
bk0: 8a 959760i bk1: 16a 959712i bk2: 44a 959617i bk3: 40a 959600i bk4: 76a 959444i bk5: 72a 959453i bk6: 72a 959578i bk7: 76a 959438i bk8: 52a 959397i bk9: 48a 959422i bk10: 44a 959528i bk11: 52a 959421i bk12: 20a 959635i bk13: 4a 959763i bk14: 8a 959745i bk15: 0a 959797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00556886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959042 n_act=49 n_pre=34 n_req=194 n_rd=644 n_write=33 bw_util=0.001411
n_activity=3420 dram_eff=0.3959
bk0: 0a 959800i bk1: 8a 959739i bk2: 44a 959678i bk3: 56a 959515i bk4: 76a 959428i bk5: 72a 959394i bk6: 72a 959587i bk7: 88a 959369i bk8: 52a 959447i bk9: 68a 959254i bk10: 40a 959583i bk11: 40a 959533i bk12: 8a 959734i bk13: 8a 959751i bk14: 8a 959747i bk15: 4a 959778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0061221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=958993 n_act=53 n_pre=38 n_req=208 n_rd=680 n_write=38 bw_util=0.001496
n_activity=3826 dram_eff=0.3753
bk0: 4a 959781i bk1: 0a 959805i bk2: 56a 959618i bk3: 48a 959586i bk4: 88a 959437i bk5: 76a 959420i bk6: 88a 959462i bk7: 84a 959428i bk8: 72a 959296i bk9: 56a 959385i bk10: 40a 959573i bk11: 44a 959513i bk12: 4a 959765i bk13: 8a 959735i bk14: 4a 959777i bk15: 8a 959750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00553447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959068 n_act=45 n_pre=31 n_req=187 n_rd=628 n_write=30 bw_util=0.001371
n_activity=3207 dram_eff=0.4104
bk0: 0a 959800i bk1: 0a 959804i bk2: 44a 959655i bk3: 52a 959547i bk4: 76a 959490i bk5: 72a 959442i bk6: 64a 959647i bk7: 72a 959511i bk8: 60a 959352i bk9: 60a 959346i bk10: 56a 959436i bk11: 36a 959650i bk12: 8a 959751i bk13: 20a 959655i bk14: 4a 959776i bk15: 4a 959780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00525108
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959066 n_act=43 n_pre=27 n_req=189 n_rd=636 n_write=30 bw_util=0.001388
n_activity=3175 dram_eff=0.4195
bk0: 4a 959772i bk1: 4a 959777i bk2: 40a 959683i bk3: 44a 959614i bk4: 76a 959479i bk5: 76a 959413i bk6: 72a 959566i bk7: 88a 959370i bk8: 48a 959376i bk9: 56a 959350i bk10: 44a 959605i bk11: 36a 959605i bk12: 16a 959668i bk13: 16a 959679i bk14: 12a 959734i bk15: 4a 959698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00703583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959135 n_act=35 n_pre=19 n_req=169 n_rd=592 n_write=21 bw_util=0.001277
n_activity=2720 dram_eff=0.4507
bk0: 8a 959751i bk1: 8a 959763i bk2: 36a 959721i bk3: 40a 959620i bk4: 68a 959521i bk5: 76a 959417i bk6: 64a 959610i bk7: 76a 959401i bk8: 68a 959285i bk9: 48a 959391i bk10: 48a 959565i bk11: 24a 959645i bk12: 8a 959721i bk13: 12a 959726i bk14: 4a 959778i bk15: 4a 959783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00760886
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959077 n_act=44 n_pre=29 n_req=190 n_rd=616 n_write=36 bw_util=0.001359
n_activity=3192 dram_eff=0.4085
bk0: 8a 959777i bk1: 12a 959731i bk2: 52a 959594i bk3: 44a 959596i bk4: 76a 959485i bk5: 68a 959449i bk6: 76a 959537i bk7: 72a 959443i bk8: 52a 959398i bk9: 44a 959414i bk10: 48a 959572i bk11: 44a 959505i bk12: 8a 959707i bk13: 8a 959752i bk14: 4a 959777i bk15: 0a 959799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00619294
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959136 n_act=44 n_pre=28 n_req=165 n_rd=572 n_write=22 bw_util=0.001238
n_activity=2729 dram_eff=0.4353
bk0: 4a 959782i bk1: 4a 959786i bk2: 40a 959683i bk3: 40a 959619i bk4: 68a 959537i bk5: 68a 959457i bk6: 76a 959531i bk7: 80a 959388i bk8: 40a 959364i bk9: 40a 959340i bk10: 20a 959714i bk11: 48a 959484i bk12: 12a 959703i bk13: 16a 959667i bk14: 8a 959745i bk15: 8a 959741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00612626
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=959802 n_nop=959066 n_act=42 n_pre=27 n_req=193 n_rd=632 n_write=35 bw_util=0.00139
n_activity=3260 dram_eff=0.4092
bk0: 12a 959715i bk1: 8a 959755i bk2: 44a 959676i bk3: 56a 959550i bk4: 92a 959408i bk5: 64a 959510i bk6: 72a 959567i bk7: 72a 959463i bk8: 64a 959222i bk9: 48a 959398i bk10: 48a 959557i bk11: 40a 959620i bk12: 4a 959769i bk13: 4a 959760i bk14: 0a 959800i bk15: 4a 959783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00581787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 818, Miss = 82, Miss_rate = 0.100, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 75, Miss_rate = 0.101, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[2]: Access = 779, Miss = 81, Miss_rate = 0.104, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 74, Miss_rate = 0.107, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[4]: Access = 791, Miss = 81, Miss_rate = 0.102, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[5]: Access = 713, Miss = 77, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 713, Miss = 75, Miss_rate = 0.105, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 715, Miss = 86, Miss_rate = 0.120, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 776, Miss = 89, Miss_rate = 0.115, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 757, Miss = 81, Miss_rate = 0.107, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 730, Miss = 78, Miss_rate = 0.107, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 79, Miss_rate = 0.113, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[13]: Access = 763, Miss = 81, Miss_rate = 0.106, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 751, Miss = 76, Miss_rate = 0.101, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 72, Miss_rate = 0.098, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1048, Miss = 81, Miss_rate = 0.077, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[17]: Access = 689, Miss = 73, Miss_rate = 0.106, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 689, Miss = 67, Miss_rate = 0.097, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[19]: Access = 734, Miss = 76, Miss_rate = 0.104, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 84, Miss_rate = 0.112, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[21]: Access = 687, Miss = 74, Miss_rate = 0.108, Pending_hits = 136, Reservation_fails = 0
L2_total_cache_accesses = 16514
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 3083
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31520
icnt_total_pkts_simt_to_mem=18565
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.1801
	minimum = 6
	maximum = 310
Network latency average = 18.2654
	minimum = 6
	maximum = 233
Slowest packet = 29406
Flit latency average = 19.0092
	minimum = 6
	maximum = 232
Slowest flit = 44674
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0486739
	minimum = 0.0358814 (at node 7)
	maximum = 0.157566 (at node 44)
Accepted packet rate average = 0.0486739
	minimum = 0.0358814 (at node 7)
	maximum = 0.157566 (at node 44)
Injected flit rate average = 0.0730109
	minimum = 0.0468019 (at node 7)
	maximum = 0.195008 (at node 44)
Accepted flit rate average= 0.0730109
	minimum = 0.0577223 (at node 45)
	maximum = 0.277691 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5605 (6 samples)
	minimum = 6 (6 samples)
	maximum = 92.8333 (6 samples)
Network latency average = 12.308 (6 samples)
	minimum = 6 (6 samples)
	maximum = 68.8333 (6 samples)
Flit latency average = 11.9825 (6 samples)
	minimum = 6 (6 samples)
	maximum = 68.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0208545 (6 samples)
	minimum = 0.0148171 (6 samples)
	maximum = 0.0465515 (6 samples)
Accepted packet rate average = 0.0208545 (6 samples)
	minimum = 0.0148171 (6 samples)
	maximum = 0.0465515 (6 samples)
Injected flit rate average = 0.0314516 (6 samples)
	minimum = 0.0166372 (6 samples)
	maximum = 0.0721043 (6 samples)
Accepted flit rate average = 0.0314516 (6 samples)
	minimum = 0.0231448 (6 samples)
	maximum = 0.0770339 (6 samples)
Injected packet size average = 1.50814 (6 samples)
Accepted packet size average = 1.50814 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 45 sec (945 sec)
gpgpu_simulation_rate = 7503 (inst/sec)
gpgpu_simulation_rate = 1970 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11364
gpu_sim_insn = 1294722
gpu_ipc =     113.9319
gpu_tot_sim_cycle = 2101067
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.9911
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 534
gpu_stall_icnt2sh    = 7812
partiton_reqs_in_parallel = 250008
partiton_reqs_in_parallel_total    = 11371288
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.5311
partiton_reqs_in_parallel_util = 250008
partiton_reqs_in_parallel_util_total    = 11371288
gpu_sim_cycle_parition_util = 11364
gpu_tot_sim_cycle_parition_util    = 516901
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 16224
partiton_replys_in_parallel_total    = 16514
L2_BW  =     135.3199 GB/Sec
L2_BW_total  =       1.4769 GB/Sec
gpu_total_sim_rate=8547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0346
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 176971
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
289, 448, 288, 579, 288, 289, 303, 289, 501, 289, 289, 289, 512, 289, 289, 289, 178, 178, 193, 178, 178, 178, 178, 178, 338, 178, 338, 479, 178, 178, 178, 178, 155, 155, 155, 155, 155, 377, 155, 378, 155, 155, 378, 377, 155, 155, 155, 155, 492, 176, 402, 176, 373, 176, 191, 176, 373, 176, 176, 176, 191, 176, 176, 321, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3982
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49835	W0_Idle:542867	W0_Scoreboard:14462162	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 107 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 13491 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 2101029 
mrq_lat_table:3591 	74 	150 	579 	132 	282 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28969 	1808 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	29193 	634 	238 	436 	422 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22438 	2355 	1706 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	231 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         2         8         8        16        16        16        16         6        10         5         8         6         2         3         1 
dram[1]:         2         2         8         8        15        16        16        16         6         9         6         5         4         6         3         2 
dram[2]:         4         6         8         8        16        16        17        16         9         7         8         8         4         3         1         1 
dram[3]:         1         2        10         9        15        16        16        18        10         8        10         5         3         4         2         3 
dram[4]:         6         1        10         9        16        16        17        16         8         8        10         8         4         2         1         3 
dram[5]:         2         1         9         9        16        16        17        16         9         8         5        16         4         6         1         4 
dram[6]:         2         2        18        10        16        16        16        16         6         9         6         8         4         4         4         2 
dram[7]:         2         4         9         9        16        16        16        16         8        11         7        15        10         6         3         1 
dram[8]:         2         4         9         9        16        16        16        16         9         8        14        10         7         4         1         1 
dram[9]:         1         1         9         9        16        16        16        16         8         8         8         4         3        10         1         3 
dram[10]:         3         2        16        10        16        16        17        16         6         6        15         7         2         2         2         2 
maximum service time to same row:
dram[0]:      3972      1467    243196    243200    243216    243222      4261      2220      3415      1866      6502      3925      3698    487972      2524      1563 
dram[1]:      2518      3141    243196    243200    249274    243229      1599      3130      3011    487986    243488      3976      4605      3935       906       956 
dram[2]:      3844      3556    243196    243200    243216    243225    491002      3193    492078      2264      1881      2576      4121      2349      1096      1434 
dram[3]:      2044      5819    243196    243200    247772    243222      1909    488740    489494      1880      2561      3975      1475      3760       681      4359 
dram[4]:      2779      4406    243196    243198    243231    243238    487232    490234      5221      1773      4771    487554      2484      5232      2437       789 
dram[5]:       662       960    243196    243197    243229    243240    490248      1605    490570      2057      2044      6198      2224      1474    243841    243455 
dram[6]:      3944      3202    243196    243197    243214    243224      1945      4231      2896    488308    489062    491324    489480      5961      5202      1502 
dram[7]:    486943      7186    243196    243197    243229    243231       900      9150    244531      4597      5052      3966      3075      3599      3471      1872 
dram[8]:      1165      2145    245530    243200    243217    243225       866    491742      4013      6958    489816      3066      3532      4202      5318       749 
dram[9]:      1173       745    243196    243200    243229    243232      2219      1898      4630      4727      4634      4288      8843      4706      1065      1002 
dram[10]:      2389      1364    243196    244018    243222    243235    492511      3020      5073      7064      2799      5455      1238      5332       670      1575 
average row accesses per activate:
dram[0]:  2.333333  2.166667  4.750000 12.333333  5.714286  7.833333  5.500000  7.500000  2.857143  4.090909  2.500000  2.857143  2.142857  3.000000  1.500000  1.250000 
dram[1]:  2.200000  1.750000  8.000000  4.333333  5.250000  4.666667  7.500000  5.285714  3.166667  3.500000  2.437500  2.437500  5.000000  3.400000  1.666667  1.250000 
dram[2]:  1.750000  2.600000  3.625000  4.714286  4.125000  9.250000  5.666667  6.428571  2.928571  2.625000  2.857143  2.352941  1.888889  3.800000  1.000000  1.000000 
dram[3]:  1.500000  1.333333  7.500000  4.625000  4.571429  9.800000  9.500000  6.428571  2.857143  2.466667  3.230769  2.222222  2.714286  2.285714  1.400000  1.500000 
dram[4]:  2.400000  1.000000  6.800000  5.666667  7.600000  5.125000  6.500000  7.800000  2.411765  3.142857  2.588235  3.200000  1.571429  2.222222  1.000000  1.571429 
dram[5]:  2.250000  2.000000  4.571429  5.142857  6.166667  8.200000 11.333333  6.833333  3.071429  3.214286  2.263158  2.846154  4.750000  3.000000  1.000000  1.750000 
dram[6]:  1.500000  1.250000  5.833333  7.500000  8.000000  9.200000  5.428571  6.250000  2.500000  3.000000  2.312500  3.090909  2.625000  2.666667  1.833333  1.166667 
dram[7]:  1.500000  1.833333  4.625000  4.571429  9.000000  8.600000  8.000000  6.250000  5.000000  3.545455  3.000000  3.500000  2.444444  3.500000  1.428571  1.333333 
dram[8]:  2.500000  2.333333  3.909091  5.200000 19.000000  9.200000  7.000000  6.571429  3.600000  3.090909  3.454545  2.181818  3.600000  3.500000  1.000000  1.000000 
dram[9]:  2.600000  2.600000  4.000000  4.875000  4.857143  3.153846 13.666667 10.250000  2.800000  3.166667  2.687500  2.333333  2.857143  2.555556  1.666667  1.400000 
dram[10]:  2.600000  2.200000  4.857143  6.800000  4.888889  9.000000  8.000000  7.333333  2.562500  3.250000  3.900000  2.461539  3.666667  2.333333  2.000000  1.250000 
average row locality = 4995/1353 = 3.691796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        10        26        23        31        33        32        33        30        33        23        27        10         7         9         5 
dram[1]:         8         5        21        19        31        33        32        28        29        26        28        27        11        10         5         5 
dram[2]:         5         9        20        23        26        28        26        32        29        30        29        27        12        12         3         2 
dram[3]:         2         6        21        25        25        33        28        32        29        28        29        30        13        11         7         9 
dram[4]:         9         4        22        23        28        31        28        28        31        31        31        22         8        13         5        11 
dram[5]:         7         7        23        24        28        30        25        30        29        33        31        26        11        13         5         7 
dram[6]:         4         4        25        20        30        33        29        35        34        28        28        26        13        10        11         7 
dram[7]:         5         8        28        22        32        30        30        36        31        29        27        24        14        14        10         4 
dram[8]:         7        11        28        18        27        32        27        33        26        26        26        35         8         8         3         3 
dram[9]:         9         9        19        26        27        33        29        29        29        28        31        25        15        16         5         7 
dram[10]:         9         8        24        23        33        22        28        32        30        30        26        24         7         9         4         5 
total reads: 3606
bank skew: 36/2 = 18.00
chip skew: 344/313 = 1.10
number of total write accesses:
dram[0]:         3         3        12        14         9        14        12        12        10        12         7        13         5         5         0         0 
dram[1]:         3         2        11         7        11         9        13         9         9         9        11        12         9         7         0         0 
dram[2]:         2         4         9        10         7         9         8        13        12        12        11        13         5         7         0         0 
dram[3]:         1         2         9        12         7        16        10        13        11         9        13        10         6         5         0         0 
dram[4]:         3         0        12        11        10        10        11        11        10        13        13        10         3         7         0         0 
dram[5]:         2         3         9        12         9        11         9        11        14        12        12        11         8         8         0         0 
dram[6]:         2         1        10        10        10        13         9        15        11        11         9         8         8         6         0         0 
dram[7]:         1         3         9        10        13        13        10        14        14        10        15        11         8         7         0         0 
dram[8]:         3         3        15         8        11        14         8        13        10         8        12        13        10         6         0         0 
dram[9]:         4         4         5        13         7         8        12        12        13        10        12        10         5         7         0         0 
dram[10]:         4         3        10        11        11         5        12        12        11         9        13         8         4         5         0         0 
total reads: 1389
min_bank_accesses = 0!
chip skew: 138/118 = 1.17
average mf latency per bank:
dram[0]:       1416       958    204953    210287    292024    248485      1249      1325       810       916       660       562       618       620      1195      1302
dram[1]:       1124       663    243119    299216    278041    278121      1183      1429       944       885       623       555       386       483      1478      1584
dram[2]:       1128      1065    268276    235800    353694    315515      1341      1315       815       830       796       558       856       753      1340       842
dram[3]:        386       891    291704    236594    364704    238348      1345      1266       853      1035       599       650       733       653      1429      1844
dram[4]:        795      1567    257466    257441    307205    284809      1335      1351       864       868       650       473       575       666       413      1108
dram[5]:       1024       647    273427    243142    315497    284901      1353      1287       815       860       676       544       288       562       963      1544
dram[6]:        405       829    250073    291736    291967    253880      1418      1265       943       844       716       763       684       715      1483      1498
dram[7]:      41633       841    236754    273400    237901    249043      1385      1295       746       879       544       579       675       749      1470      1675
dram[8]:        656      1165    203577    336478    281665    232710      1388      1263       883      1078       592       627      3485       418      1344      1394
dram[9]:        625       686    364565    224528    314844    261249      1238      1384       678       759       638       567       738       743      1655      2042
dram[10]:        993       727    257353    257554    243470    396276      1206      1280       894      1013       566       675       474       521      2083       991
maximum mf latency per bank:
dram[0]:        324       266    242406    242458    242452    242489       289       346       324       335       259       264       261       256       257       258
dram[1]:        267       259    242404    242442    242463    242493       302       369       338       367       261       265       261       266       257       261
dram[2]:        259       256    242406    242450    242456    242493       321       361       361       372       258       265       325       260       256       256
dram[3]:        260       262    242414    242458    242467    242499       302       365       347       370       282       258       258       262       257       258
dram[4]:        258       258    242414    242467    242483    242544       315       362       315       349       272       260       258       269       258       260
dram[5]:        265       278    242416    242463    242495    242553       299       338       343       337       268       269       311       259       259       257
dram[6]:        258       273    242416    242461    242478    242510       300       382       345       381       258       283       325       258       269       265
dram[7]:     242399       318    242425    242466    242467    242496       325       421       377       430       270       268       260       261       265       318
dram[8]:        258       261    242415    242450    242473    242493       325       395       385       449       257       267       277       260       256       258
dram[9]:        261       280    242417    242463    242470    242497       287       396       350       387       291       278       318       264       324       328
dram[10]:        257       264    242408    242443    242480    242512       307       381       367       372       274       259       256       260       256       259
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979169 n_act=123 n_pre=107 n_req=474 n_rd=1372 n_write=131 bw_util=0.003065
n_activity=8287 dram_eff=0.3627
bk0: 44a 980614i bk1: 40a 980638i bk2: 104a 980326i bk3: 92a 980446i bk4: 124a 980281i bk5: 132a 980146i bk6: 128a 980317i bk7: 132a 980218i bk8: 120a 980081i bk9: 132a 980069i bk10: 92a 980314i bk11: 108a 980197i bk12: 40a 980576i bk13: 28a 980655i bk14: 36a 980687i bk15: 20a 980772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00551125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979286 n_act=119 n_pre=103 n_req=440 n_rd=1272 n_write=122 bw_util=0.002842
n_activity=7472 dram_eff=0.3731
bk0: 32a 980675i bk1: 20a 980754i bk2: 84a 980526i bk3: 76a 980481i bk4: 124a 980285i bk5: 132a 980158i bk6: 128a 980332i bk7: 112a 980286i bk8: 116a 980080i bk9: 104a 980171i bk10: 112a 980175i bk11: 108a 980120i bk12: 44a 980594i bk13: 40a 980595i bk14: 20a 980793i bk15: 20a 980762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0061627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979286 n_act=129 n_pre=113 n_req=435 n_rd=1252 n_write=122 bw_util=0.002802
n_activity=7987 dram_eff=0.3441
bk0: 20a 980756i bk1: 36a 980700i bk2: 80a 980471i bk3: 92a 980408i bk4: 104a 980328i bk5: 112a 980327i bk6: 104a 980505i bk7: 128a 980235i bk8: 116a 980011i bk9: 120a 979890i bk10: 116a 980160i bk11: 108a 980108i bk12: 48a 980509i bk13: 48a 980568i bk14: 12a 980801i bk15: 8a 980845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00644407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979226 n_act=128 n_pre=112 n_req=452 n_rd=1312 n_write=124 bw_util=0.002928
n_activity=8111 dram_eff=0.3541
bk0: 8a 980819i bk1: 24a 980697i bk2: 84a 980531i bk3: 100a 980332i bk4: 100a 980373i bk5: 132a 980149i bk6: 112a 980473i bk7: 128a 980232i bk8: 116a 980040i bk9: 112a 980036i bk10: 116a 980206i bk11: 120a 980124i bk12: 52a 980523i bk13: 44a 980549i bk14: 28a 980715i bk15: 36a 980683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00667651
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979234 n_act=130 n_pre=114 n_req=449 n_rd=1300 n_write=124 bw_util=0.002903
n_activity=8253 dram_eff=0.3451
bk0: 36a 980669i bk1: 16a 980788i bk2: 88a 980478i bk3: 92a 980415i bk4: 112a 980358i bk5: 124a 980233i bk6: 112a 980429i bk7: 112a 980361i bk8: 124a 980049i bk9: 124a 980014i bk10: 124a 980112i bk11: 88a 980323i bk12: 32a 980634i bk13: 52a 980477i bk14: 20a 980737i bk15: 44a 980653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00624833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979225 n_act=123 n_pre=107 n_req=460 n_rd=1316 n_write=131 bw_util=0.00295
n_activity=7923 dram_eff=0.3653
bk0: 28a 980704i bk1: 28a 980688i bk2: 92a 980483i bk3: 96a 980356i bk4: 112a 980353i bk5: 120a 980205i bk6: 100a 980540i bk7: 120a 980309i bk8: 116a 980041i bk9: 132a 980000i bk10: 124a 980046i bk11: 104a 980233i bk12: 44a 980584i bk13: 52a 980520i bk14: 20a 980733i bk15: 28a 980747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00610357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979193 n_act=127 n_pre=111 n_req=460 n_rd=1348 n_write=123 bw_util=0.002999
n_activity=8238 dram_eff=0.3571
bk0: 16a 980766i bk1: 16a 980778i bk2: 100a 980456i bk3: 80a 980451i bk4: 120a 980344i bk5: 132a 980174i bk6: 116a 980391i bk7: 140a 980140i bk8: 136a 979785i bk9: 112a 980025i bk10: 112a 980184i bk11: 104a 980255i bk12: 52a 980483i bk13: 40a 980608i bk14: 44a 980628i bk15: 28a 980612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00781118
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979170 n_act=117 n_pre=101 n_req=482 n_rd=1376 n_write=138 bw_util=0.003087
n_activity=7998 dram_eff=0.3786
bk0: 20a 980772i bk1: 32a 980683i bk2: 112a 980363i bk3: 88a 980354i bk4: 128a 980212i bk5: 120a 980166i bk6: 120a 980313i bk7: 144a 980105i bk8: 124a 980047i bk9: 116a 979990i bk10: 108a 980128i bk11: 96a 980279i bk12: 56a 980444i bk13: 56a 980486i bk14: 40a 980636i bk15: 16a 980800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00863083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979284 n_act=114 n_pre=98 n_req=452 n_rd=1272 n_write=134 bw_util=0.002867
n_activity=7658 dram_eff=0.3672
bk0: 28a 980721i bk1: 44a 980663i bk2: 112a 980260i bk3: 72a 980445i bk4: 108a 980364i bk5: 128a 980153i bk6: 108a 980413i bk7: 132a 980149i bk8: 104a 980183i bk9: 104a 980193i bk10: 104a 980264i bk11: 140a 979914i bk12: 32a 980629i bk13: 32a 980661i bk14: 12a 980797i bk15: 12a 980808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00698133
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979182 n_act=133 n_pre=117 n_req=459 n_rd=1348 n_write=122 bw_util=0.002997
n_activity=7692 dram_eff=0.3822
bk0: 36a 980655i bk1: 36a 980650i bk2: 76a 980587i bk3: 104a 980277i bk4: 108a 980361i bk5: 132a 980041i bk6: 116a 980370i bk7: 116a 980208i bk8: 116a 979880i bk9: 112a 979938i bk10: 124a 980035i bk11: 100a 980172i bk12: 60a 980501i bk13: 64a 980459i bk14: 20a 980771i bk15: 28a 980698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00743601
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980902 n_nop=979322 n_act=111 n_pre=95 n_req=432 n_rd=1256 n_write=118 bw_util=0.002802
n_activity=7697 dram_eff=0.357
bk0: 36a 980699i bk1: 32a 980707i bk2: 96a 980432i bk3: 92a 980457i bk4: 132a 980216i bk5: 88a 980432i bk6: 112a 980414i bk7: 128a 980262i bk8: 120a 979991i bk9: 120a 980093i bk10: 104a 980284i bk11: 96a 980318i bk12: 28a 980728i bk13: 36a 980618i bk14: 16a 980809i bk15: 20a 980775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00636659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1588, Miss = 172, Miss_rate = 0.108, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[1]: Access = 1531, Miss = 171, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1469, Miss = 165, Miss_rate = 0.112, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[3]: Access = 1358, Miss = 153, Miss_rate = 0.113, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[4]: Access = 1411, Miss = 150, Miss_rate = 0.106, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 1457, Miss = 163, Miss_rate = 0.112, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1399, Miss = 154, Miss_rate = 0.110, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[7]: Access = 1585, Miss = 174, Miss_rate = 0.110, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 1461, Miss = 162, Miss_rate = 0.111, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 163, Miss_rate = 0.111, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 1387, Miss = 159, Miss_rate = 0.115, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 1521, Miss = 170, Miss_rate = 0.112, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 1637, Miss = 174, Miss_rate = 0.106, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1528, Miss = 163, Miss_rate = 0.107, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1562, Miss = 177, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1473, Miss = 167, Miss_rate = 0.113, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1628, Miss = 152, Miss_rate = 0.093, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 166, Miss_rate = 0.113, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 1423, Miss = 164, Miss_rate = 0.115, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[19]: Access = 1523, Miss = 173, Miss_rate = 0.114, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 1461, Miss = 161, Miss_rate = 0.110, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[21]: Access = 1405, Miss = 153, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3152
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.1699
	minimum = 6
	maximum = 21
Network latency average = 7.1634
	minimum = 6
	maximum = 21
Slowest packet = 38166
Flit latency average = 6.64861
	minimum = 6
	maximum = 21
Slowest flit = 67782
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0285546
	minimum = 0.0148722 (at node 22)
	maximum = 0.0393805 (at node 40)
Accepted packet rate average = 0.0285546
	minimum = 0.0148722 (at node 22)
	maximum = 0.0393805 (at node 40)
Injected flit rate average = 0.0433185
	minimum = 0.0180402 (at node 22)
	maximum = 0.0711049 (at node 35)
Accepted flit rate average= 0.0433185
	minimum = 0.0265763 (at node 22)
	maximum = 0.0706208 (at node 17)
Injected packet length average = 1.51704
Accepted packet length average = 1.51704
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.219 (7 samples)
	minimum = 6 (7 samples)
	maximum = 82.5714 (7 samples)
Network latency average = 11.573 (7 samples)
	minimum = 6 (7 samples)
	maximum = 62 (7 samples)
Flit latency average = 11.2205 (7 samples)
	minimum = 6 (7 samples)
	maximum = 61.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0219545 (7 samples)
	minimum = 0.014825 (7 samples)
	maximum = 0.0455271 (7 samples)
Accepted packet rate average = 0.0219545 (7 samples)
	minimum = 0.014825 (7 samples)
	maximum = 0.0455271 (7 samples)
Injected flit rate average = 0.0331469 (7 samples)
	minimum = 0.0168376 (7 samples)
	maximum = 0.0719616 (7 samples)
Accepted flit rate average = 0.0331469 (7 samples)
	minimum = 0.023635 (7 samples)
	maximum = 0.0761177 (7 samples)
Injected packet size average = 1.5098 (7 samples)
Accepted packet size average = 1.5098 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 21 sec (981 sec)
gpgpu_simulation_rate = 8547 (inst/sec)
gpgpu_simulation_rate = 2141 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2945
gpu_sim_insn = 1132352
gpu_ipc =     384.4998
gpu_tot_sim_cycle = 2326162
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.0917
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 534
gpu_stall_icnt2sh    = 7814
partiton_reqs_in_parallel = 64790
partiton_reqs_in_parallel_total    = 11621296
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0238
partiton_reqs_in_parallel_util = 64790
partiton_reqs_in_parallel_util_total    = 11621296
gpu_sim_cycle_parition_util = 2945
gpu_tot_sim_cycle_parition_util    = 528265
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     219.6285 GB/Sec
L2_BW_total  =       1.6120 GB/Sec
gpu_total_sim_rate=9575

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0302
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 203421
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
346, 505, 345, 651, 345, 346, 360, 361, 573, 331, 346, 361, 584, 361, 346, 361, 214, 199, 229, 214, 199, 199, 214, 214, 359, 199, 359, 515, 214, 199, 199, 214, 191, 191, 191, 191, 176, 413, 191, 414, 191, 176, 414, 398, 176, 176, 176, 176, 528, 212, 423, 197, 394, 212, 212, 197, 409, 197, 197, 197, 212, 212, 212, 357, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44407
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107969	W0_Idle:579499	W0_Scoreboard:14474326	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 107 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 11321 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 2326161 
mrq_lat_table:3591 	74 	150 	579 	132 	282 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35222 	2379 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	31041 	958 	569 	1576 	2932 	692 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24076 	2750 	1721 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	5007 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         2         8         8        16        16        16        16         6        10         5         8         6         2         3         1 
dram[1]:         2         2         8         8        15        16        16        16         6         9         6         5         4         6         3         2 
dram[2]:         4         6         8         8        16        16        17        16         9         7         8         8         4         3         1         1 
dram[3]:         1         2        10         9        15        16        16        18        10         8        10         5         3         4         2         3 
dram[4]:         6         1        10         9        16        16        17        16         8         8        10         8         4         2         1         3 
dram[5]:         2         1         9         9        16        16        17        16         9         8         5        16         4         6         1         4 
dram[6]:         2         2        18        10        16        16        16        16         6         9         6         8         4         4         4         2 
dram[7]:         2         4         9         9        16        16        16        16         8        11         7        15        10         6         3         1 
dram[8]:         2         4         9         9        16        16        16        16         9         8        14        10         7         4         1         1 
dram[9]:         1         1         9         9        16        16        16        16         8         8         8         4         3        10         1         3 
dram[10]:         3         2        16        10        16        16        17        16         6         6        15         7         2         2         2         2 
maximum service time to same row:
dram[0]:      3972      1467    243196    243200    243216    243222      4261      2220      3415      1866      6502      3925      3698    487972      2524      1563 
dram[1]:      2518      3141    243196    243200    249274    243229      1599      3130      3011    487986    243488      3976      4605      3935       906       956 
dram[2]:      3844      3556    243196    243200    243216    243225    491002      3193    492078      2264      1881      2576      4121      2349      1096      1434 
dram[3]:      2044      5819    243196    243200    247772    243222      1909    488740    489494      1880      2561      3975      1475      3760       681      4359 
dram[4]:      2779      4406    243196    243198    243231    243238    487232    490234      5221      1773      4771    487554      2484      5232      2437       789 
dram[5]:       662       960    243196    243197    243229    243240    490248      1605    490570      2057      2044      6198      2224      1474    243841    243455 
dram[6]:      3944      3202    243196    243197    243214    243224      1945      4231      2896    488308    489062    491324    489480      5961      5202      1502 
dram[7]:    486943      7186    243196    243197    243229    243231       900      9150    244531      4597      5052      3966      3075      3599      3471      1872 
dram[8]:      1165      2145    245530    243200    243217    243225       866    491742      4013      6958    489816      3066      3532      4202      5318       749 
dram[9]:      1173       745    243196    243200    243229    243232      2219      1898      4630      4727      4634      4288      8843      4706      1065      1002 
dram[10]:      2389      1364    243196    244018    243222    243235    492511      3020      5073      7064      2799      5455      1238      5332       670      1575 
average row accesses per activate:
dram[0]:  2.333333  2.166667  4.750000 12.333333  5.714286  7.833333  5.500000  7.500000  2.857143  4.090909  2.500000  2.857143  2.142857  3.000000  1.500000  1.250000 
dram[1]:  2.200000  1.750000  8.000000  4.333333  5.250000  4.666667  7.500000  5.285714  3.166667  3.500000  2.437500  2.437500  5.000000  3.400000  1.666667  1.250000 
dram[2]:  1.750000  2.600000  3.625000  4.714286  4.125000  9.250000  5.666667  6.428571  2.928571  2.625000  2.857143  2.352941  1.888889  3.800000  1.000000  1.000000 
dram[3]:  1.500000  1.333333  7.500000  4.625000  4.571429  9.800000  9.500000  6.428571  2.857143  2.466667  3.230769  2.222222  2.714286  2.285714  1.400000  1.500000 
dram[4]:  2.400000  1.000000  6.800000  5.666667  7.600000  5.125000  6.500000  7.800000  2.411765  3.142857  2.588235  3.200000  1.571429  2.222222  1.000000  1.571429 
dram[5]:  2.250000  2.000000  4.571429  5.142857  6.166667  8.200000 11.333333  6.833333  3.071429  3.214286  2.263158  2.846154  4.750000  3.000000  1.000000  1.750000 
dram[6]:  1.500000  1.250000  5.833333  7.500000  8.000000  9.200000  5.428571  6.250000  2.500000  3.000000  2.312500  3.090909  2.625000  2.666667  1.833333  1.166667 
dram[7]:  1.500000  1.833333  4.625000  4.571429  9.000000  8.600000  8.000000  6.250000  5.000000  3.545455  3.000000  3.500000  2.444444  3.500000  1.428571  1.333333 
dram[8]:  2.500000  2.333333  3.909091  5.200000 19.000000  9.200000  7.000000  6.571429  3.600000  3.090909  3.454545  2.181818  3.600000  3.500000  1.000000  1.000000 
dram[9]:  2.600000  2.600000  4.000000  4.875000  4.857143  3.153846 13.666667 10.250000  2.800000  3.166667  2.687500  2.333333  2.857143  2.555556  1.666667  1.400000 
dram[10]:  2.600000  2.200000  4.857143  6.800000  4.888889  9.000000  8.000000  7.333333  2.562500  3.250000  3.900000  2.461539  3.666667  2.333333  2.000000  1.250000 
average row locality = 4995/1353 = 3.691796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        10        26        23        31        33        32        33        30        33        23        27        10         7         9         5 
dram[1]:         8         5        21        19        31        33        32        28        29        26        28        27        11        10         5         5 
dram[2]:         5         9        20        23        26        28        26        32        29        30        29        27        12        12         3         2 
dram[3]:         2         6        21        25        25        33        28        32        29        28        29        30        13        11         7         9 
dram[4]:         9         4        22        23        28        31        28        28        31        31        31        22         8        13         5        11 
dram[5]:         7         7        23        24        28        30        25        30        29        33        31        26        11        13         5         7 
dram[6]:         4         4        25        20        30        33        29        35        34        28        28        26        13        10        11         7 
dram[7]:         5         8        28        22        32        30        30        36        31        29        27        24        14        14        10         4 
dram[8]:         7        11        28        18        27        32        27        33        26        26        26        35         8         8         3         3 
dram[9]:         9         9        19        26        27        33        29        29        29        28        31        25        15        16         5         7 
dram[10]:         9         8        24        23        33        22        28        32        30        30        26        24         7         9         4         5 
total reads: 3606
bank skew: 36/2 = 18.00
chip skew: 344/313 = 1.10
number of total write accesses:
dram[0]:         3         3        12        14         9        14        12        12        10        12         7        13         5         5         0         0 
dram[1]:         3         2        11         7        11         9        13         9         9         9        11        12         9         7         0         0 
dram[2]:         2         4         9        10         7         9         8        13        12        12        11        13         5         7         0         0 
dram[3]:         1         2         9        12         7        16        10        13        11         9        13        10         6         5         0         0 
dram[4]:         3         0        12        11        10        10        11        11        10        13        13        10         3         7         0         0 
dram[5]:         2         3         9        12         9        11         9        11        14        12        12        11         8         8         0         0 
dram[6]:         2         1        10        10        10        13         9        15        11        11         9         8         8         6         0         0 
dram[7]:         1         3         9        10        13        13        10        14        14        10        15        11         8         7         0         0 
dram[8]:         3         3        15         8        11        14         8        13        10         8        12        13        10         6         0         0 
dram[9]:         4         4         5        13         7         8        12        12        13        10        12        10         5         7         0         0 
dram[10]:         4         3        10        11        11         5        12        12        11         9        13         8         4         5         0         0 
total reads: 1389
min_bank_accesses = 0!
chip skew: 138/118 = 1.17
average mf latency per bank:
dram[0]:       1416       958    205008    210371    292218    248659      1640      1723      1107      1203       872       719       618       620      1195      1302
dram[1]:       1124       663    243209    299340    278224    278310      1546      1881      1271      1163       779       706       386       483      1478      1584
dram[2]:       1128      1065    268375    235901    353895    315742      1780      1691      1080      1077       937       706       856       753      1340       842
dram[3]:        386       891    291842    236711    364920    238473      1804      1633      1105      1388       789       815       733       653      1429      1844
dram[4]:        795      1567    257565    257578    307422    285013      1779      1779      1129      1149       790       603       575       666       413      1108
dram[5]:       1024       647    273524    243268    315709    285086      1866      1749      1050      1107       775       691       288       562       963      1544
dram[6]:        405       829    250189    291835    292168    254076      1901      1591      1157      1108       875       955       684       715      1483      1498
dram[7]:      41633       841    236836    273503    238075    249237      1810      1662       996      1166       682       748       675       749      1470      1675
dram[8]:        656      1165    203660    336639    281948    232935      1886      1672      1234      1446       745       770     18204       418      1344      1394
dram[9]:        625       686    364724    224635    315122    261419      1663      1796       968      1044       769       708       738       743      1655      2042
dram[10]:        993       727    257445    257668    243621    396566      1626      1659      1170      1324       722       886       474       521      2083       991
maximum mf latency per bank:
dram[0]:        324       266    242406    242458    242452    242489       295       346       324       335       300       295       261       256       257       258
dram[1]:        267       259    242404    242442    242463    242493       302       369       338       367       290       265       261       266       257       261
dram[2]:        259       256    242406    242450    242456    242493       321       361       361       372       258       294       325       260       256       256
dram[3]:        260       262    242414    242458    242467    242499       302       365       347       370       298       258       258       262       257       258
dram[4]:        258       258    242414    242467    242483    242544       315       362       315       349       272       260       258       269       258       260
dram[5]:        265       278    242416    242463    242495    242553       329       338       343       337       268       269       311       259       259       257
dram[6]:        258       273    242416    242461    242478    242510       337       382       345       381       258       283       325       258       269       265
dram[7]:     242399       318    242425    242466    242467    242496       325       421       377       430       270       268       260       261       265       318
dram[8]:        258       261    242415    242450    242473    242493       325       395       385       449       294       296       379       260       256       258
dram[9]:        261       280    242417    242463    242470    242497       297       396       361       387       291       278       318       264       324       328
dram[10]:        257       264    242408    242443    242480    242512       336       381       367       372       274       259       256       260       256       259
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984636 n_act=123 n_pre=107 n_req=474 n_rd=1372 n_write=131 bw_util=0.003048
n_activity=8287 dram_eff=0.3627
bk0: 44a 986081i bk1: 40a 986105i bk2: 104a 985793i bk3: 92a 985913i bk4: 124a 985748i bk5: 132a 985613i bk6: 128a 985784i bk7: 132a 985685i bk8: 120a 985548i bk9: 132a 985536i bk10: 92a 985781i bk11: 108a 985664i bk12: 40a 986043i bk13: 28a 986122i bk14: 36a 986154i bk15: 20a 986239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00548071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984753 n_act=119 n_pre=103 n_req=440 n_rd=1272 n_write=122 bw_util=0.002827
n_activity=7472 dram_eff=0.3731
bk0: 32a 986142i bk1: 20a 986221i bk2: 84a 985993i bk3: 76a 985948i bk4: 124a 985752i bk5: 132a 985625i bk6: 128a 985799i bk7: 112a 985753i bk8: 116a 985547i bk9: 104a 985638i bk10: 112a 985642i bk11: 108a 985587i bk12: 44a 986061i bk13: 40a 986062i bk14: 20a 986260i bk15: 20a 986229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00612854
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984753 n_act=129 n_pre=113 n_req=435 n_rd=1252 n_write=122 bw_util=0.002786
n_activity=7987 dram_eff=0.3441
bk0: 20a 986223i bk1: 36a 986167i bk2: 80a 985938i bk3: 92a 985875i bk4: 104a 985795i bk5: 112a 985794i bk6: 104a 985972i bk7: 128a 985702i bk8: 116a 985478i bk9: 120a 985357i bk10: 116a 985627i bk11: 108a 985575i bk12: 48a 985976i bk13: 48a 986035i bk14: 12a 986268i bk15: 8a 986312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00640835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984693 n_act=128 n_pre=112 n_req=452 n_rd=1312 n_write=124 bw_util=0.002912
n_activity=8111 dram_eff=0.3541
bk0: 8a 986286i bk1: 24a 986164i bk2: 84a 985998i bk3: 100a 985799i bk4: 100a 985840i bk5: 132a 985616i bk6: 112a 985940i bk7: 128a 985699i bk8: 116a 985507i bk9: 112a 985503i bk10: 116a 985673i bk11: 120a 985591i bk12: 52a 985990i bk13: 44a 986016i bk14: 28a 986182i bk15: 36a 986150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0066395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984701 n_act=130 n_pre=114 n_req=449 n_rd=1300 n_write=124 bw_util=0.002887
n_activity=8253 dram_eff=0.3451
bk0: 36a 986136i bk1: 16a 986255i bk2: 88a 985945i bk3: 92a 985882i bk4: 112a 985825i bk5: 124a 985700i bk6: 112a 985896i bk7: 112a 985828i bk8: 124a 985516i bk9: 124a 985481i bk10: 124a 985579i bk11: 88a 985790i bk12: 32a 986101i bk13: 52a 985944i bk14: 20a 986204i bk15: 44a 986120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0062137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984692 n_act=123 n_pre=107 n_req=460 n_rd=1316 n_write=131 bw_util=0.002934
n_activity=7923 dram_eff=0.3653
bk0: 28a 986171i bk1: 28a 986155i bk2: 92a 985950i bk3: 96a 985823i bk4: 112a 985820i bk5: 120a 985672i bk6: 100a 986007i bk7: 120a 985776i bk8: 116a 985508i bk9: 132a 985467i bk10: 124a 985513i bk11: 104a 985700i bk12: 44a 986051i bk13: 52a 985987i bk14: 20a 986200i bk15: 28a 986214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00606974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984660 n_act=127 n_pre=111 n_req=460 n_rd=1348 n_write=123 bw_util=0.002983
n_activity=8238 dram_eff=0.3571
bk0: 16a 986233i bk1: 16a 986245i bk2: 100a 985923i bk3: 80a 985918i bk4: 120a 985811i bk5: 132a 985641i bk6: 116a 985858i bk7: 140a 985607i bk8: 136a 985252i bk9: 112a 985492i bk10: 112a 985651i bk11: 104a 985722i bk12: 52a 985950i bk13: 40a 986075i bk14: 44a 986095i bk15: 28a 986079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00776788
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984637 n_act=117 n_pre=101 n_req=482 n_rd=1376 n_write=138 bw_util=0.00307
n_activity=7998 dram_eff=0.3786
bk0: 20a 986239i bk1: 32a 986150i bk2: 112a 985830i bk3: 88a 985821i bk4: 128a 985679i bk5: 120a 985633i bk6: 120a 985780i bk7: 144a 985572i bk8: 124a 985514i bk9: 116a 985457i bk10: 108a 985595i bk11: 96a 985746i bk12: 56a 985911i bk13: 56a 985953i bk14: 40a 986103i bk15: 16a 986267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00858299
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984751 n_act=114 n_pre=98 n_req=452 n_rd=1272 n_write=134 bw_util=0.002851
n_activity=7658 dram_eff=0.3672
bk0: 28a 986188i bk1: 44a 986130i bk2: 112a 985727i bk3: 72a 985912i bk4: 108a 985831i bk5: 128a 985620i bk6: 108a 985880i bk7: 132a 985616i bk8: 104a 985650i bk9: 104a 985660i bk10: 104a 985731i bk11: 140a 985381i bk12: 32a 986096i bk13: 32a 986128i bk14: 12a 986264i bk15: 12a 986275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00694263
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984649 n_act=133 n_pre=117 n_req=459 n_rd=1348 n_write=122 bw_util=0.002981
n_activity=7692 dram_eff=0.3822
bk0: 36a 986122i bk1: 36a 986117i bk2: 76a 986054i bk3: 104a 985744i bk4: 108a 985828i bk5: 132a 985508i bk6: 116a 985837i bk7: 116a 985675i bk8: 116a 985347i bk9: 112a 985405i bk10: 124a 985502i bk11: 100a 985639i bk12: 60a 985968i bk13: 64a 985926i bk14: 20a 986238i bk15: 28a 986165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0073948
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986369 n_nop=984789 n_act=111 n_pre=95 n_req=432 n_rd=1256 n_write=118 bw_util=0.002786
n_activity=7697 dram_eff=0.357
bk0: 36a 986166i bk1: 32a 986174i bk2: 96a 985899i bk3: 92a 985924i bk4: 132a 985683i bk5: 88a 985899i bk6: 112a 985881i bk7: 128a 985729i bk8: 120a 985458i bk9: 120a 985560i bk10: 104a 985751i bk11: 96a 985785i bk12: 28a 986195i bk13: 36a 986085i bk14: 16a 986276i bk15: 20a 986242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0063313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1841, Miss = 172, Miss_rate = 0.093, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[1]: Access = 1802, Miss = 171, Miss_rate = 0.095, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1723, Miss = 165, Miss_rate = 0.096, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[3]: Access = 1606, Miss = 153, Miss_rate = 0.095, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[4]: Access = 1643, Miss = 150, Miss_rate = 0.091, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 1710, Miss = 163, Miss_rate = 0.095, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1656, Miss = 154, Miss_rate = 0.093, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[7]: Access = 1848, Miss = 174, Miss_rate = 0.094, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 1720, Miss = 162, Miss_rate = 0.094, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 163, Miss_rate = 0.094, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 1623, Miss = 159, Miss_rate = 0.098, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[11]: Access = 1782, Miss = 170, Miss_rate = 0.095, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 1897, Miss = 174, Miss_rate = 0.092, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1786, Miss = 163, Miss_rate = 0.091, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1821, Miss = 177, Miss_rate = 0.097, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1741, Miss = 167, Miss_rate = 0.096, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3075, Miss = 152, Miss_rate = 0.049, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[17]: Access = 1735, Miss = 166, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 1684, Miss = 164, Miss_rate = 0.097, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[19]: Access = 1767, Miss = 173, Miss_rate = 0.098, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 1707, Miss = 161, Miss_rate = 0.094, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[21]: Access = 1667, Miss = 153, Miss_rate = 0.092, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3152
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.5917
	minimum = 6
	maximum = 504
Network latency average = 35.1448
	minimum = 6
	maximum = 337
Slowest packet = 68245
Flit latency average = 42.8029
	minimum = 6
	maximum = 336
Slowest flit = 103592
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0463587
	minimum = 0.0353261 (at node 9)
	maximum = 0.245754 (at node 44)
Accepted packet rate average = 0.0463587
	minimum = 0.0353261 (at node 9)
	maximum = 0.245754 (at node 44)
Injected flit rate average = 0.069538
	minimum = 0.0550272 (at node 32)
	maximum = 0.262058 (at node 44)
Accepted flit rate average= 0.069538
	minimum = 0.0461957 (at node 9)
	maximum = 0.475204 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2656 (8 samples)
	minimum = 6 (8 samples)
	maximum = 135.25 (8 samples)
Network latency average = 14.5195 (8 samples)
	minimum = 6 (8 samples)
	maximum = 96.375 (8 samples)
Flit latency average = 15.1683 (8 samples)
	minimum = 6 (8 samples)
	maximum = 96 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0250051 (8 samples)
	minimum = 0.0173876 (8 samples)
	maximum = 0.0705555 (8 samples)
Accepted packet rate average = 0.0250051 (8 samples)
	minimum = 0.0173876 (8 samples)
	maximum = 0.0705555 (8 samples)
Injected flit rate average = 0.0376958 (8 samples)
	minimum = 0.0216113 (8 samples)
	maximum = 0.0957237 (8 samples)
Accepted flit rate average = 0.0376958 (8 samples)
	minimum = 0.0264551 (8 samples)
	maximum = 0.126003 (8 samples)
Injected packet size average = 1.50753 (8 samples)
Accepted packet size average = 1.50753 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 34 sec (994 sec)
gpgpu_simulation_rate = 9575 (inst/sec)
gpgpu_simulation_rate = 2340 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20283
gpu_sim_insn = 1536501
gpu_ipc =      75.7531
gpu_tot_sim_cycle = 2573667
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.2952
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 14050
gpu_stall_icnt2sh    = 86987
partiton_reqs_in_parallel = 432710
partiton_reqs_in_parallel_total    = 11686086
partiton_level_parallism =      21.3336
partiton_level_parallism_total  =       4.7088
partiton_reqs_in_parallel_util = 432710
partiton_reqs_in_parallel_util_total    = 11686086
gpu_sim_cycle_parition_util = 20283
gpu_tot_sim_cycle_parition_util    = 531210
partiton_level_parallism_util =      21.3336
partiton_level_parallism_util_total  =      21.9745
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     366.9953 GB/Sec
L2_BW_total  =       4.3493 GB/Sec
gpu_total_sim_rate=10418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 341597
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
369, 528, 616, 674, 368, 369, 554, 384, 596, 486, 642, 528, 844, 748, 369, 564, 575, 222, 434, 237, 417, 222, 356, 237, 382, 444, 382, 684, 237, 470, 391, 237, 214, 511, 214, 458, 199, 436, 357, 657, 564, 460, 830, 642, 352, 393, 199, 315, 705, 235, 745, 529, 417, 440, 235, 490, 640, 515, 522, 220, 432, 235, 235, 626, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 124456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118951
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179174	W0_Idle:628695	W0_Scoreboard:14972221	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 454 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 3849 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 2573629 
mrq_lat_table:6717 	144 	276 	951 	441 	593 	465 	118 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107161 	8919 	55 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	72289 	6786 	18623 	9048 	6031 	3524 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50050 	14065 	19895 	623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	27501 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	135 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         6        12        28        16        21        17        22        12        12        18         8         7         9         8         5 
dram[1]:         8         5        18        16        15        16        18        16        12        12        13         8        14         8         7         5 
dram[2]:         7         6        13        18        16        17        18        21        10        10        10         8         6        12         5         6 
dram[3]:         6         9        16        16        15        26        16        18        14        10        10        12        10         9         5         7 
dram[4]:         6         5        13        16        16        16        17        16         8        14        10         8         8        10         6         7 
dram[5]:         7         8        16        14        16        17        17        18         9        12        13        16        12        10         6         4 
dram[6]:         5         7        18        18        16        20        17        16         6        13        12         8        10         7         7         6 
dram[7]:         6         5        18        15        24        19        20        18        19        11         7        15        10         8         4         7 
dram[8]:         6         8        12        19        22        26        16        24        12        15        14        10         7         8         4         5 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         8        10         8         4 
dram[10]:         6         7        16        12        16        24        19        19        12        10        15        17         9         8         8         7 
maximum service time to same row:
dram[0]:      3972      4015    243196    243200    243216    243222      4261      3457      7040      3422      7955      3925      7119    487972      4189      7657 
dram[1]:      7263      4012    243196    243200    249274    243229      1599      3130      6518    487986    243488      7400      6427      4526      6891       956 
dram[2]:      6632      4274    243196    243200    243216    243225    491002      3193    492078      6523      7703      7311      4121      7239      8472      5059 
dram[3]:      4570      6201    243196    243200    247772    243222      1909    488740    489494      2979      7939     12502      4342      3990      8477      8376 
dram[4]:      2779      4406    243196    243198    243231    243238    487232    490234      5221      3204      4771    487554      4661      5232      3746      8450 
dram[5]:      6369      4075    243196    243197    243229    243240    490248      6025    490570      2057      3984      6198      5024      5214    243841    243455 
dram[6]:      3944      5957    243196    243197    243214    243224      3388      4231      5618    488308    489062    491324    489480      8119      5202      1502 
dram[7]:    486943      7186    243196    243197    243229    243231       900      9150    244531      4597      6394      3966      4115      7585      8570      5908 
dram[8]:      3284      2579    245530    243200    243217    243225      3696    491742      5909      6958    489816      3066      4060      6171      8548      4768 
dram[9]:      2902      5927    243196    243200    243229    243232      5449      1898      4630      6655      4634      4309      8843      6840      8394      8331 
dram[10]:      4143      2658    243196    244018    243222    243235    492511      3020      6326      7064      4407      7799      5424      5332      4163      8361 
average row accesses per activate:
dram[0]:  2.857143  2.142857  3.750000  5.250000  4.785714  5.071429  4.187500  4.235294  3.000000  3.476191  3.181818  2.566667  2.368421  4.000000  2.153846  1.882353 
dram[1]:  2.692308  2.400000  3.933333  4.357143  3.888889  4.000000  4.846154  4.125000  3.315789  3.150000  2.916667  2.666667  3.909091  2.823529  2.538461  2.333333 
dram[2]:  2.058824  3.166667  3.722222  3.785714  4.200000  4.866667  4.500000  5.153846  3.000000  2.869565  3.043478  2.461539  2.388889  2.941176  1.857143  1.846154 
dram[3]:  2.818182  2.538461  5.909091  3.473684  4.117647  5.818182  6.500000  4.235294  3.181818  2.909091  3.315789  2.625000  2.647059  2.450000  2.416667  2.133333 
dram[4]:  2.312500  2.000000  4.692307  4.615385  4.600000  4.058824  5.800000  5.583333  2.266667  2.592592  2.354839  3.000000  2.950000  2.500000  2.142857  2.133333 
dram[5]:  3.083333  2.411765  3.555556  4.500000  5.230769  5.916667  5.230769  5.583333  2.481482  3.047619  2.571429  2.640000  2.444444  2.687500  1.937500  2.461539 
dram[6]:  2.000000  2.900000  4.846154  4.857143  4.312500  5.909091  4.785714  3.823529  2.448276  2.909091  2.592592  2.909091  2.812500  3.285714  2.052632  2.000000 
dram[7]:  2.428571  2.157895  3.684211  3.875000  4.285714  5.230769  4.642857  3.842105  3.888889  3.526316  2.440000  3.150000  2.526316  3.071429  1.666667  1.692308 
dram[8]:  2.500000  2.578947  3.222222  4.428571  5.363636  4.923077  5.636364  4.666667  2.954545  3.095238  2.576923  2.129032  3.066667  4.181818  1.545455  1.833333 
dram[9]:  3.076923  2.400000  3.722222  3.388889  4.437500  3.333333  6.272727  5.800000  2.826087  3.611111  3.086957  2.739130  2.687500  2.095238  3.857143  2.066667 
dram[10]:  2.615385  2.333333  3.000000  4.266667  3.777778  6.777778  5.307693  5.833333  2.760000  3.150000  3.000000  2.909091  2.823529  2.238095  3.000000  2.200000 
average row locality = 9731/2986 = 3.258875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        26        44        47        51        53        50        55        53        57        54        59        35        34        28        32 
dram[1]:        31        31        43        46        53        56        47        50        44        46        52        48        34        38        33        21 
dram[2]:        31        34        50        37        47        55        53        49        55        49        54        46        35        41        26        24 
dram[3]:        27        29        48        50        54        45        49        53        51        48        47        47        35        39        29        32 
dram[4]:        33        28        44        44        52        53        41        51        52        53        55        48        50        46        30        32 
dram[5]:        31        37        48        46        52        54        50        50        49        48        53        50        35        34        31        32 
dram[6]:        28        25        46        47        52        49        49        49        55        46        54        49        36        37        39        28 
dram[7]:        30        36        53        44        44        49        49        56        53        51        44        46        38        33        25        22 
dram[8]:        34        43        41        44        43        48        46        53        49        48        50        51        31        38        17        22 
dram[9]:        35        31        50        44        55        61        53        42        48        48        55        47        35        36        27        31 
dram[10]:        27        30        49        46        52        43        50        52        51        47        50        47        40        39        33        22 
total reads: 7564
bank skew: 61/17 = 3.59
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        15        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         8         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        16        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        15         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        15        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2167
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       1719      1625    130717    124676    175454    165636      2596      2645      2377      2338      2037      2058      1438      1412      1947      1565
dram[1]:       1898      1458    133035    128601    167892    163324      2809      2478      2305      2087      1922      2069      1652      1353      1785      2098
dram[2]:       1625      1809    117099    147917    186329    160977      2365      2676      2249      2330      2170      2057      1388      1355      1892      1753
dram[3]:       1473      1649    135855    133784    167909    183433      2557      2392      2390      2328      2432      2035      1473      1306      1684      2039
dram[4]:       1533      1281    144603    146980    170418    170369      2787      2786      2299      2363      2041      1799      1314      1459      1419      1808
dram[5]:       1393      1651    137859    140203    172769    165680      2531      3075      2395      2749      1860      2348      1261      1601      1592      2124
dram[6]:       1405      1674    139963    129627    170442    180758      2506      2781      2273      2418      2059      2145      1632      1486      1773      2023
dram[7]:       8833      1531    126202    142099    179608    158621      2805      2662      2314      2563      2165      2059      1375      1390      1556      2030
dram[8]:       1404      1574    151933    142100    182528    168521      2537      2683      2326      2377      1957      2007      8014      1614      1791      1954
dram[9]:       1649      1789    131603    144507    152009    134896      2772      2766      2476      2465      2215      2166      1502      1555      1694      1892
dram[10]:       1795      1472    133663    137917    158782    176384      2706      2444      2455      2549      2222      2137      1650      1331      2098      1711
maximum mf latency per bank:
dram[0]:        741       495    242406    242458    242452    242489       542       363       385       376       453       502       376       373       353       486
dram[1]:        455       344    242404    242442    242463    242493       335       369       354       367       330       395       356       372       428       378
dram[2]:        413       397    242406    242450    242456    242493       591       414       486       372       495       372       431       363       367       417
dram[3]:        406       495    242414    242458    242467    242499       512       464       386       400       353       420       439       438       439       562
dram[4]:        621       580    242414    242467    242483    242544       374       403       447       428       365       535       379       593       377       436
dram[5]:        521       547    242416    242463    242495    242553       651       603       437       455       446       471       437       454       512       621
dram[6]:        478       375    242416    242461    242478    242510       488       423       466       418       431       395       385       423       369       443
dram[7]:     242399       390    242425    242466    242467    242496       461       446       377       430       359       409       388       349       337       327
dram[8]:        534       315    242415    242450    242473    242493       372       395       385       471       351       357       379       352       384       322
dram[9]:        419       401    242417    242463    242470    242497       531       459       442       436       449       423       421       402       324       433
dram[10]:        445       343    242408    242443    242480    242512       426       383       440       372       460       386       438       372       511       362
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020448 n_act=274 n_pre=258 n_req=908 n_rd=2856 n_write=194 bw_util=0.005957
n_activity=14158 dram_eff=0.4309
bk0: 144a 1022397i bk1: 104a 1023008i bk2: 176a 1022200i bk3: 188a 1022206i bk4: 204a 1022134i bk5: 212a 1021974i bk6: 200a 1022181i bk7: 220a 1022180i bk8: 212a 1022040i bk9: 228a 1022105i bk10: 216a 1021910i bk11: 236a 1021937i bk12: 140a 1022497i bk13: 136a 1022508i bk14: 112a 1023076i bk15: 128a 1022363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0221488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020642 n_act=259 n_pre=243 n_req=867 n_rd=2692 n_write=194 bw_util=0.005637
n_activity=13016 dram_eff=0.4435
bk0: 124a 1022916i bk1: 124a 1022765i bk2: 172a 1022883i bk3: 184a 1022551i bk4: 212a 1022209i bk5: 224a 1022174i bk6: 188a 1022626i bk7: 200a 1022494i bk8: 176a 1022663i bk9: 184a 1022401i bk10: 208a 1022450i bk11: 192a 1022265i bk12: 136a 1022806i bk13: 152a 1022158i bk14: 132a 1022640i bk15: 84a 1023006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0148726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020549 n_act=278 n_pre=262 n_req=883 n_rd=2744 n_write=197 bw_util=0.005744
n_activity=14036 dram_eff=0.4191
bk0: 124a 1022422i bk1: 136a 1022908i bk2: 200a 1021914i bk3: 148a 1022804i bk4: 188a 1022371i bk5: 220a 1022005i bk6: 212a 1022118i bk7: 196a 1022366i bk8: 220a 1021798i bk9: 196a 1021983i bk10: 216a 1022122i bk11: 184a 1022145i bk12: 140a 1022805i bk13: 164a 1022445i bk14: 104a 1022715i bk15: 96a 1022624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0225628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020596 n_act=260 n_pre=244 n_req=881 n_rd=2732 n_write=198 bw_util=0.005722
n_activity=13666 dram_eff=0.4288
bk0: 108a 1022742i bk1: 116a 1022810i bk2: 192a 1022495i bk3: 200a 1022014i bk4: 216a 1021852i bk5: 180a 1022072i bk6: 196a 1022387i bk7: 212a 1022267i bk8: 204a 1022273i bk9: 192a 1022143i bk10: 188a 1022500i bk11: 188a 1022262i bk12: 140a 1022616i bk13: 156a 1022435i bk14: 116a 1022702i bk15: 128a 1022550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0216742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020418 n_act=293 n_pre=277 n_req=906 n_rd=2848 n_write=194 bw_util=0.005941
n_activity=14709 dram_eff=0.4136
bk0: 132a 1022511i bk1: 112a 1022559i bk2: 176a 1022179i bk3: 176a 1022175i bk4: 208a 1021980i bk5: 212a 1022063i bk6: 164a 1022888i bk7: 204a 1022453i bk8: 208a 1022014i bk9: 212a 1021840i bk10: 220a 1022125i bk11: 192a 1022083i bk12: 200a 1022206i bk13: 184a 1021834i bk14: 120a 1022526i bk15: 128a 1022561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0237845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020498 n_act=275 n_pre=259 n_req=898 n_rd=2800 n_write=198 bw_util=0.005855
n_activity=13756 dram_eff=0.4359
bk0: 124a 1022091i bk1: 148a 1021990i bk2: 192a 1022096i bk3: 184a 1022237i bk4: 208a 1022039i bk5: 216a 1021821i bk6: 200a 1022024i bk7: 200a 1022301i bk8: 196a 1021706i bk9: 192a 1022278i bk10: 212a 1021701i bk11: 200a 1021691i bk12: 140a 1022350i bk13: 136a 1022282i bk14: 124a 1022304i bk15: 128a 1022217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0286808
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020546 n_act=274 n_pre=258 n_req=885 n_rd=2756 n_write=196 bw_util=0.005765
n_activity=14043 dram_eff=0.4204
bk0: 112a 1023002i bk1: 100a 1023017i bk2: 184a 1022341i bk3: 188a 1022127i bk4: 208a 1022070i bk5: 196a 1022177i bk6: 196a 1022293i bk7: 196a 1022446i bk8: 220a 1021613i bk9: 184a 1022064i bk10: 216a 1022177i bk11: 196a 1022154i bk12: 144a 1022622i bk13: 148a 1022547i bk14: 156a 1022678i bk15: 112a 1022432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0228353
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020613 n_act=271 n_pre=255 n_req=872 n_rd=2692 n_write=199 bw_util=0.005646
n_activity=13685 dram_eff=0.4225
bk0: 120a 1023011i bk1: 144a 1022882i bk2: 212a 1022463i bk3: 176a 1022700i bk4: 176a 1022679i bk5: 196a 1022401i bk6: 196a 1022599i bk7: 224a 1022493i bk8: 212a 1022465i bk9: 204a 1022430i bk10: 176a 1022560i bk11: 184a 1022760i bk12: 152a 1022898i bk13: 132a 1022990i bk14: 100a 1023147i bk15: 88a 1023130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0117497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020682 n_act=266 n_pre=250 n_req=858 n_rd=2632 n_write=200 bw_util=0.005531
n_activity=13265 dram_eff=0.427
bk0: 136a 1022844i bk1: 172a 1022748i bk2: 164a 1023010i bk3: 176a 1022740i bk4: 172a 1022774i bk5: 192a 1022533i bk6: 184a 1023006i bk7: 212a 1022473i bk8: 196a 1022251i bk9: 192a 1022350i bk10: 200a 1022418i bk11: 204a 1022597i bk12: 124a 1022945i bk13: 152a 1022871i bk14: 68a 1023267i bk15: 88a 1023109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0127272
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020519 n_act=271 n_pre=255 n_req=891 n_rd=2792 n_write=193 bw_util=0.00583
n_activity=13432 dram_eff=0.4445
bk0: 140a 1022771i bk1: 124a 1022730i bk2: 200a 1022397i bk3: 176a 1022390i bk4: 220a 1022302i bk5: 244a 1021636i bk6: 212a 1022219i bk7: 168a 1022388i bk8: 192a 1022120i bk9: 192a 1022174i bk10: 220a 1022297i bk11: 188a 1022439i bk12: 140a 1022691i bk13: 144a 1022567i bk14: 108a 1023481i bk15: 124a 1022693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0180727
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024030 n_nop=1020598 n_act=266 n_pre=250 n_req=882 n_rd=2712 n_write=204 bw_util=0.005695
n_activity=14052 dram_eff=0.415
bk0: 108a 1022823i bk1: 120a 1022848i bk2: 196a 1022351i bk3: 184a 1022642i bk4: 208a 1022546i bk5: 172a 1022676i bk6: 200a 1022392i bk7: 208a 1022373i bk8: 204a 1022176i bk9: 188a 1022371i bk10: 200a 1022129i bk11: 188a 1022247i bk12: 160a 1022390i bk13: 156a 1022199i bk14: 132a 1022435i bk15: 88a 1022935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0148687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5340, Miss = 351, Miss_rate = 0.066, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 5518, Miss = 363, Miss_rate = 0.066, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5375, Miss = 337, Miss_rate = 0.063, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 5072, Miss = 336, Miss_rate = 0.066, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[4]: Access = 5198, Miss = 351, Miss_rate = 0.068, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 5243, Miss = 335, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 5322, Miss = 340, Miss_rate = 0.064, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 5253, Miss = 343, Miss_rate = 0.065, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 5444, Miss = 357, Miss_rate = 0.066, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 5293, Miss = 355, Miss_rate = 0.067, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 5162, Miss = 349, Miss_rate = 0.068, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 5546, Miss = 351, Miss_rate = 0.063, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 5467, Miss = 359, Miss_rate = 0.066, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 5257, Miss = 330, Miss_rate = 0.063, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 5414, Miss = 336, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 5297, Miss = 337, Miss_rate = 0.064, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 6370, Miss = 311, Miss_rate = 0.049, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 5420, Miss = 347, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5347, Miss = 358, Miss_rate = 0.067, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 5201, Miss = 340, Miss_rate = 0.065, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[20]: Access = 5461, Miss = 352, Miss_rate = 0.064, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 5096, Miss = 326, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3230
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.4056
	minimum = 6
	maximum = 474
Network latency average = 19.4523
	minimum = 6
	maximum = 439
Slowest packet = 98338
Flit latency average = 17.7633
	minimum = 6
	maximum = 438
Slowest flit = 238008
Fragmentation average = 0.0226653
	minimum = 0
	maximum = 290
Injected packet rate average = 0.0774421
	minimum = 0.0569964 (at node 7)
	maximum = 0.0927916 (at node 39)
Accepted packet rate average = 0.0774421
	minimum = 0.0569964 (at node 7)
	maximum = 0.0927916 (at node 39)
Injected flit rate average = 0.121711
	minimum = 0.0731683 (at node 7)
	maximum = 0.173972 (at node 39)
Accepted flit rate average= 0.121711
	minimum = 0.10603 (at node 7)
	maximum = 0.164752 (at node 23)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2811 (9 samples)
	minimum = 6 (9 samples)
	maximum = 172.889 (9 samples)
Network latency average = 15.0676 (9 samples)
	minimum = 6 (9 samples)
	maximum = 134.444 (9 samples)
Flit latency average = 15.4566 (9 samples)
	minimum = 6 (9 samples)
	maximum = 134 (9 samples)
Fragmentation average = 0.00251837 (9 samples)
	minimum = 0 (9 samples)
	maximum = 32.2222 (9 samples)
Injected packet rate average = 0.0308314 (9 samples)
	minimum = 0.0217886 (9 samples)
	maximum = 0.0730261 (9 samples)
Accepted packet rate average = 0.0308314 (9 samples)
	minimum = 0.0217886 (9 samples)
	maximum = 0.0730261 (9 samples)
Injected flit rate average = 0.0470308 (9 samples)
	minimum = 0.0273399 (9 samples)
	maximum = 0.104418 (9 samples)
Accepted flit rate average = 0.0470308 (9 samples)
	minimum = 0.0352967 (9 samples)
	maximum = 0.130309 (9 samples)
Injected packet size average = 1.52542 (9 samples)
Accepted packet size average = 1.52542 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 41 sec (1061 sec)
gpgpu_simulation_rate = 10418 (inst/sec)
gpgpu_simulation_rate = 2425 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4277
gpu_sim_insn = 1211812
gpu_ipc =     283.3322
gpu_tot_sim_cycle = 2800094
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.3807
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 14050
gpu_stall_icnt2sh    = 86993
partiton_reqs_in_parallel = 94094
partiton_reqs_in_parallel_total    = 12118796
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3616
partiton_reqs_in_parallel_util = 94094
partiton_reqs_in_parallel_util_total    = 12118796
gpu_sim_cycle_parition_util = 4277
gpu_tot_sim_cycle_parition_util    = 551493
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9747
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     225.3364 GB/Sec
L2_BW_total  =       4.3418 GB/Sec
gpu_total_sim_rate=11326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 372227
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
441, 600, 688, 746, 425, 441, 626, 456, 668, 558, 714, 600, 916, 820, 441, 636, 611, 258, 470, 273, 453, 258, 392, 273, 418, 480, 418, 720, 273, 506, 427, 273, 250, 547, 250, 494, 235, 472, 393, 693, 600, 496, 866, 678, 388, 429, 235, 351, 741, 271, 781, 565, 453, 476, 271, 526, 676, 551, 558, 256, 468, 271, 271, 662, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 201768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196263
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:295803	W0_Idle:679871	W0_Scoreboard:14985244	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 454 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 3568 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 2800093 
mrq_lat_table:6717 	144 	276 	951 	441 	593 	465 	118 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116235 	10013 	55 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	74099 	7256 	18922 	10767 	10635 	4783 	7 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51696 	14457 	19905 	623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	35621 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	1 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         6        12        28        16        21        17        22        12        12        18         8         7         9         8         5 
dram[1]:         8         5        18        16        15        16        18        16        12        12        13         8        14         8         7         5 
dram[2]:         7         6        13        18        16        17        18        21        10        10        10         8         6        12         5         6 
dram[3]:         6         9        16        16        15        26        16        18        14        10        10        12        10         9         5         7 
dram[4]:         6         5        13        16        16        16        17        16         8        14        10         8         8        10         6         7 
dram[5]:         7         8        16        14        16        17        17        18         9        12        13        16        12        10         6         4 
dram[6]:         5         7        18        18        16        20        17        16         6        13        12         8        10         7         7         6 
dram[7]:         6         5        18        15        24        19        20        18        19        11         7        15        10         8         4         7 
dram[8]:         6         8        12        19        22        26        16        24        12        15        14        10         7         8         4         5 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         8        10         8         4 
dram[10]:         6         7        16        12        16        24        19        19        12        10        15        17         9         8         8         7 
maximum service time to same row:
dram[0]:      3972      4015    243196    243200    243216    243222      4261      3457      7040      3422      7955      3925      7119    487972      4189      7657 
dram[1]:      7263      4012    243196    243200    249274    243229      1599      3130      6518    487986    243488      7400      6427      4526      6891       956 
dram[2]:      6632      4274    243196    243200    243216    243225    491002      3193    492078      6523      7703      7311      4121      7239      8472      5059 
dram[3]:      4570      6201    243196    243200    247772    243222      1909    488740    489494      2979      7939     12502      4342      3990      8477      8376 
dram[4]:      2779      4406    243196    243198    243231    243238    487232    490234      5221      3204      4771    487554      4661      5232      3746      8450 
dram[5]:      6369      4075    243196    243197    243229    243240    490248      6025    490570      2057      3984      6198      5024      5214    243841    243455 
dram[6]:      3944      5957    243196    243197    243214    243224      3388      4231      5618    488308    489062    491324    489480      8119      5202      1502 
dram[7]:    486943      7186    243196    243197    243229    243231       900      9150    244531      4597      6394      3966      4115      7585      8570      5908 
dram[8]:      3284      2579    245530    243200    243217    243225      3696    491742      5909      6958    489816      3066      4060      6171      8548      4768 
dram[9]:      2902      5927    243196    243200    243229    243232      5449      1898      4630      6655      4634      4309      8843      6840      8394      8331 
dram[10]:      4143      2658    243196    244018    243222    243235    492511      3020      6326      7064      4407      7799      5424      5332      4163      8361 
average row accesses per activate:
dram[0]:  2.857143  2.142857  3.750000  5.250000  4.785714  5.071429  4.187500  4.235294  3.000000  3.476191  3.181818  2.566667  2.368421  4.000000  2.153846  1.882353 
dram[1]:  2.692308  2.400000  3.933333  4.357143  3.888889  4.000000  4.846154  4.125000  3.315789  3.150000  2.916667  2.666667  3.909091  2.823529  2.538461  2.333333 
dram[2]:  2.058824  3.166667  3.722222  3.785714  4.200000  4.866667  4.500000  5.153846  3.000000  2.869565  3.043478  2.461539  2.388889  2.941176  1.857143  1.846154 
dram[3]:  2.818182  2.538461  5.909091  3.473684  4.117647  5.818182  6.500000  4.235294  3.181818  2.909091  3.315789  2.625000  2.647059  2.450000  2.416667  2.133333 
dram[4]:  2.312500  2.000000  4.692307  4.615385  4.600000  4.058824  5.800000  5.583333  2.266667  2.592592  2.354839  3.000000  2.950000  2.500000  2.142857  2.133333 
dram[5]:  3.083333  2.411765  3.555556  4.500000  5.230769  5.916667  5.230769  5.583333  2.481482  3.047619  2.571429  2.640000  2.444444  2.687500  1.937500  2.461539 
dram[6]:  2.000000  2.900000  4.846154  4.857143  4.312500  5.909091  4.785714  3.823529  2.448276  2.909091  2.592592  2.909091  2.812500  3.285714  2.052632  2.000000 
dram[7]:  2.428571  2.157895  3.684211  3.875000  4.285714  5.230769  4.642857  3.842105  3.888889  3.526316  2.440000  3.150000  2.526316  3.071429  1.666667  1.692308 
dram[8]:  2.500000  2.578947  3.222222  4.428571  5.363636  4.923077  5.636364  4.666667  2.954545  3.095238  2.576923  2.129032  3.066667  4.181818  1.545455  1.833333 
dram[9]:  3.076923  2.400000  3.722222  3.388889  4.437500  3.333333  6.272727  5.800000  2.826087  3.611111  3.086957  2.739130  2.687500  2.095238  3.857143  2.066667 
dram[10]:  2.615385  2.333333  3.000000  4.266667  3.777778  6.777778  5.307693  5.833333  2.760000  3.150000  3.000000  2.909091  2.823529  2.238095  3.000000  2.200000 
average row locality = 9731/2986 = 3.258875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        26        44        47        51        53        50        55        53        57        54        59        35        34        28        32 
dram[1]:        31        31        43        46        53        56        47        50        44        46        52        48        34        38        33        21 
dram[2]:        31        34        50        37        47        55        53        49        55        49        54        46        35        41        26        24 
dram[3]:        27        29        48        50        54        45        49        53        51        48        47        47        35        39        29        32 
dram[4]:        33        28        44        44        52        53        41        51        52        53        55        48        50        46        30        32 
dram[5]:        31        37        48        46        52        54        50        50        49        48        53        50        35        34        31        32 
dram[6]:        28        25        46        47        52        49        49        49        55        46        54        49        36        37        39        28 
dram[7]:        30        36        53        44        44        49        49        56        53        51        44        46        38        33        25        22 
dram[8]:        34        43        41        44        43        48        46        53        49        48        50        51        31        38        17        22 
dram[9]:        35        31        50        44        55        61        53        42        48        48        55        47        35        36        27        31 
dram[10]:        27        30        49        46        52        43        50        52        51        47        50        47        40        39        33        22 
total reads: 7564
bank skew: 61/17 = 3.59
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        15        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         8         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        16        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        15         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        15        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2167
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       1719      1625    130807    124764    175647    165805      2949      2965      2633      2589      2195      2211      1438      1412      1947      1565
dram[1]:       1898      1458    133128    128696    168078    163510      3173      2819      2592      2366      2065      2230      1652      1353      1785      2098
dram[2]:       1625      1809    117190    148045    186540    161156      2677      3012      2482      2596      2311      2218      1388      1355      1892      1753
dram[3]:       1473      1649    135954    133880    168093    183626      2895      2703      2652      2601      2607      2205      1473      1306      1684      2039
dram[4]:       1533      1281    144707    147087    170599    170551      3172      3129      2554      2608      2180      1957      1314      1459      1419      1808
dram[5]:       1393      1651    137963    140318    172965    165875      2891      3425      2666      3034      1991      2498      1261      1601      1592      2124
dram[6]:       1405      1674    140061    129721    170645    180963      2843      3129      2510      2679      2203      2307      1632      1486      1773      2023
dram[7]:       8833      1531    126284    142205    179832    158811      3153      2969      2561      2824      2321      2219      1375      1390      1556      2030
dram[8]:       1404      1574    152057    142206    182801    168754      2957      3052      2655      2685      2133      2177     18248      1614      1791      1954
dram[9]:       1649      1789    131694    144616    152204    135070      3111      3169      2748      2721      2347      2320      1502      1555      1694      1892
dram[10]:       1795      1472    133762    138016    158973    176608      3028      2770      2707      2809      2366      2297      1650      1331      2098      1711
maximum mf latency per bank:
dram[0]:        741       495    242406    242458    242452    242489       542       363       385       376       453       502       376       373       353       486
dram[1]:        455       344    242404    242442    242463    242493       335       369       354       367       330       395       356       372       428       378
dram[2]:        413       397    242406    242450    242456    242493       591       414       486       372       495       372       431       363       367       417
dram[3]:        406       495    242414    242458    242467    242499       512       464       386       400       353       420       439       438       439       562
dram[4]:        621       580    242414    242467    242483    242544       374       403       447       428       365       535       379       593       377       436
dram[5]:        521       547    242416    242463    242495    242553       651       603       437       455       446       471       437       454       512       621
dram[6]:        478       375    242416    242461    242478    242510       488       423       466       418       431       395       385       423       369       443
dram[7]:     242399       390    242425    242466    242467    242496       461       446       377       430       359       409       388       349       337       327
dram[8]:        534       315    242415    242450    242473    242493       372       395       421       471       351       357       422       352       384       322
dram[9]:        419       401    242417    242463    242470    242497       531       459       442       436       449       423       421       402       324       433
dram[10]:        445       343    242408    242443    242480    242512       426       383       440       372       460       386       438       372       511       362
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028388 n_act=274 n_pre=258 n_req=908 n_rd=2856 n_write=194 bw_util=0.005911
n_activity=14158 dram_eff=0.4309
bk0: 144a 1030337i bk1: 104a 1030948i bk2: 176a 1030140i bk3: 188a 1030146i bk4: 204a 1030074i bk5: 212a 1029914i bk6: 200a 1030121i bk7: 220a 1030120i bk8: 212a 1029980i bk9: 228a 1030045i bk10: 216a 1029850i bk11: 236a 1029877i bk12: 140a 1030437i bk13: 136a 1030448i bk14: 112a 1031016i bk15: 128a 1030303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0219784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028582 n_act=259 n_pre=243 n_req=867 n_rd=2692 n_write=194 bw_util=0.005593
n_activity=13016 dram_eff=0.4435
bk0: 124a 1030856i bk1: 124a 1030705i bk2: 172a 1030823i bk3: 184a 1030491i bk4: 212a 1030149i bk5: 224a 1030114i bk6: 188a 1030566i bk7: 200a 1030434i bk8: 176a 1030603i bk9: 184a 1030341i bk10: 208a 1030390i bk11: 192a 1030205i bk12: 136a 1030746i bk13: 152a 1030098i bk14: 132a 1030580i bk15: 84a 1030946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0147582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028489 n_act=278 n_pre=262 n_req=883 n_rd=2744 n_write=197 bw_util=0.0057
n_activity=14036 dram_eff=0.4191
bk0: 124a 1030362i bk1: 136a 1030848i bk2: 200a 1029854i bk3: 148a 1030744i bk4: 188a 1030311i bk5: 220a 1029945i bk6: 212a 1030058i bk7: 196a 1030306i bk8: 220a 1029738i bk9: 196a 1029923i bk10: 216a 1030062i bk11: 184a 1030085i bk12: 140a 1030745i bk13: 164a 1030385i bk14: 104a 1030655i bk15: 96a 1030564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0223892
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028536 n_act=260 n_pre=244 n_req=881 n_rd=2732 n_write=198 bw_util=0.005678
n_activity=13666 dram_eff=0.4288
bk0: 108a 1030682i bk1: 116a 1030750i bk2: 192a 1030435i bk3: 200a 1029954i bk4: 216a 1029792i bk5: 180a 1030012i bk6: 196a 1030327i bk7: 212a 1030207i bk8: 204a 1030213i bk9: 192a 1030083i bk10: 188a 1030440i bk11: 188a 1030202i bk12: 140a 1030556i bk13: 156a 1030375i bk14: 116a 1030642i bk15: 128a 1030490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0215074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028358 n_act=293 n_pre=277 n_req=906 n_rd=2848 n_write=194 bw_util=0.005896
n_activity=14709 dram_eff=0.4136
bk0: 132a 1030451i bk1: 112a 1030499i bk2: 176a 1030119i bk3: 176a 1030115i bk4: 208a 1029920i bk5: 212a 1030003i bk6: 164a 1030828i bk7: 204a 1030393i bk8: 208a 1029954i bk9: 212a 1029780i bk10: 220a 1030065i bk11: 192a 1030023i bk12: 200a 1030146i bk13: 184a 1029774i bk14: 120a 1030466i bk15: 128a 1030501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0236015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028438 n_act=275 n_pre=259 n_req=898 n_rd=2800 n_write=198 bw_util=0.00581
n_activity=13756 dram_eff=0.4359
bk0: 124a 1030031i bk1: 148a 1029930i bk2: 192a 1030036i bk3: 184a 1030177i bk4: 208a 1029979i bk5: 216a 1029761i bk6: 200a 1029964i bk7: 200a 1030241i bk8: 196a 1029646i bk9: 192a 1030218i bk10: 212a 1029641i bk11: 200a 1029631i bk12: 140a 1030290i bk13: 136a 1030222i bk14: 124a 1030244i bk15: 128a 1030157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0284601
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028486 n_act=274 n_pre=258 n_req=885 n_rd=2756 n_write=196 bw_util=0.005721
n_activity=14043 dram_eff=0.4204
bk0: 112a 1030942i bk1: 100a 1030957i bk2: 184a 1030281i bk3: 188a 1030067i bk4: 208a 1030010i bk5: 196a 1030117i bk6: 196a 1030233i bk7: 196a 1030386i bk8: 220a 1029553i bk9: 184a 1030004i bk10: 216a 1030117i bk11: 196a 1030094i bk12: 144a 1030562i bk13: 148a 1030487i bk14: 156a 1030618i bk15: 112a 1030372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0226596
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028553 n_act=271 n_pre=255 n_req=872 n_rd=2692 n_write=199 bw_util=0.005603
n_activity=13685 dram_eff=0.4225
bk0: 120a 1030951i bk1: 144a 1030822i bk2: 212a 1030403i bk3: 176a 1030640i bk4: 176a 1030619i bk5: 196a 1030341i bk6: 196a 1030539i bk7: 224a 1030433i bk8: 212a 1030405i bk9: 204a 1030370i bk10: 176a 1030500i bk11: 184a 1030700i bk12: 152a 1030838i bk13: 132a 1030930i bk14: 100a 1031087i bk15: 88a 1031070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0116593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028622 n_act=266 n_pre=250 n_req=858 n_rd=2632 n_write=200 bw_util=0.005489
n_activity=13265 dram_eff=0.427
bk0: 136a 1030784i bk1: 172a 1030688i bk2: 164a 1030950i bk3: 176a 1030680i bk4: 172a 1030714i bk5: 192a 1030473i bk6: 184a 1030946i bk7: 212a 1030413i bk8: 196a 1030191i bk9: 192a 1030290i bk10: 200a 1030358i bk11: 204a 1030537i bk12: 124a 1030885i bk13: 152a 1030811i bk14: 68a 1031207i bk15: 88a 1031049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0126292
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028459 n_act=271 n_pre=255 n_req=891 n_rd=2792 n_write=193 bw_util=0.005785
n_activity=13432 dram_eff=0.4445
bk0: 140a 1030711i bk1: 124a 1030670i bk2: 200a 1030337i bk3: 176a 1030330i bk4: 220a 1030242i bk5: 244a 1029576i bk6: 212a 1030159i bk7: 168a 1030328i bk8: 192a 1030060i bk9: 192a 1030114i bk10: 220a 1030237i bk11: 188a 1030379i bk12: 140a 1030631i bk13: 144a 1030507i bk14: 108a 1031421i bk15: 124a 1030633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0179337
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031970 n_nop=1028538 n_act=266 n_pre=250 n_req=882 n_rd=2712 n_write=204 bw_util=0.005651
n_activity=14052 dram_eff=0.415
bk0: 108a 1030763i bk1: 120a 1030788i bk2: 196a 1030291i bk3: 184a 1030582i bk4: 208a 1030486i bk5: 172a 1030616i bk6: 200a 1030332i bk7: 208a 1030313i bk8: 204a 1030116i bk9: 188a 1030311i bk10: 200a 1030069i bk11: 188a 1030187i bk12: 160a 1030330i bk13: 156a 1030139i bk14: 132a 1030375i bk15: 88a 1030875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0147543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5710, Miss = 351, Miss_rate = 0.061, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 5885, Miss = 363, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5741, Miss = 337, Miss_rate = 0.059, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 5440, Miss = 336, Miss_rate = 0.062, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[4]: Access = 5561, Miss = 351, Miss_rate = 0.063, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 5611, Miss = 335, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 5692, Miss = 340, Miss_rate = 0.060, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 5618, Miss = 343, Miss_rate = 0.061, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 5815, Miss = 357, Miss_rate = 0.061, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 5665, Miss = 355, Miss_rate = 0.063, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 5530, Miss = 349, Miss_rate = 0.063, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 5917, Miss = 351, Miss_rate = 0.059, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 5841, Miss = 359, Miss_rate = 0.061, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 5628, Miss = 330, Miss_rate = 0.059, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 5787, Miss = 336, Miss_rate = 0.058, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 5673, Miss = 337, Miss_rate = 0.059, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 8773, Miss = 311, Miss_rate = 0.035, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 5793, Miss = 347, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5717, Miss = 358, Miss_rate = 0.063, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 5570, Miss = 340, Miss_rate = 0.061, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[20]: Access = 5829, Miss = 352, Miss_rate = 0.060, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 5468, Miss = 326, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3230
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.9415
	minimum = 6
	maximum = 589
Network latency average = 41.0779
	minimum = 6
	maximum = 338
Slowest packet = 239250
Flit latency average = 51.0348
	minimum = 6
	maximum = 337
Slowest flit = 372306
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0475585
	minimum = 0.0364827 (at node 2)
	maximum = 0.280987 (at node 44)
Accepted packet rate average = 0.0475585
	minimum = 0.0364827 (at node 2)
	maximum = 0.280987 (at node 44)
Injected flit rate average = 0.0713377
	minimum = 0.0532039 (at node 32)
	maximum = 0.292212 (at node 44)
Accepted flit rate average= 0.0713377
	minimum = 0.0439663 (at node 2)
	maximum = 0.550748 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.6472 (10 samples)
	minimum = 6 (10 samples)
	maximum = 214.5 (10 samples)
Network latency average = 17.6686 (10 samples)
	minimum = 6 (10 samples)
	maximum = 154.8 (10 samples)
Flit latency average = 19.0144 (10 samples)
	minimum = 6 (10 samples)
	maximum = 154.3 (10 samples)
Fragmentation average = 0.00226653 (10 samples)
	minimum = 0 (10 samples)
	maximum = 29 (10 samples)
Injected packet rate average = 0.0325041 (10 samples)
	minimum = 0.023258 (10 samples)
	maximum = 0.0938222 (10 samples)
Accepted packet rate average = 0.0325041 (10 samples)
	minimum = 0.023258 (10 samples)
	maximum = 0.0938222 (10 samples)
Injected flit rate average = 0.0494615 (10 samples)
	minimum = 0.0299263 (10 samples)
	maximum = 0.123197 (10 samples)
Accepted flit rate average = 0.0494615 (10 samples)
	minimum = 0.0361637 (10 samples)
	maximum = 0.172353 (10 samples)
Injected packet size average = 1.5217 (10 samples)
Accepted packet size average = 1.5217 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 3 sec (1083 sec)
gpgpu_simulation_rate = 11326 (inst/sec)
gpgpu_simulation_rate = 2585 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 56731
gpu_sim_insn = 2703696
gpu_ipc =      47.6582
gpu_tot_sim_cycle = 3084047
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       4.8540
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 197778
gpu_stall_icnt2sh    = 762499
partiton_reqs_in_parallel = 1064354
partiton_reqs_in_parallel_total    = 12212890
partiton_level_parallism =      18.7614
partiton_level_parallism_total  =       4.3051
partiton_reqs_in_parallel_util = 1064354
partiton_reqs_in_parallel_util_total    = 12212890
gpu_sim_cycle_parition_util = 56731
gpu_tot_sim_cycle_parition_util    = 555770
partiton_level_parallism_util =      18.7614
partiton_level_parallism_util_total  =      21.6771
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     502.6203 GB/Sec
L2_BW_total  =      13.1877 GB/Sec
gpu_total_sim_rate=11105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641155
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
544, 937, 977, 993, 653, 740, 926, 755, 1033, 760, 1001, 926, 1206, 1294, 739, 860, 935, 510, 719, 604, 665, 600, 655, 472, 707, 730, 748, 907, 536, 745, 765, 537, 488, 760, 562, 750, 463, 852, 706, 1179, 874, 814, 1129, 892, 763, 695, 258, 652, 1055, 482, 1169, 869, 701, 823, 620, 782, 888, 900, 770, 561, 680, 715, 493, 1150, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1153926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1148421
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677527	W0_Idle:865659	W0_Scoreboard:15587133	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 1216 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 3083678 
mrq_lat_table:11426 	217 	405 	1167 	753 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	354763 	69634 	2455 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	97203 	18117 	152047 	77739 	36403 	44374 	1419 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84598 	70990 	126732 	7538 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	133195 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	253 	6 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        10         8         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         7        10 
dram[2]:        11         9        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        10 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12         9 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12         8        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11         7        15        10         9        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10         9         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17         9        10        10         7 
maximum service time to same row:
dram[0]:      9291     14573    243196    243200    243216    243222      9154      6594     16470     20623      9253     17279      7307    487972     14698     12384 
dram[1]:     11770     17533    243196    243200    249274    243229     16422      7981     14397    487986    243488     20055     10713     16200     14251     15176 
dram[2]:     12671     12294    243196    243200    243216    243225    491002      9744    492078      8695     19744      9153      7350     12521     12828     11021 
dram[3]:     20480     10180    243196    243200    247772    243222     10917    488740    489494     10792     13320     12502      9946     10101      9436     17573 
dram[4]:     17523     15313    243196    243198    243231    243238    487232    490234      9704     13112     15690    487554      6673      7140     15822     15489 
dram[5]:     12464      5956    243196    243197    243229    243240    490248     17076    490570     14717      6862      6791     17158      9371    243841    243455 
dram[6]:     13511     13689    243196    243197    243214    243224      7684      6788     13250    488308    489062    491324    489480     10008     15204     11164 
dram[7]:    486943     16128    243196    243197    243229    243231      9510     13217    244531     16738     20888      6747      6702     10438     14045     14292 
dram[8]:     20202     22331    245530    243200    243217    243225      7177    491742     10252     11161    489816     15264     19369      7813     13489     11929 
dram[9]:     13414     16954    243196    243200    243229    243232     13112      5435      4934      9716     16216     16327     10345     10354     13053      8331 
dram[10]:     12838     12091    243196    244018    243222    243235    492511     11122     11447      8772     20634     13154     10201     13564      9614     10831 
average row accesses per activate:
dram[0]:  2.968750  3.344828  2.864865  3.862069  3.147059  3.750000  3.352941  2.750000  2.564103  3.437500  2.361702  2.280000  2.409091  3.468750  2.515152  2.000000 
dram[1]:  2.540540  2.432432  3.029412  3.451613  3.205882  3.419355  3.312500  3.228571  3.451613  3.205882  2.488889  2.609756  3.176471  2.571429  2.388889  2.189189 
dram[2]:  2.542857  3.800000  3.454545  3.156250  3.700000  3.361111  3.131579  3.406250  2.326531  2.466667  2.619048  2.188679  2.604651  2.894737  2.095238  2.153846 
dram[3]:  3.321429  2.757576  4.320000  3.027027  3.200000  3.724138  3.166667  3.424242  2.780488  3.078947  2.731707  2.437500  2.465116  2.500000  2.542857  2.190476 
dram[4]:  2.540540  2.558824  3.483871  3.354839  3.548387  3.620690  3.264706  3.333333  2.369565  2.523809  2.250000  2.416667  2.391304  2.382979  2.432432  2.794118 
dram[5]:  2.942857  2.177778  3.081081  3.314286  3.437500  4.222222  4.000000  3.892857  2.319149  2.775000  2.333333  2.134615  2.422222  2.295455  2.447368  2.794118 
dram[6]:  2.333333  2.937500  3.323529  3.575758  3.028571  3.785714  2.604651  3.055556  2.627907  2.825000  2.659091  2.674419  2.409091  2.523809  2.195122  2.243243 
dram[7]:  2.621622  2.227273  2.921053  3.838710  3.709677  4.307693  3.827586  2.974359  3.228571  3.028571  2.465116  2.413043  2.369565  2.846154  2.225000  2.230769 
dram[8]:  2.714286  2.428571  3.083333  3.000000  3.758621  3.235294  3.551724  2.921053  2.815789  2.868421  2.511111  2.098039  2.564103  2.852941  2.625000  2.282051 
dram[9]:  3.000000  2.170732  3.194444  3.000000  3.645161  3.000000  3.294118  2.921053  2.789474  3.085714  2.456522  2.375000  2.454545  2.675000  2.687500  2.487180 
dram[10]:  2.969697  2.843750  3.000000  3.709677  3.437500  3.758621  3.709677  3.562500  2.785714  2.805556  2.346939  2.431818  2.619048  2.418605  2.628572  2.352941 
average row locality = 18573/6579 = 2.823073
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        91        93        90        96        91        87        97        93        84        94        95        96        96       101        83        82 
dram[1]:        90        85        87        91        92        90        90        97        88        92        94        91        99        98        86        81 
dram[2]:        85        91        97        85        95       103       100        91        97        94        94        98       103       101        88        84 
dram[3]:        89        87        91        96        96        89        98        94        95       101        96       101        96        95        89        92 
dram[4]:        90        83        91        88        93        89        94        94        93        89        99        98       101       103        90        95 
dram[5]:        97        94        98        99        94        97        94        92        91        93       100        95       100        92        93        95 
dram[6]:        94        90        96        97        89        90        94        94        97        95       101        99        97        97        90        83 
dram[7]:        93        93        94       101        99        93        95        99        96        90        89        94        99       101        89        87 
dram[8]:        89        96        94        90        93        94        87        94        91        92        96        91        85        89        84        89 
dram[9]:        91        84        98        94        97        92        96        95        89        91        97        98       100        99        86        97 
dram[10]:        91        86        91        97        94        91        96        96        99        85        96        90       102        96        92        80 
total reads: 16400
bank skew: 103/80 = 1.29
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       2872      3003     76490     72763    112601    114739      6336      7438      7810      7714      6948      7483      2914      3087      2878      2935
dram[1]:       2770      2816     78566     75979    110576    113679      6946      6773      7187      7034      6638      6993      3012      2863      2620      2807
dram[2]:       2640      3111     71032     80075    108467     99623      6258      6522      6835      6963      7009      6259      2833      2794      2600      2641
dram[3]:       2684      2945     84244     81406    107588    111445      6598      6893      7128      7371      7117      6978      3070      3003      2721      2969
dram[4]:       2930      2780     84311     87303    109790    114602      6798      6864      7789      7273      6704      6092      3127      2940      2542      2541
dram[5]:       2658      2979     79677     78576    109353    105948      6582      7168      7150      7565      6076      6832      2730      3067      2552      2919
dram[6]:       2763      2872     80448     77105    113943    113671      6797      6771      6983      7109      6638      6853      2928      2994      2809      2956
dram[7]:       5301      2856     81897     76465     96578     99372      6700      6681      6900      7638      6964      6738      2769      2934      2581      3098
dram[8]:       2738      2787     81647     83783    101561    100716      6857      6505      7108      7242      6449      6606     10662      2882      2636      2673
dram[9]:       2930      3114     79142     81921     98248     99819      6923      6758      7990      7548      6845      6770      2793      3116      2997      2590
dram[10]:       3008      2791     84347     79277    101150    101690      7075      6617      7552      7759      7060      6963      3036      2904      2977      2580
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1130092 n_act=582 n_pre=566 n_req=1663 n_rd=5876 n_write=194 bw_util=0.01067
n_activity=26101 dram_eff=0.4651
bk0: 364a 1132680i bk1: 372a 1133091i bk2: 360a 1132656i bk3: 384a 1132275i bk4: 364a 1132290i bk5: 348a 1132157i bk6: 388a 1132527i bk7: 372a 1132331i bk8: 336a 1132943i bk9: 376a 1132925i bk10: 380a 1132683i bk11: 384a 1132774i bk12: 384a 1132933i bk13: 404a 1132598i bk14: 332a 1133469i bk15: 328a 1132458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1130185 n_act=571 n_pre=555 n_req=1646 n_rd=5804 n_write=195 bw_util=0.01055
n_activity=24997 dram_eff=0.48
bk0: 360a 1133129i bk1: 340a 1133058i bk2: 348a 1133468i bk3: 364a 1133239i bk4: 368a 1132435i bk5: 360a 1132408i bk6: 360a 1132702i bk7: 388a 1132423i bk8: 352a 1132835i bk9: 368a 1132329i bk10: 376a 1132674i bk11: 364a 1132774i bk12: 396a 1133249i bk13: 392a 1132691i bk14: 344a 1132875i bk15: 324a 1133068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1129880 n_act=612 n_pre=596 n_req=1704 n_rd=6024 n_write=198 bw_util=0.01094
n_activity=26408 dram_eff=0.4712
bk0: 340a 1132670i bk1: 364a 1132730i bk2: 388a 1131769i bk3: 340a 1132773i bk4: 380a 1132057i bk5: 412a 1131300i bk6: 400a 1131537i bk7: 364a 1132075i bk8: 388a 1132402i bk9: 376a 1132105i bk10: 376a 1132437i bk11: 392a 1131903i bk12: 412a 1132485i bk13: 404a 1131946i bk14: 352a 1132163i bk15: 336a 1132360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1129936 n_act=586 n_pre=570 n_req=1703 n_rd=6020 n_write=198 bw_util=0.01093
n_activity=26496 dram_eff=0.4694
bk0: 356a 1132272i bk1: 348a 1132248i bk2: 364a 1132409i bk3: 384a 1131902i bk4: 384a 1131859i bk5: 356a 1132550i bk6: 392a 1132987i bk7: 376a 1132668i bk8: 380a 1132125i bk9: 404a 1131985i bk10: 384a 1132271i bk11: 404a 1132191i bk12: 384a 1132292i bk13: 380a 1132567i bk14: 356a 1132307i bk15: 368a 1132089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1129948 n_act=612 n_pre=596 n_req=1684 n_rd=5960 n_write=194 bw_util=0.01082
n_activity=26970 dram_eff=0.4564
bk0: 360a 1132554i bk1: 332a 1133082i bk2: 364a 1132173i bk3: 352a 1132059i bk4: 372a 1131954i bk5: 356a 1132314i bk6: 376a 1132666i bk7: 376a 1132129i bk8: 372a 1132093i bk9: 356a 1132888i bk10: 396a 1133036i bk11: 392a 1132749i bk12: 404a 1132758i bk13: 412a 1131844i bk14: 360a 1132365i bk15: 380a 1132380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1129794 n_act=618 n_pre=602 n_req=1724 n_rd=6096 n_write=200 bw_util=0.01107
n_activity=26975 dram_eff=0.4668
bk0: 388a 1131785i bk1: 376a 1131787i bk2: 392a 1132066i bk3: 396a 1131941i bk4: 376a 1132028i bk5: 388a 1131808i bk6: 376a 1131989i bk7: 368a 1132155i bk8: 364a 1131749i bk9: 372a 1132200i bk10: 400a 1131558i bk11: 380a 1132211i bk12: 400a 1132374i bk13: 368a 1132447i bk14: 372a 1132210i bk15: 380a 1131880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144093
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1129883 n_act=617 n_pre=601 n_req=1700 n_rd=6012 n_write=197 bw_util=0.01092
n_activity=26702 dram_eff=0.4651
bk0: 376a 1132899i bk1: 360a 1132831i bk2: 384a 1132272i bk3: 388a 1132088i bk4: 356a 1132252i bk5: 360a 1132272i bk6: 376a 1132124i bk7: 376a 1132644i bk8: 388a 1132357i bk9: 380a 1132615i bk10: 404a 1132455i bk11: 396a 1132170i bk12: 388a 1133054i bk13: 388a 1132520i bk14: 360a 1132730i bk15: 332a 1132431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1129883 n_act=598 n_pre=582 n_req=1711 n_rd=6048 n_write=199 bw_util=0.01099
n_activity=26581 dram_eff=0.47
bk0: 372a 1132992i bk1: 372a 1132855i bk2: 376a 1133014i bk3: 404a 1132962i bk4: 396a 1132425i bk5: 372a 1132219i bk6: 380a 1132342i bk7: 396a 1132518i bk8: 384a 1132609i bk9: 360a 1132795i bk10: 356a 1132846i bk11: 376a 1132769i bk12: 396a 1133437i bk13: 404a 1132804i bk14: 356a 1132762i bk15: 348a 1132609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1130119 n_act=595 n_pre=579 n_req=1655 n_rd=5816 n_write=201 bw_util=0.01058
n_activity=24963 dram_eff=0.4821
bk0: 356a 1132924i bk1: 384a 1132817i bk2: 376a 1132997i bk3: 360a 1132760i bk4: 372a 1132652i bk5: 376a 1132624i bk6: 348a 1133478i bk7: 376a 1132324i bk8: 364a 1132299i bk9: 368a 1132200i bk10: 384a 1132435i bk11: 364a 1132804i bk12: 340a 1132727i bk13: 356a 1132845i bk14: 336a 1133207i bk15: 356a 1132801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1129901 n_act=608 n_pre=592 n_req=1697 n_rd=6016 n_write=193 bw_util=0.01092
n_activity=25951 dram_eff=0.4785
bk0: 364a 1132964i bk1: 336a 1133011i bk2: 392a 1132721i bk3: 376a 1132177i bk4: 388a 1132516i bk5: 368a 1132478i bk6: 384a 1132317i bk7: 380a 1132143i bk8: 356a 1133121i bk9: 364a 1132787i bk10: 388a 1133506i bk11: 392a 1132975i bk12: 400a 1132704i bk13: 396a 1132421i bk14: 344a 1133161i bk15: 388a 1132341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138071
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1137310 n_nop=1130032 n_act=581 n_pre=565 n_req=1686 n_rd=5928 n_write=204 bw_util=0.01078
n_activity=26340 dram_eff=0.4656
bk0: 364a 1132453i bk1: 344a 1132408i bk2: 364a 1132456i bk3: 388a 1132470i bk4: 376a 1132423i bk5: 364a 1132216i bk6: 384a 1132217i bk7: 384a 1132323i bk8: 396a 1132532i bk9: 340a 1133011i bk10: 384a 1132318i bk11: 360a 1132837i bk12: 408a 1132592i bk13: 384a 1132175i bk14: 368a 1132466i bk15: 320a 1132947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137472

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19360, Miss = 727, Miss_rate = 0.038, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 19898, Miss = 742, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 19164, Miss = 726, Miss_rate = 0.038, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 18999, Miss = 725, Miss_rate = 0.038, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[4]: Access = 19122, Miss = 759, Miss_rate = 0.040, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 19289, Miss = 747, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19365, Miss = 750, Miss_rate = 0.039, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 19465, Miss = 755, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19528, Miss = 751, Miss_rate = 0.038, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 19120, Miss = 739, Miss_rate = 0.039, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 19188, Miss = 767, Miss_rate = 0.040, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 19615, Miss = 757, Miss_rate = 0.039, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 758, Miss_rate = 0.039, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 19451, Miss = 745, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19330, Miss = 754, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 19443, Miss = 758, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 22231, Miss = 719, Miss_rate = 0.032, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 19300, Miss = 735, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 19493, Miss = 754, Miss_rate = 0.039, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 19258, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19605, Miss = 761, Miss_rate = 0.039, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 19205, Miss = 721, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3240
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.0269
	minimum = 6
	maximum = 699
Network latency average = 34.9622
	minimum = 6
	maximum = 644
Slowest packet = 264588
Flit latency average = 29.5184
	minimum = 6
	maximum = 644
Slowest flit = 449790
Fragmentation average = 0.0670006
	minimum = 0
	maximum = 409
Injected packet rate average = 0.106057
	minimum = 0.0794899 (at node 17)
	maximum = 0.123505 (at node 29)
Accepted packet rate average = 0.106057
	minimum = 0.0794899 (at node 17)
	maximum = 0.123505 (at node 29)
Injected flit rate average = 0.181412
	minimum = 0.105305 (at node 17)
	maximum = 0.262689 (at node 29)
Accepted flit rate average= 0.181412
	minimum = 0.156988 (at node 30)
	maximum = 0.248773 (at node 8)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8635 (11 samples)
	minimum = 6 (11 samples)
	maximum = 258.545 (11 samples)
Network latency average = 19.2408 (11 samples)
	minimum = 6 (11 samples)
	maximum = 199.273 (11 samples)
Flit latency average = 19.9693 (11 samples)
	minimum = 6 (11 samples)
	maximum = 198.818 (11 samples)
Fragmentation average = 0.00815145 (11 samples)
	minimum = 0 (11 samples)
	maximum = 63.5455 (11 samples)
Injected packet rate average = 0.0391907 (11 samples)
	minimum = 0.02837 (11 samples)
	maximum = 0.0965207 (11 samples)
Accepted packet rate average = 0.0391907 (11 samples)
	minimum = 0.02837 (11 samples)
	maximum = 0.0965207 (11 samples)
Injected flit rate average = 0.061457 (11 samples)
	minimum = 0.0367789 (11 samples)
	maximum = 0.135878 (11 samples)
Accepted flit rate average = 0.061457 (11 samples)
	minimum = 0.0471477 (11 samples)
	maximum = 0.1793 (11 samples)
Injected packet size average = 1.56815 (11 samples)
Accepted packet size average = 1.56815 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 28 sec (1348 sec)
gpgpu_simulation_rate = 11105 (inst/sec)
gpgpu_simulation_rate = 2287 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4339
gpu_sim_insn = 1431682
gpu_ipc =     329.9567
gpu_tot_sim_cycle = 3310536
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       4.9544
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 197778
gpu_stall_icnt2sh    = 762531
partiton_reqs_in_parallel = 95458
partiton_reqs_in_parallel_total    = 13277244
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0394
partiton_reqs_in_parallel_util = 95458
partiton_reqs_in_parallel_util_total    = 13277244
gpu_sim_cycle_parition_util = 4339
gpu_tot_sim_cycle_parition_util    = 612501
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6794
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     223.6894 GB/Sec
L2_BW_total  =      12.5787 GB/Sec
gpu_total_sim_rate=11963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 671875
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
616, 1009, 1049, 1065, 725, 812, 998, 827, 1105, 832, 1073, 998, 1278, 1366, 811, 932, 971, 546, 755, 640, 701, 636, 691, 508, 743, 766, 784, 943, 572, 781, 801, 573, 524, 796, 598, 786, 499, 888, 742, 1215, 910, 850, 1165, 928, 799, 731, 294, 688, 1091, 518, 1205, 905, 737, 859, 656, 818, 924, 936, 806, 597, 716, 751, 529, 1186, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1232404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1226899
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1795299	W0_Idle:917707	W0_Scoreboard:15600059	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 1194 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 3310535 
mrq_lat_table:11426 	217 	405 	1167 	753 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	363925 	70712 	2455 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	98968 	18615 	152312 	79392 	41181 	45653 	1421 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	86303 	71313 	126752 	7538 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	141387 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	262 	6 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        10         8         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         7        10 
dram[2]:        11         9        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        10 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12         9 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12         8        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11         7        15        10         9        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10         9         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17         9        10        10         7 
maximum service time to same row:
dram[0]:      9291     14573    243196    243200    243216    243222      9154      6594     16470     20623      9253     17279      7307    487972     14698     12384 
dram[1]:     11770     17533    243196    243200    249274    243229     16422      7981     14397    487986    243488     20055     10713     16200     14251     15176 
dram[2]:     12671     12294    243196    243200    243216    243225    491002      9744    492078      8695     19744      9153      7350     12521     12828     11021 
dram[3]:     20480     10180    243196    243200    247772    243222     10917    488740    489494     10792     13320     12502      9946     10101      9436     17573 
dram[4]:     17523     15313    243196    243198    243231    243238    487232    490234      9704     13112     15690    487554      6673      7140     15822     15489 
dram[5]:     12464      5956    243196    243197    243229    243240    490248     17076    490570     14717      6862      6791     17158      9371    243841    243455 
dram[6]:     13511     13689    243196    243197    243214    243224      7684      6788     13250    488308    489062    491324    489480     10008     15204     11164 
dram[7]:    486943     16128    243196    243197    243229    243231      9510     13217    244531     16738     20888      6747      6702     10438     14045     14292 
dram[8]:     20202     22331    245530    243200    243217    243225      7177    491742     10252     11161    489816     15264     19369      7813     13489     11929 
dram[9]:     13414     16954    243196    243200    243229    243232     13112      5435      4934      9716     16216     16327     10345     10354     13053      8331 
dram[10]:     12838     12091    243196    244018    243222    243235    492511     11122     11447      8772     20634     13154     10201     13564      9614     10831 
average row accesses per activate:
dram[0]:  2.968750  3.344828  2.864865  3.862069  3.147059  3.750000  3.352941  2.750000  2.564103  3.437500  2.361702  2.280000  2.409091  3.468750  2.515152  2.000000 
dram[1]:  2.540540  2.432432  3.029412  3.451613  3.205882  3.419355  3.312500  3.228571  3.451613  3.205882  2.488889  2.609756  3.176471  2.571429  2.388889  2.189189 
dram[2]:  2.542857  3.800000  3.454545  3.156250  3.700000  3.361111  3.131579  3.406250  2.326531  2.466667  2.619048  2.188679  2.604651  2.894737  2.095238  2.153846 
dram[3]:  3.321429  2.757576  4.320000  3.027027  3.200000  3.724138  3.166667  3.424242  2.780488  3.078947  2.731707  2.437500  2.465116  2.500000  2.542857  2.190476 
dram[4]:  2.540540  2.558824  3.483871  3.354839  3.548387  3.620690  3.264706  3.333333  2.369565  2.523809  2.250000  2.416667  2.391304  2.382979  2.432432  2.794118 
dram[5]:  2.942857  2.177778  3.081081  3.314286  3.437500  4.222222  4.000000  3.892857  2.319149  2.775000  2.333333  2.134615  2.422222  2.295455  2.447368  2.794118 
dram[6]:  2.333333  2.937500  3.323529  3.575758  3.028571  3.785714  2.604651  3.055556  2.627907  2.825000  2.659091  2.674419  2.409091  2.523809  2.195122  2.243243 
dram[7]:  2.621622  2.227273  2.921053  3.838710  3.709677  4.307693  3.827586  2.974359  3.228571  3.028571  2.465116  2.413043  2.369565  2.846154  2.225000  2.230769 
dram[8]:  2.714286  2.428571  3.083333  3.000000  3.758621  3.235294  3.551724  2.921053  2.815789  2.868421  2.511111  2.098039  2.564103  2.852941  2.625000  2.282051 
dram[9]:  3.000000  2.170732  3.194444  3.000000  3.645161  3.000000  3.294118  2.921053  2.789474  3.085714  2.456522  2.375000  2.454545  2.675000  2.687500  2.487180 
dram[10]:  2.969697  2.843750  3.000000  3.709677  3.437500  3.758621  3.709677  3.562500  2.785714  2.805556  2.346939  2.431818  2.619048  2.418605  2.628572  2.352941 
average row locality = 18573/6579 = 2.823073
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        91        93        90        96        91        87        97        93        84        94        95        96        96       101        83        82 
dram[1]:        90        85        87        91        92        90        90        97        88        92        94        91        99        98        86        81 
dram[2]:        85        91        97        85        95       103       100        91        97        94        94        98       103       101        88        84 
dram[3]:        89        87        91        96        96        89        98        94        95       101        96       101        96        95        89        92 
dram[4]:        90        83        91        88        93        89        94        94        93        89        99        98       101       103        90        95 
dram[5]:        97        94        98        99        94        97        94        92        91        93       100        95       100        92        93        95 
dram[6]:        94        90        96        97        89        90        94        94        97        95       101        99        97        97        90        83 
dram[7]:        93        93        94       101        99        93        95        99        96        90        89        94        99       101        89        87 
dram[8]:        89        96        94        90        93        94        87        94        91        92        96        91        85        89        84        89 
dram[9]:        91        84        98        94        97        92        96        95        89        91        97        98       100        99        86        97 
dram[10]:        91        86        91        97        94        91        96        96        99        85        96        90       102        96        92        80 
total reads: 16400
bank skew: 103/80 = 1.29
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       2872      3003     76541     72812    112718    114858      6542      7655      8000      7885      7051      7586      2914      3087      2878      2935
dram[1]:       2770      2816     78619     76034    110692    113802      7162      6975      7352      7195      6727      7086      3012      2863      2620      2807
dram[2]:       2640      3111     71083     80137    108587     99747      6446      6731      6989      7118      7102      6351      2833      2794      2600      2641
dram[3]:       2684      2945     84307     81465    107704    111562      6797      7091      7284      7525      7223      7069      3070      3003      2721      2969
dram[4]:       2930      2780     84371     87367    109903    114721      7001      7070      7956      7433      6789      6176      3127      2940      2542      2541
dram[5]:       2658      2979     79736     78638    109480    106072      6809      7386      7324      7730      6159      6923      2730      3067      2552      2919
dram[6]:       2763      2872     80504     77159    114077    113803      7005      6980      7138      7255      6726      6940      2928      2994      2809      2956
dram[7]:       5301      2856     81953     76520     96697     99492      6905      6876      7060      7799      7055      6828      2769      2934      2581      3098
dram[8]:       2738      2787     81711     83848    101709    100850      7118      6739      7304      7429      6556      6707     15398      2882      2636      2673
dram[9]:       2930      3114     79199     81979     98367     99945      7133      6965      8157      7704      6932      6858      2793      3116      2997      2590
dram[10]:       3008      2791     84405     79334    101276    101812      7273      6821      7699      7926      7148      7058      3036      2904      2977      2580
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1138148 n_act=582 n_pre=566 n_req=1663 n_rd=5876 n_write=194 bw_util=0.0106
n_activity=26101 dram_eff=0.4651
bk0: 364a 1140736i bk1: 372a 1141147i bk2: 360a 1140712i bk3: 384a 1140331i bk4: 364a 1140346i bk5: 348a 1140213i bk6: 388a 1140583i bk7: 372a 1140387i bk8: 336a 1140999i bk9: 376a 1140981i bk10: 380a 1140739i bk11: 384a 1140830i bk12: 384a 1140989i bk13: 404a 1140654i bk14: 332a 1141525i bk15: 328a 1140514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1138241 n_act=571 n_pre=555 n_req=1646 n_rd=5804 n_write=195 bw_util=0.01048
n_activity=24997 dram_eff=0.48
bk0: 360a 1141185i bk1: 340a 1141114i bk2: 348a 1141524i bk3: 364a 1141295i bk4: 368a 1140491i bk5: 360a 1140464i bk6: 360a 1140758i bk7: 388a 1140479i bk8: 352a 1140891i bk9: 368a 1140385i bk10: 376a 1140730i bk11: 364a 1140830i bk12: 396a 1141305i bk13: 392a 1140747i bk14: 344a 1140931i bk15: 324a 1141124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126626
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1137936 n_act=612 n_pre=596 n_req=1704 n_rd=6024 n_write=198 bw_util=0.01086
n_activity=26408 dram_eff=0.4712
bk0: 340a 1140726i bk1: 364a 1140786i bk2: 388a 1139825i bk3: 340a 1140829i bk4: 380a 1140113i bk5: 412a 1139356i bk6: 400a 1139593i bk7: 364a 1140131i bk8: 388a 1140458i bk9: 376a 1140161i bk10: 376a 1140493i bk11: 392a 1139959i bk12: 412a 1140541i bk13: 404a 1140002i bk14: 352a 1140219i bk15: 336a 1140416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139733
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1137992 n_act=586 n_pre=570 n_req=1703 n_rd=6020 n_write=198 bw_util=0.01086
n_activity=26496 dram_eff=0.4694
bk0: 356a 1140328i bk1: 348a 1140304i bk2: 364a 1140465i bk3: 384a 1139958i bk4: 384a 1139915i bk5: 356a 1140606i bk6: 392a 1141043i bk7: 376a 1140724i bk8: 380a 1140181i bk9: 404a 1140041i bk10: 384a 1140327i bk11: 404a 1140247i bk12: 384a 1140348i bk13: 380a 1140623i bk14: 356a 1140363i bk15: 368a 1140145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1138004 n_act=612 n_pre=596 n_req=1684 n_rd=5960 n_write=194 bw_util=0.01075
n_activity=26970 dram_eff=0.4564
bk0: 360a 1140610i bk1: 332a 1141138i bk2: 364a 1140229i bk3: 352a 1140115i bk4: 372a 1140010i bk5: 356a 1140370i bk6: 376a 1140722i bk7: 376a 1140185i bk8: 372a 1140149i bk9: 356a 1140944i bk10: 396a 1141092i bk11: 392a 1140805i bk12: 404a 1140814i bk13: 412a 1139900i bk14: 360a 1140421i bk15: 380a 1140436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135693
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1137850 n_act=618 n_pre=602 n_req=1724 n_rd=6096 n_write=200 bw_util=0.01099
n_activity=26975 dram_eff=0.4668
bk0: 388a 1139841i bk1: 376a 1139843i bk2: 392a 1140122i bk3: 396a 1139997i bk4: 376a 1140084i bk5: 388a 1139864i bk6: 376a 1140045i bk7: 368a 1140211i bk8: 364a 1139805i bk9: 372a 1140256i bk10: 400a 1139614i bk11: 380a 1140267i bk12: 400a 1140430i bk13: 368a 1140503i bk14: 372a 1140266i bk15: 380a 1139936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1137939 n_act=617 n_pre=601 n_req=1700 n_rd=6012 n_write=197 bw_util=0.01084
n_activity=26702 dram_eff=0.4651
bk0: 376a 1140955i bk1: 360a 1140887i bk2: 384a 1140328i bk3: 388a 1140144i bk4: 356a 1140308i bk5: 360a 1140328i bk6: 376a 1140180i bk7: 376a 1140700i bk8: 388a 1140413i bk9: 380a 1140671i bk10: 404a 1140511i bk11: 396a 1140226i bk12: 388a 1141110i bk13: 388a 1140576i bk14: 360a 1140786i bk15: 332a 1140487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125996
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1137939 n_act=598 n_pre=582 n_req=1711 n_rd=6048 n_write=199 bw_util=0.01091
n_activity=26581 dram_eff=0.47
bk0: 372a 1141048i bk1: 372a 1140911i bk2: 376a 1141070i bk3: 404a 1141018i bk4: 396a 1140481i bk5: 372a 1140275i bk6: 380a 1140398i bk7: 396a 1140574i bk8: 384a 1140665i bk9: 360a 1140851i bk10: 356a 1140902i bk11: 376a 1140825i bk12: 396a 1141493i bk13: 404a 1140860i bk14: 356a 1140818i bk15: 348a 1140665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142132
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1138175 n_act=595 n_pre=579 n_req=1655 n_rd=5816 n_write=201 bw_util=0.01051
n_activity=24963 dram_eff=0.4821
bk0: 356a 1140980i bk1: 384a 1140873i bk2: 376a 1141053i bk3: 360a 1140816i bk4: 372a 1140708i bk5: 376a 1140680i bk6: 348a 1141534i bk7: 376a 1140380i bk8: 364a 1140355i bk9: 368a 1140256i bk10: 384a 1140491i bk11: 364a 1140860i bk12: 340a 1140783i bk13: 356a 1140901i bk14: 336a 1141263i bk15: 356a 1140857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122416
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1137957 n_act=608 n_pre=592 n_req=1697 n_rd=6016 n_write=193 bw_util=0.01084
n_activity=25951 dram_eff=0.4785
bk0: 364a 1141020i bk1: 336a 1141067i bk2: 392a 1140777i bk3: 376a 1140233i bk4: 388a 1140572i bk5: 368a 1140534i bk6: 384a 1140373i bk7: 380a 1140199i bk8: 356a 1141177i bk9: 364a 1140843i bk10: 388a 1141562i bk11: 392a 1141031i bk12: 400a 1140760i bk13: 396a 1140477i bk14: 344a 1141217i bk15: 388a 1140397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1371
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145366 n_nop=1138088 n_act=581 n_pre=565 n_req=1686 n_rd=5928 n_write=204 bw_util=0.01071
n_activity=26340 dram_eff=0.4656
bk0: 364a 1140509i bk1: 344a 1140464i bk2: 364a 1140512i bk3: 388a 1140526i bk4: 376a 1140479i bk5: 364a 1140272i bk6: 384a 1140273i bk7: 384a 1140379i bk8: 396a 1140588i bk9: 340a 1141067i bk10: 384a 1140374i bk11: 360a 1140893i bk12: 408a 1140648i bk13: 384a 1140231i bk14: 368a 1140522i bk15: 320a 1141003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19732, Miss = 727, Miss_rate = 0.037, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 20270, Miss = 742, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 19532, Miss = 726, Miss_rate = 0.037, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 19367, Miss = 725, Miss_rate = 0.037, Pending_hits = 136, Reservation_fails = 1
L2_cache_bank[4]: Access = 19490, Miss = 759, Miss_rate = 0.039, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 19657, Miss = 747, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19737, Miss = 750, Miss_rate = 0.038, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 19837, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19900, Miss = 751, Miss_rate = 0.038, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 19492, Miss = 739, Miss_rate = 0.038, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 19560, Miss = 767, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 19987, Miss = 757, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 20044, Miss = 758, Miss_rate = 0.038, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 19827, Miss = 745, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19706, Miss = 754, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 19819, Miss = 758, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 24655, Miss = 719, Miss_rate = 0.029, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 19676, Miss = 735, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 19865, Miss = 754, Miss_rate = 0.038, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 19630, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 19977, Miss = 761, Miss_rate = 0.038, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 19577, Miss = 721, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3240
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.6134
	minimum = 6
	maximum = 535
Network latency average = 41.2615
	minimum = 6
	maximum = 376
Slowest packet = 861157
Flit latency average = 51.284
	minimum = 6
	maximum = 375
Slowest flit = 1430738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0472107
	minimum = 0.0368834 (at node 1)
	maximum = 0.279391 (at node 44)
Accepted packet rate average = 0.0472107
	minimum = 0.0368834 (at node 1)
	maximum = 0.279391 (at node 44)
Injected flit rate average = 0.070816
	minimum = 0.0530198 (at node 30)
	maximum = 0.290456 (at node 44)
Accepted flit rate average= 0.070816
	minimum = 0.04426 (at node 1)
	maximum = 0.547718 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.676 (12 samples)
	minimum = 6 (12 samples)
	maximum = 281.583 (12 samples)
Network latency average = 21.0758 (12 samples)
	minimum = 6 (12 samples)
	maximum = 214 (12 samples)
Flit latency average = 22.5789 (12 samples)
	minimum = 6 (12 samples)
	maximum = 213.5 (12 samples)
Fragmentation average = 0.00747216 (12 samples)
	minimum = 0 (12 samples)
	maximum = 58.25 (12 samples)
Injected packet rate average = 0.0398591 (12 samples)
	minimum = 0.0290794 (12 samples)
	maximum = 0.11176 (12 samples)
Accepted packet rate average = 0.0398591 (12 samples)
	minimum = 0.0290794 (12 samples)
	maximum = 0.11176 (12 samples)
Injected flit rate average = 0.0622369 (12 samples)
	minimum = 0.0381323 (12 samples)
	maximum = 0.14876 (12 samples)
Accepted flit rate average = 0.0622369 (12 samples)
	minimum = 0.0469071 (12 samples)
	maximum = 0.210002 (12 samples)
Injected packet size average = 1.56143 (12 samples)
Accepted packet size average = 1.56143 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 51 sec (1371 sec)
gpgpu_simulation_rate = 11963 (inst/sec)
gpgpu_simulation_rate = 2414 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 88765
gpu_sim_insn = 4962251
gpu_ipc =      55.9032
gpu_tot_sim_cycle = 3626523
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       5.8910
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 709281
gpu_stall_icnt2sh    = 2303846
partiton_reqs_in_parallel = 1441327
partiton_reqs_in_parallel_total    = 13372702
partiton_level_parallism =      16.2376
partiton_level_parallism_total  =       4.0849
partiton_reqs_in_parallel_util = 1441327
partiton_reqs_in_parallel_util_total    = 13372702
gpu_sim_cycle_parition_util = 88655
gpu_tot_sim_cycle_parition_util    = 616840
partiton_level_parallism_util =      16.2577
partiton_level_parallism_util_total  =      20.9981
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     559.1877 GB/Sec
L2_BW_total  =      25.1697 GB/Sec
gpu_total_sim_rate=11995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 965879
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
929, 1430, 1312, 1337, 1028, 1050, 1340, 1075, 1418, 1159, 1337, 1261, 1605, 1670, 1229, 1254, 1325, 847, 1054, 928, 1053, 924, 1074, 755, 1045, 1122, 1196, 1313, 984, 1133, 1063, 860, 821, 1018, 899, 1159, 795, 1228, 1003, 1497, 1261, 1153, 1461, 1283, 1136, 1034, 622, 969, 1363, 886, 1507, 1209, 1078, 1219, 918, 1110, 1247, 1227, 1097, 923, 978, 1045, 845, 1632, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3199706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3194201
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4778722	W0_Idle:1348396	W0_Scoreboard:16328728	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 673 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 3625792 
mrq_lat_table:14879 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729214 	228599 	2957 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	119401 	31975 	363176 	211438 	91968 	133695 	9567 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	133100 	184870 	342402 	24841 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	271377 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	426 	20 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.026316  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.702128  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.047619  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  2.000000  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.309091  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.333333  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22143/8596 = 2.575966
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       111       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       111       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       119       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       114       115       120       120       112       112 
total reads: 19970
bank skew: 121/111 = 1.09
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       4947      5263     66491     66711     97470     96009     11984     12667     17795     18222     19389     19369      5283      5360      4877      4851
dram[1]:       5024      4965     66352     66492     96619     97679     11926     12354     16760     17207     17424     17985      5250      5126      4533      4661
dram[2]:       4928      5187     65919     66189     97256     95948     12073     11852     17877     17552     18433     17590      5338      4962      4714      4524
dram[3]:       4914      5055     73444     74639     97409     95042     12313     11903     17566     17951     18468     17895      5234      4952      4741      4954
dram[4]:       5084      4927     73635     73969     97684     97365     12490     12389     18181     17672     17964     17655      5507      5242      4555      4763
dram[5]:       4835      5127     74044     73674     97202     96680     12062     12094     17327     18125     17226     17897      5128      5098      4565      4948
dram[6]:       4985      5108     73379     71277     96852     97700     11932     12219     17375     17321     17434     18208      5150      5535      4678      4684
dram[7]:       7129      5026     73496     72962     90145     88233     12360     12379     17313     17773     17842     17940      5081      5180      4592      4953
dram[8]:       4927      5088     73392     72679     89924     90109     12035     12016     17667     17489     17821     17641     14097      4937      4317      4746
dram[9]:       5231      5169     73693     73532     90446     87998     12831     12241     19242     18251     18692     18364      5373      5386      5058      4833
dram[10]:       5085      5085     73576     73025     90342     88728     12379     12529     18387     18000     17728     17844      5451      5168      4938      4579
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301198 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01138
n_activity=36127 dram_eff=0.4127
bk0: 452a 1305063i bk1: 448a 1305568i bk2: 448a 1304996i bk3: 448a 1304794i bk4: 448a 1304736i bk5: 448a 1304464i bk6: 448a 1305023i bk7: 448a 1304821i bk8: 448a 1305324i bk9: 448a 1305354i bk10: 456a 1305208i bk11: 456a 1305254i bk12: 484a 1305253i bk13: 484a 1304953i bk14: 448a 1305639i bk15: 448a 1304651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301189 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01139
n_activity=35119 dram_eff=0.4248
bk0: 448a 1305398i bk1: 448a 1305178i bk2: 448a 1305811i bk3: 448a 1305546i bk4: 448a 1304811i bk5: 448a 1304762i bk6: 448a 1305064i bk7: 448a 1304936i bk8: 448a 1305163i bk9: 448a 1304784i bk10: 460a 1305108i bk11: 460a 1305158i bk12: 484a 1305688i bk13: 484a 1305032i bk14: 448a 1305165i bk15: 448a 1305296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301154 n_act=796 n_pre=780 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01138
n_activity=35576 dram_eff=0.4193
bk0: 448a 1304918i bk1: 444a 1305081i bk2: 448a 1304317i bk3: 448a 1304975i bk4: 448a 1304621i bk5: 448a 1303964i bk6: 448a 1304125i bk7: 448a 1304456i bk8: 448a 1304958i bk9: 448a 1304527i bk10: 460a 1304829i bk11: 460a 1304364i bk12: 484a 1305011i bk13: 484a 1304349i bk14: 448a 1304425i bk15: 448a 1304599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301246 n_act=750 n_pre=734 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01138
n_activity=35411 dram_eff=0.4212
bk0: 448a 1304638i bk1: 448a 1304604i bk2: 448a 1304778i bk3: 444a 1304381i bk4: 448a 1304331i bk5: 448a 1304948i bk6: 448a 1305568i bk7: 448a 1305208i bk8: 448a 1304632i bk9: 448a 1304602i bk10: 460a 1304816i bk11: 460a 1304768i bk12: 484a 1304680i bk13: 484a 1304842i bk14: 448a 1304732i bk15: 448a 1304540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301150 n_act=796 n_pre=780 n_req=2011 n_rd=7268 n_write=194 bw_util=0.01139
n_activity=36195 dram_eff=0.4123
bk0: 448a 1304880i bk1: 448a 1305279i bk2: 448a 1304549i bk3: 448a 1304397i bk4: 444a 1304410i bk5: 448a 1304632i bk6: 448a 1305122i bk7: 448a 1304619i bk8: 448a 1304631i bk9: 448a 1305305i bk10: 460a 1305654i bk11: 460a 1305265i bk12: 484a 1305143i bk13: 484a 1304229i bk14: 452a 1304698i bk15: 452a 1304908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118805
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301176 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01141
n_activity=35076 dram_eff=0.426
bk0: 448a 1304317i bk1: 448a 1304256i bk2: 448a 1304652i bk3: 448a 1304485i bk4: 448a 1304552i bk5: 448a 1304316i bk6: 448a 1304399i bk7: 448a 1304586i bk8: 448a 1304235i bk9: 448a 1304685i bk10: 460a 1304082i bk11: 460a 1304719i bk12: 484a 1304808i bk13: 484a 1304812i bk14: 452a 1304605i bk15: 452a 1304379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301111 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.0114
n_activity=36371 dram_eff=0.4107
bk0: 448a 1305364i bk1: 448a 1305200i bk2: 448a 1304693i bk3: 448a 1304586i bk4: 448a 1304594i bk5: 448a 1304550i bk6: 448a 1304525i bk7: 448a 1305091i bk8: 448a 1304835i bk9: 448a 1305143i bk10: 460a 1304954i bk11: 460a 1304624i bk12: 484a 1305430i bk13: 484a 1304836i bk14: 452a 1305124i bk15: 452a 1304709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301195 n_act=775 n_pre=759 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01139
n_activity=35676 dram_eff=0.4182
bk0: 448a 1305492i bk1: 444a 1305231i bk2: 448a 1305436i bk3: 448a 1305540i bk4: 448a 1305009i bk5: 448a 1304655i bk6: 448a 1304890i bk7: 448a 1305104i bk8: 448a 1305116i bk9: 448a 1305124i bk10: 460a 1305160i bk11: 460a 1305198i bk12: 484a 1305806i bk13: 484a 1305241i bk14: 448a 1305153i bk15: 448a 1305003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124362
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301143 n_act=802 n_pre=786 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01138
n_activity=35359 dram_eff=0.4218
bk0: 448a 1305172i bk1: 448a 1305258i bk2: 448a 1305485i bk3: 448a 1305189i bk4: 448a 1305084i bk5: 448a 1305124i bk6: 448a 1305864i bk7: 448a 1304764i bk8: 448a 1304743i bk9: 448a 1304596i bk10: 460a 1304886i bk11: 460a 1305064i bk12: 484a 1304828i bk13: 476a 1304866i bk14: 448a 1305364i bk15: 448a 1305069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107264
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301199 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01137
n_activity=34786 dram_eff=0.4283
bk0: 448a 1305334i bk1: 448a 1305256i bk2: 448a 1305324i bk3: 448a 1304614i bk4: 448a 1305046i bk5: 448a 1304922i bk6: 448a 1304821i bk7: 448a 1304617i bk8: 448a 1305428i bk9: 448a 1305063i bk10: 460a 1306039i bk11: 460a 1305539i bk12: 480a 1305123i bk13: 480a 1304905i bk14: 448a 1305517i bk15: 448a 1304764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120029
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310188 n_nop=1301236 n_act=756 n_pre=740 n_req=2017 n_rd=7252 n_write=204 bw_util=0.01138
n_activity=35850 dram_eff=0.416
bk0: 448a 1304914i bk1: 448a 1304769i bk2: 448a 1304957i bk3: 448a 1304950i bk4: 448a 1304903i bk5: 448a 1304588i bk6: 448a 1304754i bk7: 448a 1304895i bk8: 448a 1305083i bk9: 448a 1305312i bk10: 456a 1304834i bk11: 460a 1305214i bk12: 480a 1305073i bk13: 480a 1304598i bk14: 448a 1304925i bk15: 448a 1305134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43655, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 44266, Miss = 907, Miss_rate = 0.020, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 42863, Miss = 908, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 43155, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 43344, Miss = 908, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 43397, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 43590, Miss = 908, Miss_rate = 0.021, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 43341, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43708, Miss = 908, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 43324, Miss = 909, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 43207, Miss = 909, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 43526, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 43424, Miss = 909, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 43690, Miss = 909, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 43423, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 43670, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 48520, Miss = 908, Miss_rate = 0.019, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 43440, Miss = 906, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 44261, Miss = 907, Miss_rate = 0.020, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 43848, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 43717, Miss = 906, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 43646, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7294
	minimum = 6
	maximum = 796
Network latency average = 40.0865
	minimum = 6
	maximum = 637
Slowest packet = 883213
Flit latency average = 31.7495
	minimum = 6
	maximum = 637
Slowest flit = 2814067
Fragmentation average = 0.0684361
	minimum = 0
	maximum = 459
Injected packet rate average = 0.117993
	minimum = 0.0907176 (at node 7)
	maximum = 0.13742 (at node 46)
Accepted packet rate average = 0.117993
	minimum = 0.0907176 (at node 7)
	maximum = 0.13742 (at node 46)
Injected flit rate average = 0.210066
	minimum = 0.113052 (at node 7)
	maximum = 0.31587 (at node 46)
Accepted flit rate average= 0.210066
	minimum = 0.163483 (at node 30)
	maximum = 0.271865 (at node 10)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6801 (13 samples)
	minimum = 6 (13 samples)
	maximum = 321.154 (13 samples)
Network latency average = 22.5382 (13 samples)
	minimum = 6 (13 samples)
	maximum = 246.538 (13 samples)
Flit latency average = 23.2843 (13 samples)
	minimum = 6 (13 samples)
	maximum = 246.077 (13 samples)
Fragmentation average = 0.0121617 (13 samples)
	minimum = 0 (13 samples)
	maximum = 89.0769 (13 samples)
Injected packet rate average = 0.0458693 (13 samples)
	minimum = 0.0338208 (13 samples)
	maximum = 0.113734 (13 samples)
Accepted packet rate average = 0.0458693 (13 samples)
	minimum = 0.0338208 (13 samples)
	maximum = 0.113734 (13 samples)
Injected flit rate average = 0.0736084 (13 samples)
	minimum = 0.0438954 (13 samples)
	maximum = 0.161615 (13 samples)
Accepted flit rate average = 0.0736084 (13 samples)
	minimum = 0.0558745 (13 samples)
	maximum = 0.21476 (13 samples)
Injected packet size average = 1.60474 (13 samples)
Accepted packet size average = 1.60474 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 41 sec (1781 sec)
gpgpu_simulation_rate = 11995 (inst/sec)
gpgpu_simulation_rate = 2036 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4293
gpu_sim_insn = 1323702
gpu_ipc =     308.3396
gpu_tot_sim_cycle = 3852966
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       5.8883
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 709281
gpu_stall_icnt2sh    = 2303868
partiton_reqs_in_parallel = 94446
partiton_reqs_in_parallel_total    = 14814029
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8694
partiton_reqs_in_parallel_util = 94446
partiton_reqs_in_parallel_util_total    = 14814029
gpu_sim_cycle_parition_util = 4293
gpu_tot_sim_cycle_parition_util    = 705495
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.0041
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     226.0862 GB/Sec
L2_BW_total  =      23.9423 GB/Sec
gpu_total_sim_rate=12590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 996599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
965, 1466, 1348, 1373, 1064, 1086, 1376, 1111, 1454, 1195, 1373, 1297, 1641, 1706, 1265, 1290, 1361, 883, 1090, 964, 1089, 960, 1110, 791, 1081, 1158, 1232, 1349, 1020, 1169, 1099, 896, 857, 1054, 935, 1195, 831, 1264, 1039, 1533, 1297, 1189, 1497, 1319, 1172, 1070, 658, 1005, 1399, 922, 1543, 1245, 1114, 1255, 954, 1146, 1283, 1263, 1133, 959, 1014, 1081, 881, 1668, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3277609
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3272104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4896928	W0_Idle:1399267	W0_Scoreboard:16340959	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 668 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 3852965 
mrq_lat_table:14879 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	738312 	229741 	2957 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	121194 	32424 	363490 	213229 	96538 	135013 	9572 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	134747 	185258 	342415 	24841 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	279569 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	435 	20 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.026316  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.702128  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.047619  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  2.000000  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.309091  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.333333  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22143/8596 = 2.575966
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       111       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       111       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       111       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       119       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       114       115       120       120       112       112 
total reads: 19970
bank skew: 121/111 = 1.09
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       4947      5263     66535     66758     97569     96107     12168     12847     17935     18363     19476     19462      5283      5360      4877      4851
dram[1]:       5024      4965     66397     66535     96717     97776     12103     12532     16899     17341     17501     18062      5250      5126      4533      4661
dram[2]:       4928      5187     65965     66240     97359     96054     12246     12023     18008     17680     18507     17666      5338      4962      4714      4524
dram[3]:       4914      5055     73494     74690     97509     95140     12490     12076     17705     18095     18558     17976      5234      4952      4741      4954
dram[4]:       5084      4927     73684     74020     97784     97462     12667     12569     18316     17806     18037     17730      5507      5242      4555      4763
dram[5]:       4835      5127     74097     73730     97313     96791     12259     12275     17466     18259     17300     17970      5128      5098      4565      4948
dram[6]:       4985      5108     73429     71328     96962     97805     12106     12395     17504     17449     17512     18285      5150      5535      4678      4684
dram[7]:       7129      5026     73544     73013     90249     88337     12537     12549     17450     17908     17920     18019      5081      5180      4592      4953
dram[8]:       4927      5088     73451     72734     90054     90226     12244     12211     17835     17645     17911     17726     17581      4937      4317      4746
dram[9]:       5231      5169     73740     73583     90556     88104     13014     12420     19378     18383     18769     18442      5373      5386      5058      4833
dram[10]:       5085      5085     73625     73077     90445     88831     12553     12706     18518     18129     17803     17920      5451      5168      4938      4579
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309168 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01131
n_activity=36127 dram_eff=0.4127
bk0: 452a 1313033i bk1: 448a 1313538i bk2: 448a 1312966i bk3: 448a 1312764i bk4: 448a 1312706i bk5: 448a 1312434i bk6: 448a 1312993i bk7: 448a 1312791i bk8: 448a 1313294i bk9: 448a 1313324i bk10: 456a 1313178i bk11: 456a 1313224i bk12: 484a 1313223i bk13: 484a 1312923i bk14: 448a 1313609i bk15: 448a 1312621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107433
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309159 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01132
n_activity=35119 dram_eff=0.4248
bk0: 448a 1313368i bk1: 448a 1313148i bk2: 448a 1313781i bk3: 448a 1313516i bk4: 448a 1312781i bk5: 448a 1312732i bk6: 448a 1313034i bk7: 448a 1312906i bk8: 448a 1313133i bk9: 448a 1312754i bk10: 460a 1313078i bk11: 460a 1313128i bk12: 484a 1313658i bk13: 484a 1313002i bk14: 448a 1313135i bk15: 448a 1313266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309124 n_act=796 n_pre=780 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01132
n_activity=35576 dram_eff=0.4193
bk0: 448a 1312888i bk1: 444a 1313051i bk2: 448a 1312287i bk3: 448a 1312945i bk4: 448a 1312591i bk5: 448a 1311934i bk6: 448a 1312095i bk7: 448a 1312426i bk8: 448a 1312928i bk9: 448a 1312497i bk10: 460a 1312799i bk11: 460a 1312334i bk12: 484a 1312981i bk13: 484a 1312319i bk14: 448a 1312395i bk15: 448a 1312569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309216 n_act=750 n_pre=734 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01132
n_activity=35411 dram_eff=0.4212
bk0: 448a 1312608i bk1: 448a 1312574i bk2: 448a 1312748i bk3: 444a 1312351i bk4: 448a 1312301i bk5: 448a 1312918i bk6: 448a 1313538i bk7: 448a 1313178i bk8: 448a 1312602i bk9: 448a 1312572i bk10: 460a 1312786i bk11: 460a 1312738i bk12: 484a 1312650i bk13: 484a 1312812i bk14: 448a 1312702i bk15: 448a 1312510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309120 n_act=796 n_pre=780 n_req=2011 n_rd=7268 n_write=194 bw_util=0.01132
n_activity=36195 dram_eff=0.4123
bk0: 448a 1312850i bk1: 448a 1313249i bk2: 448a 1312519i bk3: 448a 1312367i bk4: 444a 1312380i bk5: 448a 1312602i bk6: 448a 1313092i bk7: 448a 1312589i bk8: 448a 1312601i bk9: 448a 1313275i bk10: 460a 1313624i bk11: 460a 1313235i bk12: 484a 1313113i bk13: 484a 1312199i bk14: 452a 1312668i bk15: 452a 1312878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309146 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01134
n_activity=35076 dram_eff=0.426
bk0: 448a 1312287i bk1: 448a 1312226i bk2: 448a 1312622i bk3: 448a 1312455i bk4: 448a 1312522i bk5: 448a 1312286i bk6: 448a 1312369i bk7: 448a 1312556i bk8: 448a 1312205i bk9: 448a 1312655i bk10: 460a 1312052i bk11: 460a 1312689i bk12: 484a 1312778i bk13: 484a 1312782i bk14: 452a 1312575i bk15: 452a 1312349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309081 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01133
n_activity=36371 dram_eff=0.4107
bk0: 448a 1313334i bk1: 448a 1313170i bk2: 448a 1312663i bk3: 448a 1312556i bk4: 448a 1312564i bk5: 448a 1312520i bk6: 448a 1312495i bk7: 448a 1313061i bk8: 448a 1312805i bk9: 448a 1313113i bk10: 460a 1312924i bk11: 460a 1312594i bk12: 484a 1313400i bk13: 484a 1312806i bk14: 452a 1313094i bk15: 452a 1312679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109607
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309165 n_act=775 n_pre=759 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01132
n_activity=35676 dram_eff=0.4182
bk0: 448a 1313462i bk1: 444a 1313201i bk2: 448a 1313406i bk3: 448a 1313510i bk4: 448a 1312979i bk5: 448a 1312625i bk6: 448a 1312860i bk7: 448a 1313074i bk8: 448a 1313086i bk9: 448a 1313094i bk10: 460a 1313130i bk11: 460a 1313168i bk12: 484a 1313776i bk13: 484a 1313211i bk14: 448a 1313123i bk15: 448a 1312973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12361
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309113 n_act=802 n_pre=786 n_req=2015 n_rd=7256 n_write=201 bw_util=0.01131
n_activity=35359 dram_eff=0.4218
bk0: 448a 1313142i bk1: 448a 1313228i bk2: 448a 1313455i bk3: 448a 1313159i bk4: 448a 1313054i bk5: 448a 1313094i bk6: 448a 1313834i bk7: 448a 1312734i bk8: 448a 1312713i bk9: 448a 1312566i bk10: 460a 1312856i bk11: 460a 1313034i bk12: 484a 1312798i bk13: 476a 1312836i bk14: 448a 1313334i bk15: 448a 1313039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106615
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309169 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.0113
n_activity=34786 dram_eff=0.4283
bk0: 448a 1313304i bk1: 448a 1313226i bk2: 448a 1313294i bk3: 448a 1312584i bk4: 448a 1313016i bk5: 448a 1312892i bk6: 448a 1312791i bk7: 448a 1312587i bk8: 448a 1313398i bk9: 448a 1313033i bk10: 460a 1314009i bk11: 460a 1313509i bk12: 480a 1313093i bk13: 480a 1312875i bk14: 448a 1313487i bk15: 448a 1312734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119304
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1318158 n_nop=1309206 n_act=756 n_pre=740 n_req=2017 n_rd=7252 n_write=204 bw_util=0.01131
n_activity=35850 dram_eff=0.416
bk0: 448a 1312884i bk1: 448a 1312739i bk2: 448a 1312927i bk3: 448a 1312920i bk4: 448a 1312873i bk5: 448a 1312558i bk6: 448a 1312724i bk7: 448a 1312865i bk8: 448a 1313053i bk9: 448a 1313282i bk10: 456a 1312804i bk11: 460a 1313184i bk12: 480a 1313043i bk13: 480a 1312568i bk14: 448a 1312895i bk15: 448a 1313104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118671

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44027, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 44638, Miss = 907, Miss_rate = 0.020, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 43231, Miss = 908, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 43523, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 43712, Miss = 908, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 43765, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 43962, Miss = 908, Miss_rate = 0.021, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 43713, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 44080, Miss = 908, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 43696, Miss = 909, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 43579, Miss = 909, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 43898, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 43800, Miss = 909, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 44066, Miss = 909, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 43799, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 44046, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 50944, Miss = 908, Miss_rate = 0.018, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 43816, Miss = 906, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 44633, Miss = 907, Miss_rate = 0.020, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 44220, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 44089, Miss = 906, Miss_rate = 0.021, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 44018, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.7836
	minimum = 6
	maximum = 588
Network latency average = 40.9051
	minimum = 6
	maximum = 337
Slowest packet = 1929023
Flit latency average = 50.9257
	minimum = 6
	maximum = 336
Slowest flit = 3327309
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0477167
	minimum = 0.0372787 (at node 0)
	maximum = 0.282386 (at node 44)
Accepted packet rate average = 0.0477167
	minimum = 0.0372787 (at node 0)
	maximum = 0.282386 (at node 44)
Injected flit rate average = 0.071575
	minimum = 0.0535881 (at node 30)
	maximum = 0.293569 (at node 44)
Accepted flit rate average= 0.071575
	minimum = 0.0447344 (at node 0)
	maximum = 0.553588 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.4018 (14 samples)
	minimum = 6 (14 samples)
	maximum = 340.214 (14 samples)
Network latency average = 23.8501 (14 samples)
	minimum = 6 (14 samples)
	maximum = 253 (14 samples)
Flit latency average = 25.2587 (14 samples)
	minimum = 6 (14 samples)
	maximum = 252.5 (14 samples)
Fragmentation average = 0.011293 (14 samples)
	minimum = 0 (14 samples)
	maximum = 82.7143 (14 samples)
Injected packet rate average = 0.0460013 (14 samples)
	minimum = 0.0340678 (14 samples)
	maximum = 0.12578 (14 samples)
Accepted packet rate average = 0.0460013 (14 samples)
	minimum = 0.0340678 (14 samples)
	maximum = 0.12578 (14 samples)
Injected flit rate average = 0.0734632 (14 samples)
	minimum = 0.0445877 (14 samples)
	maximum = 0.17104 (14 samples)
Accepted flit rate average = 0.0734632 (14 samples)
	minimum = 0.0550787 (14 samples)
	maximum = 0.238962 (14 samples)
Injected packet size average = 1.59698 (14 samples)
Accepted packet size average = 1.59698 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 2 sec (1802 sec)
gpgpu_simulation_rate = 12590 (inst/sec)
gpgpu_simulation_rate = 2138 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33745
gpu_sim_insn = 2978170
gpu_ipc =      88.2551
gpu_tot_sim_cycle = 4113933
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.2387
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 955355
gpu_stall_icnt2sh    = 2943954
partiton_reqs_in_parallel = 496316
partiton_reqs_in_parallel_total    = 14908475
partiton_level_parallism =      14.7078
partiton_level_parallism_total  =       3.7445
partiton_reqs_in_parallel_util = 496316
partiton_reqs_in_parallel_util_total    = 14908475
gpu_sim_cycle_parition_util = 32597
gpu_tot_sim_cycle_parition_util    = 709788
partiton_level_parallism_util =      15.2258
partiton_level_parallism_util_total  =      20.7504
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     545.3907 GB/Sec
L2_BW_total  =      26.8972 GB/Sec
gpu_total_sim_rate=13101

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1183339
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1428, 1869, 1666, 1767, 1503, 1444, 1711, 1424, 1864, 1546, 1691, 1631, 2021, 2116, 1669, 1664, 1518, 1081, 1263, 1166, 1266, 1126, 1272, 972, 1299, 1309, 1394, 1526, 1207, 1342, 1337, 1123, 1084, 1286, 1087, 1361, 1023, 1470, 1191, 1730, 1433, 1355, 1663, 1480, 1373, 1262, 835, 1223, 1585, 1069, 1709, 1411, 1265, 1456, 1106, 1297, 1474, 1429, 1299, 1106, 1175, 1308, 1043, 1846, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3974368
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3968863
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5852546	W0_Idle:1487992	W0_Scoreboard:16779841	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 600 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 4112570 
mrq_lat_table:14885 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	842540 	319196 	3444 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	132385 	34348 	420707 	269112 	120039 	170733 	18306 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153475 	239387 	450296 	31805 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	285927 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	456 	67 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.052632  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.666667  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.000000  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  1.983051  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.285714  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.310345  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22149/8601 = 2.575166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       6181      6476     67640     67813     98691     97246     13215     13842     23414     23433     26442     26159      6468      6341      6117      6035
dram[1]:       6175      6081     67396     67585     97792     98862     13163     13479     21829     22506     23597     24236      6306      6128      5788      5798
dram[2]:       5988      6258     66956     67262     98530     97011     13177     12993     22853     23029     24470     23999      6385      6020      5867      5841
dram[3]:       6094      6110     74548     75123     98677     96204     13454     12993     22602     22748     24626     23936      6430      5973      5994      6178
dram[4]:       6241      6047     74665     75100     98236     98638     13797     13584     23542     23080     24260     23916      6558      6295      5973      5897
dram[5]:       6002      6181     75263     74731     98584     97911     13275     13235     22625     23165     23656     24177      6278      6038      5863      6100
dram[6]:       6032      6123     74436     72256     98162     98860     13149     13340     22649     22287     23736     24044      6163      6545      5752      5756
dram[7]:       8349      6198     74652     74005     91389     89505     13572     13577     22611     23075     24316     24304      6130      6285      5844      6215
dram[8]:       6222      6099     74601     73728     91298     91230     13289     13296     23238     22528     24648     23514     18698      5915      5670      5815
dram[9]:       6359      6308     74846     74682     91826     89247     14148     13549     25019     24232     25428     24939      6408      6474      6337      6076
dram[10]:       6168      6234     74695     73971     91578     89930     13540     13657     24128     23390     23795     23797      6511      6197      6225      5799
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371826 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.0108
n_activity=36127 dram_eff=0.4127
bk0: 452a 1375691i bk1: 448a 1376196i bk2: 448a 1375624i bk3: 448a 1375422i bk4: 448a 1375364i bk5: 448a 1375092i bk6: 448a 1375651i bk7: 448a 1375449i bk8: 448a 1375952i bk9: 448a 1375982i bk10: 456a 1375836i bk11: 456a 1375882i bk12: 484a 1375881i bk13: 484a 1375581i bk14: 448a 1376267i bk15: 448a 1375279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371817 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.0108
n_activity=35119 dram_eff=0.4248
bk0: 448a 1376026i bk1: 448a 1375806i bk2: 448a 1376439i bk3: 448a 1376174i bk4: 448a 1375439i bk5: 448a 1375390i bk6: 448a 1375692i bk7: 448a 1375564i bk8: 448a 1375791i bk9: 448a 1375412i bk10: 460a 1375736i bk11: 460a 1375786i bk12: 484a 1376316i bk13: 484a 1375660i bk14: 448a 1375793i bk15: 448a 1375924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371778 n_act=796 n_pre=780 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01081
n_activity=35594 dram_eff=0.4193
bk0: 448a 1375546i bk1: 448a 1375702i bk2: 448a 1374945i bk3: 448a 1375603i bk4: 448a 1375249i bk5: 448a 1374592i bk6: 448a 1374753i bk7: 448a 1375084i bk8: 448a 1375586i bk9: 448a 1375155i bk10: 460a 1375457i bk11: 460a 1374992i bk12: 484a 1375639i bk13: 484a 1374977i bk14: 448a 1375053i bk15: 448a 1375227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371868 n_act=751 n_pre=735 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01081
n_activity=35463 dram_eff=0.4208
bk0: 448a 1375267i bk1: 448a 1375233i bk2: 448a 1375407i bk3: 448a 1374978i bk4: 448a 1374958i bk5: 448a 1375575i bk6: 448a 1376195i bk7: 448a 1375835i bk8: 448a 1375259i bk9: 448a 1375229i bk10: 460a 1375444i bk11: 460a 1375396i bk12: 484a 1375308i bk13: 484a 1375470i bk14: 448a 1375361i bk15: 448a 1375169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371772 n_act=797 n_pre=781 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01081
n_activity=36247 dram_eff=0.412
bk0: 448a 1375509i bk1: 448a 1375908i bk2: 448a 1375178i bk3: 448a 1375026i bk4: 448a 1375007i bk5: 448a 1375259i bk6: 448a 1375749i bk7: 448a 1375246i bk8: 448a 1375258i bk9: 448a 1375932i bk10: 460a 1376282i bk11: 460a 1375893i bk12: 484a 1375771i bk13: 484a 1374857i bk14: 452a 1375326i bk15: 452a 1375536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371804 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01082
n_activity=35076 dram_eff=0.426
bk0: 448a 1374945i bk1: 448a 1374884i bk2: 448a 1375280i bk3: 448a 1375113i bk4: 448a 1375180i bk5: 448a 1374944i bk6: 448a 1375027i bk7: 448a 1375214i bk8: 448a 1374863i bk9: 448a 1375313i bk10: 460a 1374710i bk11: 460a 1375347i bk12: 484a 1375436i bk13: 484a 1375440i bk14: 452a 1375233i bk15: 452a 1375007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371739 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01082
n_activity=36371 dram_eff=0.4107
bk0: 448a 1375992i bk1: 448a 1375828i bk2: 448a 1375321i bk3: 448a 1375214i bk4: 448a 1375222i bk5: 448a 1375178i bk6: 448a 1375153i bk7: 448a 1375719i bk8: 448a 1375463i bk9: 448a 1375771i bk10: 460a 1375582i bk11: 460a 1375252i bk12: 484a 1376058i bk13: 484a 1375464i bk14: 452a 1375752i bk15: 452a 1375337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104633
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371817 n_act=776 n_pre=760 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01081
n_activity=35728 dram_eff=0.4178
bk0: 448a 1376121i bk1: 448a 1375828i bk2: 448a 1376063i bk3: 448a 1376167i bk4: 448a 1375637i bk5: 448a 1375283i bk6: 448a 1375518i bk7: 448a 1375732i bk8: 448a 1375744i bk9: 448a 1375752i bk10: 460a 1375788i bk11: 460a 1375826i bk12: 484a 1376434i bk13: 484a 1375869i bk14: 448a 1375781i bk15: 448a 1375631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118001
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371765 n_act=803 n_pre=787 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01081
n_activity=35411 dram_eff=0.4214
bk0: 448a 1375799i bk1: 448a 1375885i bk2: 448a 1376112i bk3: 448a 1375816i bk4: 448a 1375711i bk5: 448a 1375751i bk6: 448a 1376493i bk7: 448a 1375393i bk8: 448a 1375372i bk9: 448a 1375225i bk10: 460a 1375515i bk11: 460a 1375693i bk12: 484a 1375457i bk13: 480a 1375463i bk14: 448a 1375991i bk15: 448a 1375696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101778
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371827 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01079
n_activity=34786 dram_eff=0.4283
bk0: 448a 1375962i bk1: 448a 1375884i bk2: 448a 1375952i bk3: 448a 1375242i bk4: 448a 1375674i bk5: 448a 1375550i bk6: 448a 1375449i bk7: 448a 1375245i bk8: 448a 1376056i bk9: 448a 1375691i bk10: 460a 1376667i bk11: 460a 1376167i bk12: 480a 1375751i bk13: 480a 1375533i bk14: 448a 1376145i bk15: 448a 1375392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1380816 n_nop=1371858 n_act=757 n_pre=741 n_req=2018 n_rd=7256 n_write=204 bw_util=0.01081
n_activity=35902 dram_eff=0.4156
bk0: 448a 1375541i bk1: 448a 1375397i bk2: 448a 1375585i bk3: 448a 1375578i bk4: 448a 1375531i bk5: 448a 1375217i bk6: 448a 1375383i bk7: 448a 1375524i bk8: 448a 1375712i bk9: 448a 1375941i bk10: 460a 1375431i bk11: 460a 1375841i bk12: 480a 1375700i bk13: 480a 1375225i bk14: 448a 1375552i bk15: 448a 1375761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53018, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 53544, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 52155, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 52397, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 52328, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 52628, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 52796, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 52337, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52854, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 52545, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 52400, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 52693, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 52542, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 52674, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 52921, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 59824, Miss = 908, Miss_rate = 0.015, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 52555, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 53554, Miss = 907, Miss_rate = 0.017, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 53140, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 53068, Miss = 907, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 52856, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.9166
	minimum = 6
	maximum = 762
Network latency average = 44.1074
	minimum = 6
	maximum = 674
Slowest packet = 1951007
Flit latency average = 32.8198
	minimum = 6
	maximum = 674
Slowest flit = 3500498
Fragmentation average = 0.0133646
	minimum = 0
	maximum = 437
Injected packet rate average = 0.115084
	minimum = 0.0874378 (at node 6)
	maximum = 0.133224 (at node 28)
Accepted packet rate average = 0.115084
	minimum = 0.0874378 (at node 6)
	maximum = 0.133224 (at node 28)
Injected flit rate average = 0.198019
	minimum = 0.0902531 (at node 6)
	maximum = 0.32185 (at node 44)
Accepted flit rate average= 0.198019
	minimum = 0.13109 (at node 41)
	maximum = 0.278687 (at node 9)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.2361 (15 samples)
	minimum = 6 (15 samples)
	maximum = 368.333 (15 samples)
Network latency average = 25.2006 (15 samples)
	minimum = 6 (15 samples)
	maximum = 281.067 (15 samples)
Flit latency average = 25.7628 (15 samples)
	minimum = 6 (15 samples)
	maximum = 280.6 (15 samples)
Fragmentation average = 0.0114311 (15 samples)
	minimum = 0 (15 samples)
	maximum = 106.333 (15 samples)
Injected packet rate average = 0.0506068 (15 samples)
	minimum = 0.0376258 (15 samples)
	maximum = 0.126277 (15 samples)
Accepted packet rate average = 0.0506068 (15 samples)
	minimum = 0.0376258 (15 samples)
	maximum = 0.126277 (15 samples)
Injected flit rate average = 0.0817669 (15 samples)
	minimum = 0.047632 (15 samples)
	maximum = 0.181094 (15 samples)
Accepted flit rate average = 0.0817669 (15 samples)
	minimum = 0.0601462 (15 samples)
	maximum = 0.241611 (15 samples)
Injected packet size average = 1.61573 (15 samples)
Accepted packet size average = 1.61573 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 39 sec (1959 sec)
gpgpu_simulation_rate = 13101 (inst/sec)
gpgpu_simulation_rate = 2100 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2060
gpu_sim_insn = 1122762
gpu_ipc =     545.0301
gpu_tot_sim_cycle = 4338143
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.1751
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 955355
gpu_stall_icnt2sh    = 2943954
partiton_reqs_in_parallel = 45320
partiton_reqs_in_parallel_total    = 15404791
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5615
partiton_reqs_in_parallel_util = 45320
partiton_reqs_in_parallel_util_total    = 15404791
gpu_sim_cycle_parition_util = 2060
gpu_tot_sim_cycle_parition_util    = 742385
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.7539
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     224.7209 GB/Sec
L2_BW_total  =      25.6138 GB/Sec
gpu_total_sim_rate=13598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1207364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1449, 1890, 1702, 1788, 1524, 1480, 1732, 1460, 1885, 1582, 1712, 1667, 2042, 2152, 1690, 1700, 1539, 1102, 1284, 1202, 1287, 1147, 1308, 993, 1335, 1345, 1415, 1547, 1243, 1363, 1358, 1144, 1105, 1307, 1108, 1397, 1044, 1506, 1227, 1766, 1469, 1376, 1699, 1516, 1394, 1283, 856, 1244, 1621, 1090, 1745, 1432, 1301, 1477, 1127, 1318, 1510, 1450, 1320, 1127, 1196, 1344, 1064, 1882, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3994874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3989369
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5883009	W0_Idle:1510532	W0_Scoreboard:16793101	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 598 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 4338142 
mrq_lat_table:14885 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	847121 	319499 	3444 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	134381 	34576 	420974 	269804 	121398 	171075 	18306 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	155208 	239699 	450299 	31805 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	285927 	2836 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	461 	67 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.052632  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.666667  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.000000  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  1.983051  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.285714  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.310345  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22149/8601 = 2.575166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       6181      6476     67653     67837     98717     97278     13328     13937     23475     23498     26468     26191      6468      6341      6117      6035
dram[1]:       6175      6081     67405     67597     97832     98899     13276     13579     21886     22570     23627     24263      6306      6128      5788      5798
dram[2]:       5988      6258     66969     67277     98561     97042     13279     13101     22909     23094     24498     24018      6385      6020      5867      5841
dram[3]:       6094      6110     74563     75138     98716     96233     13558     13105     22664     22801     24657     23950      6430      5973      5994      6178
dram[4]:       6241      6047     74677     75120     98279     98671     13902     13695     23607     23140     24286     23942      6558      6295      5973      5897
dram[5]:       6002      6181     75272     74756     98626     97950     13374     13341     22685     23224     23677     24201      6278      6038      5863      6100
dram[6]:       6032      6123     74453     72276     98206     98901     13257     13440     22710     22348     23753     24067      6163      6545      5752      5756
dram[7]:       8349      6198     74665     74024     91438     89542     13677     13686     22670     23133     24347     24329      6130      6285      5844      6215
dram[8]:       6222      6099     74626     73740     91342     91264     13398     13414     23308     22597     24671     23537     19785      5915      5670      5815
dram[9]:       6359      6308     74865     74694     91868     89287     14263     13659     25080     24298     25458     24951      6408      6474      6337      6076
dram[10]:       6168      6234     74708     73990     91617     89969     13644     13758     24183     23453     23826     23824      6511      6197      6225      5799
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375650 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01077
n_activity=36127 dram_eff=0.4127
bk0: 452a 1379515i bk1: 448a 1380020i bk2: 448a 1379448i bk3: 448a 1379246i bk4: 448a 1379188i bk5: 448a 1378916i bk6: 448a 1379475i bk7: 448a 1379273i bk8: 448a 1379776i bk9: 448a 1379806i bk10: 456a 1379660i bk11: 456a 1379706i bk12: 484a 1379705i bk13: 484a 1379405i bk14: 448a 1380091i bk15: 448a 1379103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375641 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01077
n_activity=35119 dram_eff=0.4248
bk0: 448a 1379850i bk1: 448a 1379630i bk2: 448a 1380263i bk3: 448a 1379998i bk4: 448a 1379263i bk5: 448a 1379214i bk6: 448a 1379516i bk7: 448a 1379388i bk8: 448a 1379615i bk9: 448a 1379236i bk10: 460a 1379560i bk11: 460a 1379610i bk12: 484a 1380140i bk13: 484a 1379484i bk14: 448a 1379617i bk15: 448a 1379748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375602 n_act=796 n_pre=780 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01078
n_activity=35594 dram_eff=0.4193
bk0: 448a 1379370i bk1: 448a 1379526i bk2: 448a 1378769i bk3: 448a 1379427i bk4: 448a 1379073i bk5: 448a 1378416i bk6: 448a 1378577i bk7: 448a 1378908i bk8: 448a 1379410i bk9: 448a 1378979i bk10: 460a 1379281i bk11: 460a 1378816i bk12: 484a 1379463i bk13: 484a 1378801i bk14: 448a 1378877i bk15: 448a 1379051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115737
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375692 n_act=751 n_pre=735 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01078
n_activity=35463 dram_eff=0.4208
bk0: 448a 1379091i bk1: 448a 1379057i bk2: 448a 1379231i bk3: 448a 1378802i bk4: 448a 1378782i bk5: 448a 1379399i bk6: 448a 1380019i bk7: 448a 1379659i bk8: 448a 1379083i bk9: 448a 1379053i bk10: 460a 1379268i bk11: 460a 1379220i bk12: 484a 1379132i bk13: 484a 1379294i bk14: 448a 1379185i bk15: 448a 1378993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124771
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375596 n_act=797 n_pre=781 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01078
n_activity=36247 dram_eff=0.412
bk0: 448a 1379333i bk1: 448a 1379732i bk2: 448a 1379002i bk3: 448a 1378850i bk4: 448a 1378831i bk5: 448a 1379083i bk6: 448a 1379573i bk7: 448a 1379070i bk8: 448a 1379082i bk9: 448a 1379756i bk10: 460a 1380106i bk11: 460a 1379717i bk12: 484a 1379595i bk13: 484a 1378681i bk14: 452a 1379150i bk15: 452a 1379360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375628 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01079
n_activity=35076 dram_eff=0.426
bk0: 448a 1378769i bk1: 448a 1378708i bk2: 448a 1379104i bk3: 448a 1378937i bk4: 448a 1379004i bk5: 448a 1378768i bk6: 448a 1378851i bk7: 448a 1379038i bk8: 448a 1378687i bk9: 448a 1379137i bk10: 460a 1378534i bk11: 460a 1379171i bk12: 484a 1379260i bk13: 484a 1379264i bk14: 452a 1379057i bk15: 452a 1378831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375563 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01079
n_activity=36371 dram_eff=0.4107
bk0: 448a 1379816i bk1: 448a 1379652i bk2: 448a 1379145i bk3: 448a 1379038i bk4: 448a 1379046i bk5: 448a 1379002i bk6: 448a 1378977i bk7: 448a 1379543i bk8: 448a 1379287i bk9: 448a 1379595i bk10: 460a 1379406i bk11: 460a 1379076i bk12: 484a 1379882i bk13: 484a 1379288i bk14: 452a 1379576i bk15: 452a 1379161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104344
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375641 n_act=776 n_pre=760 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01078
n_activity=35728 dram_eff=0.4178
bk0: 448a 1379945i bk1: 448a 1379652i bk2: 448a 1379887i bk3: 448a 1379991i bk4: 448a 1379461i bk5: 448a 1379107i bk6: 448a 1379342i bk7: 448a 1379556i bk8: 448a 1379568i bk9: 448a 1379576i bk10: 460a 1379612i bk11: 460a 1379650i bk12: 484a 1380258i bk13: 484a 1379693i bk14: 448a 1379605i bk15: 448a 1379455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117675
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375589 n_act=803 n_pre=787 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01078
n_activity=35411 dram_eff=0.4214
bk0: 448a 1379623i bk1: 448a 1379709i bk2: 448a 1379936i bk3: 448a 1379640i bk4: 448a 1379535i bk5: 448a 1379575i bk6: 448a 1380317i bk7: 448a 1379217i bk8: 448a 1379196i bk9: 448a 1379049i bk10: 460a 1379339i bk11: 460a 1379517i bk12: 484a 1379281i bk13: 480a 1379287i bk14: 448a 1379815i bk15: 448a 1379520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101496
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375651 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01076
n_activity=34786 dram_eff=0.4283
bk0: 448a 1379786i bk1: 448a 1379708i bk2: 448a 1379776i bk3: 448a 1379066i bk4: 448a 1379498i bk5: 448a 1379374i bk6: 448a 1379273i bk7: 448a 1379069i bk8: 448a 1379880i bk9: 448a 1379515i bk10: 460a 1380491i bk11: 460a 1379991i bk12: 480a 1379575i bk13: 480a 1379357i bk14: 448a 1379969i bk15: 448a 1379216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113575
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1384640 n_nop=1375682 n_act=757 n_pre=741 n_req=2018 n_rd=7256 n_write=204 bw_util=0.01078
n_activity=35902 dram_eff=0.4156
bk0: 448a 1379365i bk1: 448a 1379221i bk2: 448a 1379409i bk3: 448a 1379402i bk4: 448a 1379355i bk5: 448a 1379041i bk6: 448a 1379207i bk7: 448a 1379348i bk8: 448a 1379536i bk9: 448a 1379765i bk10: 460a 1379255i bk11: 460a 1379665i bk12: 480a 1379524i bk13: 480a 1379049i bk14: 448a 1379376i bk15: 448a 1379585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 53732, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 52587, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 52513, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 52813, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 52986, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 52508, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53048, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 52738, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 52580, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 52889, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 52735, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 52864, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 52797, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53117, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 60724, Miss = 908, Miss_rate = 0.015, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 52743, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 53751, Miss = 907, Miss_rate = 0.017, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 53323, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 53262, Miss = 907, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 53050, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.0865
	minimum = 6
	maximum = 460
Network latency average = 28.651
	minimum = 6
	maximum = 302
Slowest packet = 2337618
Flit latency average = 33.5874
	minimum = 6
	maximum = 301
Slowest flit = 4024614
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474405
	minimum = 0.0339971 (at node 1)
	maximum = 0.218553 (at node 44)
Accepted packet rate average = 0.0474405
	minimum = 0.0339971 (at node 1)
	maximum = 0.218553 (at node 44)
Injected flit rate average = 0.0711608
	minimum = 0.0524526 (at node 1)
	maximum = 0.241865 (at node 44)
Accepted flit rate average= 0.0711608
	minimum = 0.0495386 (at node 1)
	maximum = 0.413793 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.6643 (16 samples)
	minimum = 6 (16 samples)
	maximum = 374.062 (16 samples)
Network latency average = 25.4162 (16 samples)
	minimum = 6 (16 samples)
	maximum = 282.375 (16 samples)
Flit latency average = 26.2518 (16 samples)
	minimum = 6 (16 samples)
	maximum = 281.875 (16 samples)
Fragmentation average = 0.0107167 (16 samples)
	minimum = 0 (16 samples)
	maximum = 99.6875 (16 samples)
Injected packet rate average = 0.0504089 (16 samples)
	minimum = 0.037399 (16 samples)
	maximum = 0.132044 (16 samples)
Accepted packet rate average = 0.0504089 (16 samples)
	minimum = 0.037399 (16 samples)
	maximum = 0.132044 (16 samples)
Injected flit rate average = 0.081104 (16 samples)
	minimum = 0.0479333 (16 samples)
	maximum = 0.184892 (16 samples)
Accepted flit rate average = 0.081104 (16 samples)
	minimum = 0.0594832 (16 samples)
	maximum = 0.252372 (16 samples)
Injected packet size average = 1.60892 (16 samples)
Accepted packet size average = 1.60892 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 50 sec (1970 sec)
gpgpu_simulation_rate = 13598 (inst/sec)
gpgpu_simulation_rate = 2202 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 4959
gpu_sim_insn = 1288129
gpu_ipc =     259.7558
gpu_tot_sim_cycle = 4570324
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.1432
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 955355
gpu_stall_icnt2sh    = 2943954
partiton_reqs_in_parallel = 109098
partiton_reqs_in_parallel_total    = 15450111
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4044
partiton_reqs_in_parallel_util = 109098
partiton_reqs_in_parallel_util_total    = 15450111
gpu_sim_cycle_parition_util = 4959
gpu_tot_sim_cycle_parition_util    = 744445
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.7621
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     167.6448 GB/Sec
L2_BW_total  =      24.4944 GB/Sec
gpu_total_sim_rate=14137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1495, 1936, 1748, 1889, 1570, 1566, 1848, 1621, 1931, 1683, 1813, 1813, 2088, 2268, 1861, 1746, 1625, 1203, 1330, 1318, 1403, 1193, 1354, 1039, 1381, 1501, 1501, 1593, 1399, 1479, 1504, 1245, 1128, 1385, 1131, 1505, 1067, 1629, 1250, 1789, 1492, 1454, 1722, 1539, 1487, 1306, 879, 1267, 1644, 1113, 1823, 1455, 1409, 1500, 1205, 1341, 1573, 1473, 1343, 1150, 1219, 1367, 1142, 1905, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3995563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3990058
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5889563	W0_Idle:1524366	W0_Scoreboard:16901250	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 595 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 4569466 
mrq_lat_table:14885 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	855892 	319499 	3444 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	143099 	34629 	420974 	269804 	121398 	171075 	18306 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162898 	240055 	450301 	31805 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	285927 	3559 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	67 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.052632  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.666667  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.000000  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  1.983051  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.285714  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.310345  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22149/8601 = 2.575166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       6225      6504     67717     67906     98812     97380     13355     13965     23525     23564     26535     26263      6494      6366      6141      6076
dram[1]:       6197      6112     67469     67661     97936     99010     13297     13599     21954     22625     23701     24345      6329      6154      5810      5834
dram[2]:       6015      6291     67040     67345     98662     97136     13297     13110     22967     23158     24584     24095      6403      6040      5896      5871
dram[3]:       6118      6130     74640     75208     98814     96327     13574     13114     22727     22889     24722     24023      6461      6009      6017      6207
dram[4]:       6275      6091     74743     75191     98389     98775     13915     13706     23662     23213     24365     24011      6574      6326      5998      5922
dram[5]:       6019      6205     75338     74828     98727     98054     13386     13360     22754     23287     23749     24267      6306      6065      5882      6131
dram[6]:       6062      6146     74522     72348     98294     98999     13280     13454     22763     22411     23828     24151      6202      6582      5790      5786
dram[7]:       8385      6235     74729     74109     91540     89634     13696     13705     22722     23194     24419     24389      6154      6306      5883      6250
dram[8]:       6262      6148     74705     73823     91438     91355     13441     13426     23384     22661     24745     23612     19812      5931      5704      5857
dram[9]:       6375      6331     74924     74762     91975     89393     14279     13673     25152     24368     25520     25017      6447      6503      6370      6119
dram[10]:       6189      6263     74774     74063     91704     90053     13660     13769     24236     23515     23895     23915      6536      6219      6259      5827
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384857 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.0107
n_activity=36127 dram_eff=0.4127
bk0: 452a 1388722i bk1: 448a 1389227i bk2: 448a 1388655i bk3: 448a 1388453i bk4: 448a 1388395i bk5: 448a 1388123i bk6: 448a 1388682i bk7: 448a 1388480i bk8: 448a 1388983i bk9: 448a 1389013i bk10: 456a 1388867i bk11: 456a 1388913i bk12: 484a 1388912i bk13: 484a 1388612i bk14: 448a 1389298i bk15: 448a 1388310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101599
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384848 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.0107
n_activity=35119 dram_eff=0.4248
bk0: 448a 1389057i bk1: 448a 1388837i bk2: 448a 1389470i bk3: 448a 1389205i bk4: 448a 1388470i bk5: 448a 1388421i bk6: 448a 1388723i bk7: 448a 1388595i bk8: 448a 1388822i bk9: 448a 1388443i bk10: 460a 1388767i bk11: 460a 1388817i bk12: 484a 1389347i bk13: 484a 1388691i bk14: 448a 1388824i bk15: 448a 1388955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104212
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384809 n_act=796 n_pre=780 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01071
n_activity=35594 dram_eff=0.4193
bk0: 448a 1388577i bk1: 448a 1388733i bk2: 448a 1387976i bk3: 448a 1388634i bk4: 448a 1388280i bk5: 448a 1387623i bk6: 448a 1387784i bk7: 448a 1388115i bk8: 448a 1388617i bk9: 448a 1388186i bk10: 460a 1388488i bk11: 460a 1388023i bk12: 484a 1388670i bk13: 484a 1388008i bk14: 448a 1388084i bk15: 448a 1388258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384899 n_act=751 n_pre=735 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01071
n_activity=35463 dram_eff=0.4208
bk0: 448a 1388298i bk1: 448a 1388264i bk2: 448a 1388438i bk3: 448a 1388009i bk4: 448a 1387989i bk5: 448a 1388606i bk6: 448a 1389226i bk7: 448a 1388866i bk8: 448a 1388290i bk9: 448a 1388260i bk10: 460a 1388475i bk11: 460a 1388427i bk12: 484a 1388339i bk13: 484a 1388501i bk14: 448a 1388392i bk15: 448a 1388200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384803 n_act=797 n_pre=781 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01071
n_activity=36247 dram_eff=0.412
bk0: 448a 1388540i bk1: 448a 1388939i bk2: 448a 1388209i bk3: 448a 1388057i bk4: 448a 1388038i bk5: 448a 1388290i bk6: 448a 1388780i bk7: 448a 1388277i bk8: 448a 1388289i bk9: 448a 1388963i bk10: 460a 1389313i bk11: 460a 1388924i bk12: 484a 1388802i bk13: 484a 1387888i bk14: 452a 1388357i bk15: 452a 1388567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384835 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01072
n_activity=35076 dram_eff=0.426
bk0: 448a 1387976i bk1: 448a 1387915i bk2: 448a 1388311i bk3: 448a 1388144i bk4: 448a 1388211i bk5: 448a 1387975i bk6: 448a 1388058i bk7: 448a 1388245i bk8: 448a 1387894i bk9: 448a 1388344i bk10: 460a 1387741i bk11: 460a 1388378i bk12: 484a 1388467i bk13: 484a 1388471i bk14: 452a 1388264i bk15: 452a 1388038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117724
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384770 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01072
n_activity=36371 dram_eff=0.4107
bk0: 448a 1389023i bk1: 448a 1388859i bk2: 448a 1388352i bk3: 448a 1388245i bk4: 448a 1388253i bk5: 448a 1388209i bk6: 448a 1388184i bk7: 448a 1388750i bk8: 448a 1388494i bk9: 448a 1388802i bk10: 460a 1388613i bk11: 460a 1388283i bk12: 484a 1389089i bk13: 484a 1388495i bk14: 452a 1388783i bk15: 452a 1388368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384848 n_act=776 n_pre=760 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01071
n_activity=35728 dram_eff=0.4178
bk0: 448a 1389152i bk1: 448a 1388859i bk2: 448a 1389094i bk3: 448a 1389198i bk4: 448a 1388668i bk5: 448a 1388314i bk6: 448a 1388549i bk7: 448a 1388763i bk8: 448a 1388775i bk9: 448a 1388783i bk10: 460a 1388819i bk11: 460a 1388857i bk12: 484a 1389465i bk13: 484a 1388900i bk14: 448a 1388812i bk15: 448a 1388662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116898
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384796 n_act=803 n_pre=787 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01071
n_activity=35411 dram_eff=0.4214
bk0: 448a 1388830i bk1: 448a 1388916i bk2: 448a 1389143i bk3: 448a 1388847i bk4: 448a 1388742i bk5: 448a 1388782i bk6: 448a 1389524i bk7: 448a 1388424i bk8: 448a 1388403i bk9: 448a 1388256i bk10: 460a 1388546i bk11: 460a 1388724i bk12: 484a 1388488i bk13: 480a 1388494i bk14: 448a 1389022i bk15: 448a 1388727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100826
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384858 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01069
n_activity=34786 dram_eff=0.4283
bk0: 448a 1388993i bk1: 448a 1388915i bk2: 448a 1388983i bk3: 448a 1388273i bk4: 448a 1388705i bk5: 448a 1388581i bk6: 448a 1388480i bk7: 448a 1388276i bk8: 448a 1389087i bk9: 448a 1388722i bk10: 460a 1389698i bk11: 460a 1389198i bk12: 480a 1388782i bk13: 480a 1388564i bk14: 448a 1389176i bk15: 448a 1388423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112825
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1393847 n_nop=1384889 n_act=757 n_pre=741 n_req=2018 n_rd=7256 n_write=204 bw_util=0.0107
n_activity=35902 dram_eff=0.4156
bk0: 448a 1388572i bk1: 448a 1388428i bk2: 448a 1388616i bk3: 448a 1388609i bk4: 448a 1388562i bk5: 448a 1388248i bk6: 448a 1388414i bk7: 448a 1388555i bk8: 448a 1388743i bk9: 448a 1388972i bk10: 460a 1388462i bk11: 460a 1388872i bk12: 480a 1388731i bk13: 480a 1388256i bk14: 448a 1388583i bk15: 448a 1388792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112227

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53585, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 54149, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 52737, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 52996, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 52908, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 52917, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53436, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 53151, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 52959, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53283, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53138, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 53275, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53189, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53516, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 61177, Miss = 908, Miss_rate = 0.015, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 53157, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 54142, Miss = 907, Miss_rate = 0.017, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 53731, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 53623, Miss = 907, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 53441, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.45491
	minimum = 6
	maximum = 31
Network latency average = 7.44185
	minimum = 6
	maximum = 30
Slowest packet = 2349786
Flit latency average = 7.03129
	minimum = 6
	maximum = 29
Slowest flit = 4042788
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0353812
	minimum = 0.0241025 (at node 4)
	maximum = 0.0456837 (at node 44)
Accepted packet rate average = 0.0353812
	minimum = 0.0241025 (at node 4)
	maximum = 0.0456837 (at node 44)
Injected flit rate average = 0.0539492
	minimum = 0.0260186 (at node 4)
	maximum = 0.0892497 (at node 44)
Accepted flit rate average= 0.0539492
	minimum = 0.0394312 (at node 48)
	maximum = 0.0841065 (at node 22)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.5343 (17 samples)
	minimum = 6 (17 samples)
	maximum = 353.882 (17 samples)
Network latency average = 24.3589 (17 samples)
	minimum = 6 (17 samples)
	maximum = 267.529 (17 samples)
Flit latency average = 25.1212 (17 samples)
	minimum = 6 (17 samples)
	maximum = 267 (17 samples)
Fragmentation average = 0.0100863 (17 samples)
	minimum = 0 (17 samples)
	maximum = 93.8235 (17 samples)
Injected packet rate average = 0.0495249 (17 samples)
	minimum = 0.0366169 (17 samples)
	maximum = 0.126964 (17 samples)
Accepted packet rate average = 0.0495249 (17 samples)
	minimum = 0.0366169 (17 samples)
	maximum = 0.126964 (17 samples)
Injected flit rate average = 0.0795067 (17 samples)
	minimum = 0.0466442 (17 samples)
	maximum = 0.179266 (17 samples)
Accepted flit rate average = 0.0795067 (17 samples)
	minimum = 0.0583037 (17 samples)
	maximum = 0.242474 (17 samples)
Injected packet size average = 1.60539 (17 samples)
Accepted packet size average = 1.60539 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 6 sec (1986 sec)
gpgpu_simulation_rate = 14137 (inst/sec)
gpgpu_simulation_rate = 2301 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1094
gpu_sim_insn = 1114172
gpu_ipc =    1018.4388
gpu_tot_sim_cycle = 4793568
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.0896
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 955355
gpu_stall_icnt2sh    = 2943982
partiton_reqs_in_parallel = 24068
partiton_reqs_in_parallel_total    = 15559209
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.2509
partiton_reqs_in_parallel_util = 24068
partiton_reqs_in_parallel_util_total    = 15559209
gpu_sim_cycle_parition_util = 1094
gpu_tot_sim_cycle_parition_util    = 749404
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.7639
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.5178 GB/Sec
L2_BW_total  =      23.3947 GB/Sec
gpu_total_sim_rate=14646

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1271590
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1537, 1978, 1790, 1931, 1612, 1608, 1890, 1663, 1973, 1725, 1855, 1855, 2130, 2310, 1903, 1788, 1646, 1224, 1351, 1339, 1424, 1214, 1375, 1060, 1402, 1522, 1522, 1614, 1420, 1500, 1525, 1266, 1149, 1406, 1152, 1526, 1088, 1650, 1271, 1810, 1513, 1475, 1743, 1560, 1508, 1327, 900, 1288, 1665, 1134, 1844, 1476, 1430, 1521, 1226, 1362, 1594, 1494, 1364, 1171, 1240, 1388, 1163, 1926, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3995563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3990058
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5893901	W0_Idle:1528061	W0_Scoreboard:16912827	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 594 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 4793567 
mrq_lat_table:14885 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	857964 	319499 	3444 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	145069 	34731 	420974 	269804 	121398 	171075 	18306 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	164635 	240352 	450315 	31805 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	285927 	3583 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	474 	67 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.052632  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.666667  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.000000  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  1.983051  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.285714  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.310345  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22149/8601 = 2.575166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       6225      6504     67717     67906     98816     97384     13421     14032     23550     23589     26535     26263      6494      6366      6141      6076
dram[1]:       6197      6112     67469     67661     97940     99014     13363     13666     21979     22649     23701     24345      6329      6154      5810      5834
dram[2]:       6015      6291     67040     67345     98666     97140     13362     13175     22992     23183     24584     24095      6403      6040      5896      5871
dram[3]:       6118      6130     74641     75209     98818     96331     13640     13179     22752     22915     24722     24023      6461      6009      6017      6207
dram[4]:       6275      6091     74743     75191     98394     98779     13980     13772     23686     23237     24366     24011      6574      6326      5998      5922
dram[5]:       6019      6205     75338     74828     98731     98058     13451     13426     22778     23311     23750     24268      6306      6065      5882      6131
dram[6]:       6062      6146     74522     72348     98302     99007     13347     13521     22788     22435     23828     24151      6202      6582      5790      5786
dram[7]:       8385      6235     74729     74109     91549     89642     13762     13771     22746     23219     24419     24389      6154      6306      5883      6250
dram[8]:       6262      6148     74705     73824     91446     91363     13506     13491     23409     22685     24745     23612     19817      5931      5704      5857
dram[9]:       6375      6331     74924     74762     91984     89401     14345     13740     25173     24389     25520     25017      6447      6503      6370      6119
dram[10]:       6189      6263     74774     74063     91713     90062     13725     13835     24257     23536     23895     23915      6536      6219      6259      5827
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386887 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01068
n_activity=36127 dram_eff=0.4127
bk0: 452a 1390752i bk1: 448a 1391257i bk2: 448a 1390685i bk3: 448a 1390483i bk4: 448a 1390425i bk5: 448a 1390153i bk6: 448a 1390712i bk7: 448a 1390510i bk8: 448a 1391013i bk9: 448a 1391043i bk10: 456a 1390897i bk11: 456a 1390943i bk12: 484a 1390942i bk13: 484a 1390642i bk14: 448a 1391328i bk15: 448a 1390340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386878 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01069
n_activity=35119 dram_eff=0.4248
bk0: 448a 1391087i bk1: 448a 1390867i bk2: 448a 1391500i bk3: 448a 1391235i bk4: 448a 1390500i bk5: 448a 1390451i bk6: 448a 1390753i bk7: 448a 1390625i bk8: 448a 1390852i bk9: 448a 1390473i bk10: 460a 1390797i bk11: 460a 1390847i bk12: 484a 1391377i bk13: 484a 1390721i bk14: 448a 1390854i bk15: 448a 1390985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386839 n_act=796 n_pre=780 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01069
n_activity=35594 dram_eff=0.4193
bk0: 448a 1390607i bk1: 448a 1390763i bk2: 448a 1390006i bk3: 448a 1390664i bk4: 448a 1390310i bk5: 448a 1389653i bk6: 448a 1389814i bk7: 448a 1390145i bk8: 448a 1390647i bk9: 448a 1390216i bk10: 460a 1390518i bk11: 460a 1390053i bk12: 484a 1390700i bk13: 484a 1390038i bk14: 448a 1390114i bk15: 448a 1390288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114805
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386929 n_act=751 n_pre=735 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01069
n_activity=35463 dram_eff=0.4208
bk0: 448a 1390328i bk1: 448a 1390294i bk2: 448a 1390468i bk3: 448a 1390039i bk4: 448a 1390019i bk5: 448a 1390636i bk6: 448a 1391256i bk7: 448a 1390896i bk8: 448a 1390320i bk9: 448a 1390290i bk10: 460a 1390505i bk11: 460a 1390457i bk12: 484a 1390369i bk13: 484a 1390531i bk14: 448a 1390422i bk15: 448a 1390230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386833 n_act=797 n_pre=781 n_req=2012 n_rd=7272 n_write=194 bw_util=0.0107
n_activity=36247 dram_eff=0.412
bk0: 448a 1390570i bk1: 448a 1390969i bk2: 448a 1390239i bk3: 448a 1390087i bk4: 448a 1390068i bk5: 448a 1390320i bk6: 448a 1390810i bk7: 448a 1390307i bk8: 448a 1390319i bk9: 448a 1390993i bk10: 460a 1391343i bk11: 460a 1390954i bk12: 484a 1390832i bk13: 484a 1389918i bk14: 452a 1390387i bk15: 452a 1390597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386865 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01071
n_activity=35076 dram_eff=0.426
bk0: 448a 1390006i bk1: 448a 1389945i bk2: 448a 1390341i bk3: 448a 1390174i bk4: 448a 1390241i bk5: 448a 1390005i bk6: 448a 1390088i bk7: 448a 1390275i bk8: 448a 1389924i bk9: 448a 1390374i bk10: 460a 1389771i bk11: 460a 1390408i bk12: 484a 1390497i bk13: 484a 1390501i bk14: 452a 1390294i bk15: 452a 1390068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117553
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386800 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.0107
n_activity=36371 dram_eff=0.4107
bk0: 448a 1391053i bk1: 448a 1390889i bk2: 448a 1390382i bk3: 448a 1390275i bk4: 448a 1390283i bk5: 448a 1390239i bk6: 448a 1390214i bk7: 448a 1390780i bk8: 448a 1390524i bk9: 448a 1390832i bk10: 460a 1390643i bk11: 460a 1390313i bk12: 484a 1391119i bk13: 484a 1390525i bk14: 452a 1390813i bk15: 452a 1390398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386878 n_act=776 n_pre=760 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01069
n_activity=35728 dram_eff=0.4178
bk0: 448a 1391182i bk1: 448a 1390889i bk2: 448a 1391124i bk3: 448a 1391228i bk4: 448a 1390698i bk5: 448a 1390344i bk6: 448a 1390579i bk7: 448a 1390793i bk8: 448a 1390805i bk9: 448a 1390813i bk10: 460a 1390849i bk11: 460a 1390887i bk12: 484a 1391495i bk13: 484a 1390930i bk14: 448a 1390842i bk15: 448a 1390692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116728
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386826 n_act=803 n_pre=787 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01069
n_activity=35411 dram_eff=0.4214
bk0: 448a 1390860i bk1: 448a 1390946i bk2: 448a 1391173i bk3: 448a 1390877i bk4: 448a 1390772i bk5: 448a 1390812i bk6: 448a 1391554i bk7: 448a 1390454i bk8: 448a 1390433i bk9: 448a 1390286i bk10: 460a 1390576i bk11: 460a 1390754i bk12: 484a 1390518i bk13: 480a 1390524i bk14: 448a 1391052i bk15: 448a 1390757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100679
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386888 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01067
n_activity=34786 dram_eff=0.4283
bk0: 448a 1391023i bk1: 448a 1390945i bk2: 448a 1391013i bk3: 448a 1390303i bk4: 448a 1390735i bk5: 448a 1390611i bk6: 448a 1390510i bk7: 448a 1390306i bk8: 448a 1391117i bk9: 448a 1390752i bk10: 460a 1391728i bk11: 460a 1391228i bk12: 480a 1390812i bk13: 480a 1390594i bk14: 448a 1391206i bk15: 448a 1390453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112661
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1395877 n_nop=1386919 n_act=757 n_pre=741 n_req=2018 n_rd=7256 n_write=204 bw_util=0.01069
n_activity=35902 dram_eff=0.4156
bk0: 448a 1390602i bk1: 448a 1390458i bk2: 448a 1390646i bk3: 448a 1390639i bk4: 448a 1390592i bk5: 448a 1390278i bk6: 448a 1390444i bk7: 448a 1390585i bk8: 448a 1390773i bk9: 448a 1391002i bk10: 460a 1390492i bk11: 460a 1390902i bk12: 480a 1390761i bk13: 480a 1390286i bk14: 448a 1390613i bk15: 448a 1390822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53677, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 54242, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 52830, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 53001, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 53289, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53529, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 53243, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 53052, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53376, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53235, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 53372, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53285, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53612, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 61279, Miss = 908, Miss_rate = 0.015, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 53254, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 54236, Miss = 907, Miss_rate = 0.017, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 53824, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 53716, Miss = 907, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 53534, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65734
	minimum = 6
	maximum = 34
Network latency average = 8.46646
	minimum = 6
	maximum = 29
Slowest packet = 2362958
Flit latency average = 8.17696
	minimum = 6
	maximum = 28
Slowest flit = 4066369
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.037914
	minimum = 0.0292772 (at node 3)
	maximum = 0.0466606 (at node 44)
Accepted packet rate average = 0.037914
	minimum = 0.0292772 (at node 3)
	maximum = 0.0466606 (at node 44)
Injected flit rate average = 0.056871
	minimum = 0.0292772 (at node 3)
	maximum = 0.0905764 (at node 44)
Accepted flit rate average= 0.056871
	minimum = 0.042086 (at node 28)
	maximum = 0.0768527 (at node 9)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.7078 (18 samples)
	minimum = 6 (18 samples)
	maximum = 336.111 (18 samples)
Network latency average = 23.476 (18 samples)
	minimum = 6 (18 samples)
	maximum = 254.278 (18 samples)
Flit latency average = 24.1799 (18 samples)
	minimum = 6 (18 samples)
	maximum = 253.722 (18 samples)
Fragmentation average = 0.00952593 (18 samples)
	minimum = 0 (18 samples)
	maximum = 88.6111 (18 samples)
Injected packet rate average = 0.0488799 (18 samples)
	minimum = 0.0362091 (18 samples)
	maximum = 0.122502 (18 samples)
Accepted packet rate average = 0.0488799 (18 samples)
	minimum = 0.0362091 (18 samples)
	maximum = 0.122502 (18 samples)
Injected flit rate average = 0.0782491 (18 samples)
	minimum = 0.0456794 (18 samples)
	maximum = 0.174339 (18 samples)
Accepted flit rate average = 0.0782491 (18 samples)
	minimum = 0.0574027 (18 samples)
	maximum = 0.233273 (18 samples)
Injected packet size average = 1.60085 (18 samples)
Accepted packet size average = 1.60085 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 13 sec (1993 sec)
gpgpu_simulation_rate = 14646 (inst/sec)
gpgpu_simulation_rate = 2405 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2026
gpu_sim_insn = 1245371
gpu_ipc =     614.6945
gpu_tot_sim_cycle = 5022816
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.0596
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 955355
gpu_stall_icnt2sh    = 2943982
partiton_reqs_in_parallel = 44572
partiton_reqs_in_parallel_total    = 15583277
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1114
partiton_reqs_in_parallel_util = 44572
partiton_reqs_in_parallel_util_total    = 15583277
gpu_sim_cycle_parition_util = 2026
gpu_tot_sim_cycle_parition_util    = 750498
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.7672
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      97.3103 GB/Sec
L2_BW_total  =      22.3661 GB/Sec
gpu_total_sim_rate=15210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1294222
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1583, 2024, 1836, 1977, 1658, 1654, 1936, 1709, 2019, 1771, 1901, 1901, 2176, 2356, 1949, 1834, 1669, 1247, 1374, 1362, 1447, 1237, 1398, 1083, 1425, 1545, 1545, 1637, 1443, 1523, 1548, 1289, 1172, 1429, 1175, 1549, 1111, 1673, 1294, 1833, 1536, 1498, 1766, 1583, 1531, 1350, 923, 1311, 1688, 1157, 1867, 1499, 1453, 1544, 1249, 1385, 1617, 1517, 1387, 1194, 1263, 1411, 1186, 1949, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3995563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3990058
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5899952	W0_Idle:1534998	W0_Scoreboard:16925988	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 593 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 5021959 
mrq_lat_table:14885 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	860044 	319499 	3444 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	147120 	34760 	420974 	269804 	121398 	171075 	18306 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166636 	240425 	450315 	31805 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	285927 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	479 	67 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.052632  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.666667  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.000000  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  1.983051  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.285714  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.310345  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22149/8601 = 2.575166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       6225      6504     67750     67939     98878     97444     13421     14032     23550     23589     26535     26264      6494      6366      6141      6076
dram[1]:       6197      6112     67502     67694     98000     99075     13363     13666     21979     22649     23701     24345      6329      6154      5810      5834
dram[2]:       6015      6292     67072     67380     98727     97200     13362     13175     22992     23183     24584     24095      6403      6040      5896      5873
dram[3]:       6120      6130     74679     75247     98880     96391     13641     13179     22752     22915     24722     24024      6461      6009      6017      6207
dram[4]:       6275      6091     74780     75229     98455     98840     13980     13772     23687     23237     24367     24013      6574      6326      5998      5922
dram[5]:       6019      6205     75378     74865     98793     98119     13451     13426     22778     23311     23750     24268      6306      6065      5882      6131
dram[6]:       6066      6146     74559     72384     98359     99065     13347     13521     22788     22435     23828     24151      6202      6582      5790      5786
dram[7]:       8385      6235     74766     74145     91606     89698     13762     13771     22746     23219     24419     24390      6154      6307      5883      6250
dram[8]:       6262      6148     74742     73861     91503     91420     13506     13491     23409     22685     24745     23612     19817      5931      5704      5859
dram[9]:       6375      6331     74961     74798     92042     89457     14345     13740     25173     24389     25520     25017      6447      6503      6370      6119
dram[10]:       6189      6263     74811     74099     91771     90119     13725     13835     24257     23538     23895     23915      6536      6219      6259      5827
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390648 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01065
n_activity=36127 dram_eff=0.4127
bk0: 452a 1394513i bk1: 448a 1395018i bk2: 448a 1394446i bk3: 448a 1394244i bk4: 448a 1394186i bk5: 448a 1393914i bk6: 448a 1394473i bk7: 448a 1394271i bk8: 448a 1394774i bk9: 448a 1394804i bk10: 456a 1394658i bk11: 456a 1394704i bk12: 484a 1394703i bk13: 484a 1394403i bk14: 448a 1395089i bk15: 448a 1394101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101179
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390639 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01066
n_activity=35119 dram_eff=0.4248
bk0: 448a 1394848i bk1: 448a 1394628i bk2: 448a 1395261i bk3: 448a 1394996i bk4: 448a 1394261i bk5: 448a 1394212i bk6: 448a 1394514i bk7: 448a 1394386i bk8: 448a 1394613i bk9: 448a 1394234i bk10: 460a 1394558i bk11: 460a 1394608i bk12: 484a 1395138i bk13: 484a 1394482i bk14: 448a 1394615i bk15: 448a 1394746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10378
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390600 n_act=796 n_pre=780 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01066
n_activity=35594 dram_eff=0.4193
bk0: 448a 1394368i bk1: 448a 1394524i bk2: 448a 1393767i bk3: 448a 1394425i bk4: 448a 1394071i bk5: 448a 1393414i bk6: 448a 1393575i bk7: 448a 1393906i bk8: 448a 1394408i bk9: 448a 1393977i bk10: 460a 1394279i bk11: 460a 1393814i bk12: 484a 1394461i bk13: 484a 1393799i bk14: 448a 1393875i bk15: 448a 1394049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390690 n_act=751 n_pre=735 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01066
n_activity=35463 dram_eff=0.4208
bk0: 448a 1394089i bk1: 448a 1394055i bk2: 448a 1394229i bk3: 448a 1393800i bk4: 448a 1393780i bk5: 448a 1394397i bk6: 448a 1395017i bk7: 448a 1394657i bk8: 448a 1394081i bk9: 448a 1394051i bk10: 460a 1394266i bk11: 460a 1394218i bk12: 484a 1394130i bk13: 484a 1394292i bk14: 448a 1394183i bk15: 448a 1393991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390594 n_act=797 n_pre=781 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01067
n_activity=36247 dram_eff=0.412
bk0: 448a 1394331i bk1: 448a 1394730i bk2: 448a 1394000i bk3: 448a 1393848i bk4: 448a 1393829i bk5: 448a 1394081i bk6: 448a 1394571i bk7: 448a 1394068i bk8: 448a 1394080i bk9: 448a 1394754i bk10: 460a 1395104i bk11: 460a 1394715i bk12: 484a 1394593i bk13: 484a 1393679i bk14: 452a 1394148i bk15: 452a 1394358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390626 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01068
n_activity=35076 dram_eff=0.426
bk0: 448a 1393767i bk1: 448a 1393706i bk2: 448a 1394102i bk3: 448a 1393935i bk4: 448a 1394002i bk5: 448a 1393766i bk6: 448a 1393849i bk7: 448a 1394036i bk8: 448a 1393685i bk9: 448a 1394135i bk10: 460a 1393532i bk11: 460a 1394169i bk12: 484a 1394258i bk13: 484a 1394262i bk14: 452a 1394055i bk15: 452a 1393829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117237
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390561 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01067
n_activity=36371 dram_eff=0.4107
bk0: 448a 1394814i bk1: 448a 1394650i bk2: 448a 1394143i bk3: 448a 1394036i bk4: 448a 1394044i bk5: 448a 1394000i bk6: 448a 1393975i bk7: 448a 1394541i bk8: 448a 1394285i bk9: 448a 1394593i bk10: 460a 1394404i bk11: 460a 1394074i bk12: 484a 1394880i bk13: 484a 1394286i bk14: 452a 1394574i bk15: 452a 1394159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103226
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390639 n_act=776 n_pre=760 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01066
n_activity=35728 dram_eff=0.4178
bk0: 448a 1394943i bk1: 448a 1394650i bk2: 448a 1394885i bk3: 448a 1394989i bk4: 448a 1394459i bk5: 448a 1394105i bk6: 448a 1394340i bk7: 448a 1394554i bk8: 448a 1394566i bk9: 448a 1394574i bk10: 460a 1394610i bk11: 460a 1394648i bk12: 484a 1395256i bk13: 484a 1394691i bk14: 448a 1394603i bk15: 448a 1394453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116414
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390587 n_act=803 n_pre=787 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01066
n_activity=35411 dram_eff=0.4214
bk0: 448a 1394621i bk1: 448a 1394707i bk2: 448a 1394934i bk3: 448a 1394638i bk4: 448a 1394533i bk5: 448a 1394573i bk6: 448a 1395315i bk7: 448a 1394215i bk8: 448a 1394194i bk9: 448a 1394047i bk10: 460a 1394337i bk11: 460a 1394515i bk12: 484a 1394279i bk13: 480a 1394285i bk14: 448a 1394813i bk15: 448a 1394518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100409
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390649 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01064
n_activity=34786 dram_eff=0.4283
bk0: 448a 1394784i bk1: 448a 1394706i bk2: 448a 1394774i bk3: 448a 1394064i bk4: 448a 1394496i bk5: 448a 1394372i bk6: 448a 1394271i bk7: 448a 1394067i bk8: 448a 1394878i bk9: 448a 1394513i bk10: 460a 1395489i bk11: 460a 1394989i bk12: 480a 1394573i bk13: 480a 1394355i bk14: 448a 1394967i bk15: 448a 1394214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1399638 n_nop=1390680 n_act=757 n_pre=741 n_req=2018 n_rd=7256 n_write=204 bw_util=0.01066
n_activity=35902 dram_eff=0.4156
bk0: 448a 1394363i bk1: 448a 1394219i bk2: 448a 1394407i bk3: 448a 1394400i bk4: 448a 1394353i bk5: 448a 1394039i bk6: 448a 1394205i bk7: 448a 1394346i bk8: 448a 1394534i bk9: 448a 1394763i bk10: 460a 1394253i bk11: 460a 1394663i bk12: 480a 1394522i bk13: 480a 1394047i bk14: 448a 1394374i bk15: 448a 1394583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111762

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53769, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 54335, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 52922, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 53180, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 53093, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53627, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 53342, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 53150, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53472, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53330, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 53464, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53377, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53706, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 61371, Miss = 908, Miss_rate = 0.015, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 53349, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 54329, Miss = 907, Miss_rate = 0.017, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 53916, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 53809, Miss = 907, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 53629, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.6226
	minimum = 6
	maximum = 20
Network latency average = 7.61058
	minimum = 6
	maximum = 18
Slowest packet = 2366392
Flit latency average = 7.21474
	minimum = 6
	maximum = 17
Slowest flit = 4072719
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0205432
	minimum = 0.0158025 (at node 4)
	maximum = 0.0246914 (at node 34)
Accepted packet rate average = 0.0205432
	minimum = 0.0158025 (at node 4)
	maximum = 0.0246914 (at node 34)
Injected flit rate average = 0.0308148
	minimum = 0.0158025 (at node 4)
	maximum = 0.0491358 (at node 34)
Accepted flit rate average= 0.0308148
	minimum = 0.022716 (at node 28)
	maximum = 0.042716 (at node 13)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.0191 (19 samples)
	minimum = 6 (19 samples)
	maximum = 319.474 (19 samples)
Network latency average = 22.641 (19 samples)
	minimum = 6 (19 samples)
	maximum = 241.842 (19 samples)
Flit latency average = 23.287 (19 samples)
	minimum = 6 (19 samples)
	maximum = 241.263 (19 samples)
Fragmentation average = 0.00902456 (19 samples)
	minimum = 0 (19 samples)
	maximum = 83.9474 (19 samples)
Injected packet rate average = 0.0473885 (19 samples)
	minimum = 0.0351351 (19 samples)
	maximum = 0.117355 (19 samples)
Accepted packet rate average = 0.0473885 (19 samples)
	minimum = 0.0351351 (19 samples)
	maximum = 0.117355 (19 samples)
Injected flit rate average = 0.0757526 (19 samples)
	minimum = 0.0441069 (19 samples)
	maximum = 0.167749 (19 samples)
Accepted flit rate average = 0.0757526 (19 samples)
	minimum = 0.0555771 (19 samples)
	maximum = 0.223244 (19 samples)
Injected packet size average = 1.59854 (19 samples)
Accepted packet size average = 1.59854 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 21 sec (2001 sec)
gpgpu_simulation_rate = 15210 (inst/sec)
gpgpu_simulation_rate = 2510 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 970
gpu_sim_insn = 1114112
gpu_ipc =    1148.5691
gpu_tot_sim_cycle = 5245936
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.0142
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 955355
gpu_stall_icnt2sh    = 2943982
partiton_reqs_in_parallel = 21340
partiton_reqs_in_parallel_total    = 15627849
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9831
partiton_reqs_in_parallel_util = 21340
partiton_reqs_in_parallel_util_total    = 15627849
gpu_sim_cycle_parition_util = 970
gpu_tot_sim_cycle_parition_util    = 752524
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.7688
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.1213 GB/Sec
L2_BW_total  =      21.4519 GB/Sec
gpu_total_sim_rate=15704

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 6343
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1314702
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1625, 2066, 1878, 2019, 1700, 1696, 1978, 1751, 2061, 1813, 1943, 1943, 2218, 2398, 1991, 1876, 1690, 1268, 1395, 1383, 1468, 1258, 1419, 1104, 1446, 1566, 1566, 1658, 1464, 1544, 1569, 1310, 1193, 1450, 1196, 1570, 1132, 1694, 1315, 1854, 1557, 1519, 1787, 1604, 1552, 1371, 944, 1332, 1709, 1178, 1888, 1520, 1474, 1565, 1270, 1406, 1638, 1538, 1408, 1215, 1284, 1432, 1207, 1970, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3995563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3990058
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 619
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5904280	W0_Idle:1538138	W0_Scoreboard:16937474	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1105 
maxdqlatency = 0 
maxmflatency = 242553 
averagemflatency = 593 
max_icnt2mem_latency = 242187 
max_icnt2sh_latency = 5021959 
mrq_lat_table:14885 	242 	425 	1208 	784 	1109 	1225 	1080 	865 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	862092 	319499 	3444 	284 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	149088 	34840 	420974 	269804 	121398 	171075 	18306 	0 	0 	0 	0 	0 	0 	0 	0 	1793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168398 	240711 	450315 	31805 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	48 	5745 	285927 	3589 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	480 	67 	0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7        11        12        28        16        21        17        22        12        12        18         8         8        13        11         7 
dram[1]:         8        11        18        16        15        16        18        16        12        12        13         8        14        14         9        10 
dram[2]:        11        10        13        18        16        17        18        21        10        10        10         8        15        12        11        10 
dram[3]:         9         9        16        16        15        26        16        18        14        10        10        12        10        12        11         7 
dram[4]:        10        11        13        16        16        16        17        16         9        14        10         8         9        12        12        11 
dram[5]:        10         9        16        14        16        17        17        18         9        12        13        16        12        10        12        13 
dram[6]:        10        11        18        18        16        20        17        16         9        13        12        10        10        10         7         7 
dram[7]:         8         9        18        15        24        19        20        18        19        11        11        15        10        11        10         8 
dram[8]:        10         8        12        19        22        26        16        24        12        15        14        10        10         8        10        10 
dram[9]:         9         9        21        23        16        16        24        16         8        13         8        12         9        10         8        10 
dram[10]:        11         8        16        12        16        24        19        19        12        10        15        17        11        10        10         7 
maximum service time to same row:
dram[0]:     20872     20673    243196    243200    243216    243222     17105     19028     21135     20623     24435     24590     12680    487972     16144     14380 
dram[1]:     17809     18305    243196    243200    249274    243229     19717     21485     20406    487986    243488     20055     32955     22489     22501     15176 
dram[2]:     17508     18657    243196    243200    243216    243225    491002     15648    492078     23380     37446     28648     66624     13371     20185     18191 
dram[3]:     20480     14670    243196    243200    247772    243222     36999    488740    489494     21214     31627     23413     21536     13654     13089     21898 
dram[4]:     31954     15313    243196    243198    243231    243238    487232    490234     43533     15384     15690    487554     16754     20818     18437     28919 
dram[5]:     22528     19028    243196    243197    243229    243240    490248     20860    490570     22419     18383     18752     22540     19721    243841    243455 
dram[6]:     28166     18654    243196    243197    243214    243224     13220     17087     19294    488308    489062    491324    489480     28625     29630     18192 
dram[7]:    486943     16128    243196    243197    243229    243231     23444     20894    244531     21824     22310     19414     17903     24285     14045     14433 
dram[8]:     20202     22331    245530    243200    243217    243225     21658    491742     23428     18085    489816     20073     19369     12417     14016     13027 
dram[9]:     27277     16954    243196    243200    243229    243232     18896     28565     17365     20981     20465     43422     26133     20259     19796     18022 
dram[10]:     14169     26902    243196    244018    243222    243235    492511     16142     15858     15199     26603     26625     22291     20118     14068     19176 
average row accesses per activate:
dram[0]:  2.659091  2.974359  2.509804  3.555556  2.844445  3.023256  3.000000  2.632653  2.509804  2.844445  2.363636  2.200000  2.258621  2.847826  2.153846  1.931034 
dram[1]:  2.274510  2.127273  2.909091  2.909091  2.804348  2.909091  2.782609  2.844445  2.911111  2.931818  2.333333  2.425926  3.023256  2.381818  2.196079  2.074074 
dram[2]:  2.320000  3.052632  3.146342  2.612245  3.459460  3.170732  2.911111  2.826087  2.224138  2.224138  2.381818  2.078125  2.549020  2.600000  1.931034  2.036364 
dram[3]:  2.829268  2.577778  3.486486  2.666667  2.782609  3.195122  2.976744  3.275000  2.620000  2.844445  2.673469  2.339286  2.425926  2.258621  2.434783  2.153846 
dram[4]:  2.274510  2.230769  3.000000  2.976744  3.000000  3.047619  2.866667  2.976744  2.415094  2.433962  2.293103  2.293103  2.166667  2.131148  2.260000  2.690476 
dram[5]:  2.681818  2.071429  2.909091  2.866667  3.200000  3.486486  3.170732  3.307692  2.321429  2.653061  2.233333  2.147541  2.321429  2.363636  2.215686  2.568182 
dram[6]:  2.188679  2.577778  2.744681  3.093023  2.632653  2.909091  2.321429  2.723404  2.461539  2.653061  2.425926  2.381818  2.280702  2.321429  2.132076  2.173077 
dram[7]:  2.521739  1.983051  2.529412  3.421053  3.282051  3.447368  3.459460  2.744681  2.866667  2.509804  2.315789  2.315789  2.220339  2.620000  2.153846  2.240000 
dram[8]:  2.458333  2.269231  2.866667  2.765957  3.121951  2.976744  3.047619  2.580000  2.612245  2.580000  2.400000  1.955224  2.472727  2.285714  2.285714  2.074074 
dram[9]:  2.543478  2.089286  3.071429  2.804348  3.200000  2.847826  2.909091  2.782609  2.480769  2.580000  2.425926  2.425926  2.285714  2.560000  2.488889  2.196079 
dram[10]:  2.767442  2.600000  2.866667  3.095238  3.047619  3.095238  3.358974  3.333333  2.549020  2.509804  2.310345  2.357143  2.461539  2.370370  2.434783  2.153846 
average row locality = 22149/8601 = 2.575166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       112       112       112       112       112       112       112       112       114       114       121       121       112       112 
dram[1]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[2]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[3]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[4]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[5]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[6]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       113       113 
dram[7]:       112       112       112       112       112       112       112       112       112       112       115       115       121       121       112       112 
dram[8]:       112       112       112       112       112       112       112       112       112       112       115       115       121       120       112       112 
dram[9]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
dram[10]:       112       112       112       112       112       112       112       112       112       112       115       115       120       120       112       112 
total reads: 19976
bank skew: 121/112 = 1.08
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         4         4        16        16        16        18        17        17        16        16        16        18        10        10         0         0 
dram[1]:         4         5        16        16        17        16        16        16        19        17        18        16         9        10         0         0 
dram[2]:         4         4        17        16        16        18        19        18        17        17        16        18         9         9         0         0 
dram[3]:         4         4        17        16        16        19        16        19        19        16        16        16        10        10         0         0 
dram[4]:         4         4        17        16        17        16        17        16        16        17        18        18         9         9         0         0 
dram[5]:         6         4        16        17        16        17        18        17        18        18        19        16         9         9         0         0 
dram[6]:         4         4        17        21        17        16        18        16        16        18        16        16         9         9         0         0 
dram[7]:         4         5        17        18        16        19        16        17        17        16        17        17        10        10         0         0 
dram[8]:         6         6        17        18        16        16        16        17        16        17        17        16        15         8         0         0 
dram[9]:         5         5        17        17        16        19        16        16        17        17        16        16         8         8         0         0 
dram[10]:         7         5        17        18        16        18        19        18        18        16        19        17         8         8         0         0 
total reads: 2173
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       6225      6504     67750     67939     98882     97448     13488     14098     23575     23613     26535     26264      6494      6366      6141      6076
dram[1]:       6197      6112     67502     67694     98004     99079     13429     13732     22003     22674     23701     24345      6329      6154      5810      5834
dram[2]:       6015      6292     67072     67380     98731     97205     13426     13240     23016     23208     24584     24095      6403      6040      5896      5873
dram[3]:       6120      6130     74679     75247     98884     96395     13707     13243     22776     22940     24722     24024      6461      6009      6017      6207
dram[4]:       6275      6091     74780     75229     98459     98845     14046     13837     23712     23261     24367     24013      6574      6326      5998      5922
dram[5]:       6019      6205     75378     74865     98797     98123     13517     13491     22802     23335     23750     24268      6306      6065      5882      6131
dram[6]:       6066      6146     74559     72384     98367     99073     13413     13588     22812     22459     23828     24151      6202      6582      5790      5786
dram[7]:       8385      6235     74766     74145     91614     89706     13829     13836     22771     23243     24419     24390      6154      6307      5883      6250
dram[8]:       6262      6148     74742     73861     91512     91428     13573     13557     23433     22710     24745     23612     19817      5931      5704      5859
dram[9]:       6375      6331     74961     74798     92051     89465     14412     13807     25193     24410     25520     25017      6447      6503      6370      6119
dram[10]:       6189      6263     74811     74099     91780     90127     13790     13900     24277     23558     23895     23915      6536      6219      6259      5827
maximum mf latency per bank:
dram[0]:        868      1256    242406    242458    242452    242489       879       872       730       927       809       747       899       942       688       742
dram[1]:        670       653    242404    242442    242463    242493      1186      1259      1187      1261      1129       707       931       667       782       698
dram[2]:        753      1247    242406    242450    242456    242493      1172       951       840       853       618       848       962      1184       856       766
dram[3]:       1340      1541    242414    242458    242467    242499       752       809       973      1010      1164       815      1089      1274      1155       931
dram[4]:       1132       658    242414    242467    242483    242544      1335      1232      1049       637       562       676       774       725       732      1004
dram[5]:        867       882    242416    242463    242495    242553      1261      1291      1176      1106       803       747      1072       775       961      1125
dram[6]:       1107       994    242416    242461    242478    242510      1043      1149       669       947       768      1120       707       818       997      1164
dram[7]:     242399       990    242425    242466    242467    242496      1506      1409      1333      1221       979      1301       707       883       947      1277
dram[8]:       1155       933    242415    242450    242473    242493      1032      1113      1006      1170      1159       885       846       927      1166       889
dram[9]:        984       840    242417    242463    242470    242497      1013       772       803      1036       624       777      1044      1335      1303      1215
dram[10]:       1155       957    242408    242443    242480    242512      1287      1149       967       684       808       851       822       859       872       844
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392448 n_act=776 n_pre=760 n_req=2009 n_rd=7260 n_write=194 bw_util=0.01064
n_activity=36127 dram_eff=0.4127
bk0: 452a 1396313i bk1: 448a 1396818i bk2: 448a 1396246i bk3: 448a 1396044i bk4: 448a 1395986i bk5: 448a 1395714i bk6: 448a 1396273i bk7: 448a 1396071i bk8: 448a 1396574i bk9: 448a 1396604i bk10: 456a 1396458i bk11: 456a 1396504i bk12: 484a 1396503i bk13: 484a 1396203i bk14: 448a 1396889i bk15: 448a 1395901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392439 n_act=778 n_pre=762 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01064
n_activity=35119 dram_eff=0.4248
bk0: 448a 1396648i bk1: 448a 1396428i bk2: 448a 1397061i bk3: 448a 1396796i bk4: 448a 1396061i bk5: 448a 1396012i bk6: 448a 1396314i bk7: 448a 1396186i bk8: 448a 1396413i bk9: 448a 1396034i bk10: 460a 1396358i bk11: 460a 1396408i bk12: 484a 1396938i bk13: 484a 1396282i bk14: 448a 1396415i bk15: 448a 1396546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392400 n_act=796 n_pre=780 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01065
n_activity=35594 dram_eff=0.4193
bk0: 448a 1396168i bk1: 448a 1396324i bk2: 448a 1395567i bk3: 448a 1396225i bk4: 448a 1395871i bk5: 448a 1395214i bk6: 448a 1395375i bk7: 448a 1395706i bk8: 448a 1396208i bk9: 448a 1395777i bk10: 460a 1396079i bk11: 460a 1395614i bk12: 484a 1396261i bk13: 484a 1395599i bk14: 448a 1395675i bk15: 448a 1395849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.11435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392490 n_act=751 n_pre=735 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01065
n_activity=35463 dram_eff=0.4208
bk0: 448a 1395889i bk1: 448a 1395855i bk2: 448a 1396029i bk3: 448a 1395600i bk4: 448a 1395580i bk5: 448a 1396197i bk6: 448a 1396817i bk7: 448a 1396457i bk8: 448a 1395881i bk9: 448a 1395851i bk10: 460a 1396066i bk11: 460a 1396018i bk12: 484a 1395930i bk13: 484a 1396092i bk14: 448a 1395983i bk15: 448a 1395791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392394 n_act=797 n_pre=781 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01065
n_activity=36247 dram_eff=0.412
bk0: 448a 1396131i bk1: 448a 1396530i bk2: 448a 1395800i bk3: 448a 1395648i bk4: 448a 1395629i bk5: 448a 1395881i bk6: 448a 1396371i bk7: 448a 1395868i bk8: 448a 1395880i bk9: 448a 1396554i bk10: 460a 1396904i bk11: 460a 1396515i bk12: 484a 1396393i bk13: 484a 1395479i bk14: 452a 1395948i bk15: 452a 1396158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392426 n_act=778 n_pre=762 n_req=2018 n_rd=7272 n_write=200 bw_util=0.01066
n_activity=35076 dram_eff=0.426
bk0: 448a 1395567i bk1: 448a 1395506i bk2: 448a 1395902i bk3: 448a 1395735i bk4: 448a 1395802i bk5: 448a 1395566i bk6: 448a 1395649i bk7: 448a 1395836i bk8: 448a 1395485i bk9: 448a 1395935i bk10: 460a 1395332i bk11: 460a 1395969i bk12: 484a 1396058i bk13: 484a 1396062i bk14: 452a 1395855i bk15: 452a 1395629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117086
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392361 n_act=812 n_pre=796 n_req=2015 n_rd=7272 n_write=197 bw_util=0.01066
n_activity=36371 dram_eff=0.4107
bk0: 448a 1396614i bk1: 448a 1396450i bk2: 448a 1395943i bk3: 448a 1395836i bk4: 448a 1395844i bk5: 448a 1395800i bk6: 448a 1395775i bk7: 448a 1396341i bk8: 448a 1396085i bk9: 448a 1396393i bk10: 460a 1396204i bk11: 460a 1395874i bk12: 484a 1396680i bk13: 484a 1396086i bk14: 452a 1396374i bk15: 452a 1395959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103093
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392439 n_act=776 n_pre=760 n_req=2015 n_rd=7264 n_write=199 bw_util=0.01065
n_activity=35728 dram_eff=0.4178
bk0: 448a 1396743i bk1: 448a 1396450i bk2: 448a 1396685i bk3: 448a 1396789i bk4: 448a 1396259i bk5: 448a 1395905i bk6: 448a 1396140i bk7: 448a 1396354i bk8: 448a 1396366i bk9: 448a 1396374i bk10: 460a 1396410i bk11: 460a 1396448i bk12: 484a 1397056i bk13: 484a 1396491i bk14: 448a 1396403i bk15: 448a 1396253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116265
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392387 n_act=803 n_pre=787 n_req=2016 n_rd=7260 n_write=201 bw_util=0.01065
n_activity=35411 dram_eff=0.4214
bk0: 448a 1396421i bk1: 448a 1396507i bk2: 448a 1396734i bk3: 448a 1396438i bk4: 448a 1396333i bk5: 448a 1396373i bk6: 448a 1397115i bk7: 448a 1396015i bk8: 448a 1395994i bk9: 448a 1395847i bk10: 460a 1396137i bk11: 460a 1396315i bk12: 484a 1396079i bk13: 480a 1396085i bk14: 448a 1396613i bk15: 448a 1396318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10028
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392449 n_act=778 n_pre=762 n_req=2007 n_rd=7256 n_write=193 bw_util=0.01063
n_activity=34786 dram_eff=0.4283
bk0: 448a 1396584i bk1: 448a 1396506i bk2: 448a 1396574i bk3: 448a 1395864i bk4: 448a 1396296i bk5: 448a 1396172i bk6: 448a 1396071i bk7: 448a 1395867i bk8: 448a 1396678i bk9: 448a 1396313i bk10: 460a 1397289i bk11: 460a 1396789i bk12: 480a 1396373i bk13: 480a 1396155i bk14: 448a 1396767i bk15: 448a 1396014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112214
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1401438 n_nop=1392480 n_act=757 n_pre=741 n_req=2018 n_rd=7256 n_write=204 bw_util=0.01065
n_activity=35902 dram_eff=0.4156
bk0: 448a 1396163i bk1: 448a 1396019i bk2: 448a 1396207i bk3: 448a 1396200i bk4: 448a 1396153i bk5: 448a 1395839i bk6: 448a 1396005i bk7: 448a 1396146i bk8: 448a 1396334i bk9: 448a 1396563i bk10: 460a 1396053i bk11: 460a 1396463i bk12: 480a 1396322i bk13: 480a 1395847i bk14: 448a 1396174i bk15: 448a 1396383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53861, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 54427, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 53014, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 53272, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[4]: Access = 53185, Miss = 908, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 53478, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53719, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 53434, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 53242, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53564, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 53426, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 53560, Miss = 909, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 53473, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 53802, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 61467, Miss = 908, Miss_rate = 0.015, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 53445, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 54421, Miss = 907, Miss_rate = 0.017, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 54008, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 53901, Miss = 907, Miss_rate = 0.017, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 53721, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3241
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56323
	minimum = 6
	maximum = 29
Network latency average = 8.45703
	minimum = 6
	maximum = 24
Slowest packet = 2371512
Flit latency average = 8.17708
	minimum = 6
	maximum = 23
Slowest flit = 4077162
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422704
	minimum = 0.0330237 (at node 4)
	maximum = 0.0495356 (at node 40)
Accepted packet rate average = 0.0422704
	minimum = 0.0330237 (at node 4)
	maximum = 0.0495356 (at node 40)
Injected flit rate average = 0.0634056
	minimum = 0.0330237 (at node 4)
	maximum = 0.0990712 (at node 40)
Accepted flit rate average= 0.0634056
	minimum = 0.0474716 (at node 28)
	maximum = 0.0825593 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.5463 (20 samples)
	minimum = 6 (20 samples)
	maximum = 304.95 (20 samples)
Network latency average = 21.9318 (20 samples)
	minimum = 6 (20 samples)
	maximum = 230.95 (20 samples)
Flit latency average = 22.5315 (20 samples)
	minimum = 6 (20 samples)
	maximum = 230.35 (20 samples)
Fragmentation average = 0.00857333 (20 samples)
	minimum = 0 (20 samples)
	maximum = 79.75 (20 samples)
Injected packet rate average = 0.0471326 (20 samples)
	minimum = 0.0350295 (20 samples)
	maximum = 0.113964 (20 samples)
Accepted packet rate average = 0.0471326 (20 samples)
	minimum = 0.0350295 (20 samples)
	maximum = 0.113964 (20 samples)
Injected flit rate average = 0.0751352 (20 samples)
	minimum = 0.0435528 (20 samples)
	maximum = 0.164315 (20 samples)
Accepted flit rate average = 0.0751352 (20 samples)
	minimum = 0.0551718 (20 samples)
	maximum = 0.216209 (20 samples)
Injected packet size average = 1.59413 (20 samples)
Accepted packet size average = 1.59413 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 29 sec (2009 sec)
gpgpu_simulation_rate = 15704 (inst/sec)
gpgpu_simulation_rate = 2611 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 39405 Tlb_hit: 39340 Tlb_miss: 65 Tlb_hit_rate: 0.998350
Shader1: Tlb_access: 44674 Tlb_hit: 44609 Tlb_miss: 65 Tlb_hit_rate: 0.998545
Shader2: Tlb_access: 41405 Tlb_hit: 41340 Tlb_miss: 65 Tlb_hit_rate: 0.998430
Shader3: Tlb_access: 39165 Tlb_hit: 39100 Tlb_miss: 65 Tlb_hit_rate: 0.998340
Shader4: Tlb_access: 41487 Tlb_hit: 41422 Tlb_miss: 65 Tlb_hit_rate: 0.998433
Shader5: Tlb_access: 39991 Tlb_hit: 39926 Tlb_miss: 65 Tlb_hit_rate: 0.998375
Shader6: Tlb_access: 40267 Tlb_hit: 40202 Tlb_miss: 65 Tlb_hit_rate: 0.998386
Shader7: Tlb_access: 39998 Tlb_hit: 39932 Tlb_miss: 66 Tlb_hit_rate: 0.998350
Shader8: Tlb_access: 43108 Tlb_hit: 43043 Tlb_miss: 65 Tlb_hit_rate: 0.998492
Shader9: Tlb_access: 39906 Tlb_hit: 39841 Tlb_miss: 65 Tlb_hit_rate: 0.998371
Shader10: Tlb_access: 42070 Tlb_hit: 42004 Tlb_miss: 66 Tlb_hit_rate: 0.998431
Shader11: Tlb_access: 43719 Tlb_hit: 43653 Tlb_miss: 66 Tlb_hit_rate: 0.998490
Shader12: Tlb_access: 39013 Tlb_hit: 38948 Tlb_miss: 65 Tlb_hit_rate: 0.998334
Shader13: Tlb_access: 43601 Tlb_hit: 43536 Tlb_miss: 65 Tlb_hit_rate: 0.998509
Shader14: Tlb_access: 43746 Tlb_hit: 43679 Tlb_miss: 67 Tlb_hit_rate: 0.998468
Shader15: Tlb_access: 40039 Tlb_hit: 39974 Tlb_miss: 65 Tlb_hit_rate: 0.998377
Shader16: Tlb_access: 43156 Tlb_hit: 43091 Tlb_miss: 65 Tlb_hit_rate: 0.998494
Shader17: Tlb_access: 41892 Tlb_hit: 41827 Tlb_miss: 65 Tlb_hit_rate: 0.998448
Shader18: Tlb_access: 44893 Tlb_hit: 44828 Tlb_miss: 65 Tlb_hit_rate: 0.998552
Shader19: Tlb_access: 43807 Tlb_hit: 43742 Tlb_miss: 65 Tlb_hit_rate: 0.998516
Shader20: Tlb_access: 43620 Tlb_hit: 43555 Tlb_miss: 65 Tlb_hit_rate: 0.998510
Shader21: Tlb_access: 44959 Tlb_hit: 44892 Tlb_miss: 67 Tlb_hit_rate: 0.998510
Shader22: Tlb_access: 42668 Tlb_hit: 42603 Tlb_miss: 65 Tlb_hit_rate: 0.998477
Shader23: Tlb_access: 44569 Tlb_hit: 44504 Tlb_miss: 65 Tlb_hit_rate: 0.998542
Shader24: Tlb_access: 41766 Tlb_hit: 41701 Tlb_miss: 65 Tlb_hit_rate: 0.998444
Shader25: Tlb_access: 44507 Tlb_hit: 44442 Tlb_miss: 65 Tlb_hit_rate: 0.998540
Shader26: Tlb_access: 41609 Tlb_hit: 41544 Tlb_miss: 65 Tlb_hit_rate: 0.998438
Shader27: Tlb_access: 39687 Tlb_hit: 39621 Tlb_miss: 66 Tlb_hit_rate: 0.998337
Tlb_tot_access: 1178727 Tlb_tot_hit: 1176899, Tlb_tot_miss: 1828, Tlb_tot_hit_rate: 0.998449
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader1: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader2: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader3: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader4: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader5: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader6: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader7: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader8: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader9: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader10: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader11: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader12: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader13: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader14: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader15: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader16: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader17: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader18: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader19: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader20: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader21: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader22: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader23: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader24: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader25: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader26: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader27: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Tlb_tot_valiate: 56 Tlb_invalidate: 56, Tlb_tot_evict: 0, Tlb_tot_evict page: 56
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 1 Page_pending: 63
Shader1: Page_table_access:65 Page_hit: 0 Page_miss: 65 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 64
Shader2: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader3: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader4: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader5: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader6: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader7: Page_table_access:66 Page_hit: 2 Page_miss: 64 Page_hit_rate: 0.030303 Page_fault: 0 Page_pending: 64
Shader8: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader9: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader10: Page_table_access:66 Page_hit: 2 Page_miss: 64 Page_hit_rate: 0.030303 Page_fault: 0 Page_pending: 64
Shader11: Page_table_access:66 Page_hit: 2 Page_miss: 64 Page_hit_rate: 0.030303 Page_fault: 0 Page_pending: 64
Shader12: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader13: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader14: Page_table_access:67 Page_hit: 3 Page_miss: 64 Page_hit_rate: 0.044776 Page_fault: 0 Page_pending: 64
Shader15: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader16: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader17: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader18: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader19: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader20: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader21: Page_table_access:67 Page_hit: 3 Page_miss: 64 Page_hit_rate: 0.044776 Page_fault: 0 Page_pending: 64
Shader22: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader23: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader24: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader25: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader26: Page_table_access:65 Page_hit: 1 Page_miss: 64 Page_hit_rate: 0.015385 Page_fault: 0 Page_pending: 64
Shader27: Page_table_access:66 Page_hit: 2 Page_miss: 64 Page_hit_rate: 0.030303 Page_fault: 0 Page_pending: 64
Page_talbe_tot_access: 1828 Page_tot_hit: 35, Page_tot_miss 1793, Page_tot_hit_rate: 0.019147 Page_tot_fault: 2 Page_tot_pending: 1791
Total_memory_access_page_fault: 2, Average_latency: 589528.500000
========================================Page threshing statistics==============================
Page_validate: 2 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.749163
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   717209 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(332.561096)
F:   225575----T:   467655 	 St: c0000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   469322----T:   711402 	 St: c0200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   939359----T:   941176 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.226874)
F:   941176----T:   943711 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   943712----T:   946247 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1168398----T:  1177508 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(6.151249)
F:  1399658----T:  1400787 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.762323)
F:  1400787----T:  1403322 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1403323----T:  1405858 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1628009----T:  1639048 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(7.453747)
F:  1861198----T:  1862481 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.866307)
F:  1862481----T:  1865016 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1865017----T:  1867552 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2089703----T:  2101067 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(7.673194)
F:  2323217----T:  2326162 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.988521)
F:  2326162----T:  2328697 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2328698----T:  2331233 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2553384----T:  2573667 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.695476)
F:  2795817----T:  2800094 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.887913)
F:  2800094----T:  2802629 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2802630----T:  2805165 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3027316----T:  3084047 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(38.305874)
F:  3306197----T:  3310536 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.929777)
F:  3310536----T:  3313071 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3313072----T:  3315607 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3537758----T:  3626523 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.935856)
F:  3848673----T:  3852966 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.898717)
F:  3852966----T:  3855501 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3855502----T:  3858037 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4080188----T:  4113933 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.785280)
F:  4336083----T:  4338143 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.390952)
F:  4338143----T:  4340678 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4340679----T:  4343214 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4565365----T:  4570324 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.348413)
F:  4792474----T:  4793568 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.738690)
F:  4793568----T:  4796103 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4796104----T:  4798639 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5020790----T:  5022816 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.367995)
F:  5244966----T:  5245936 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.654963)
F:  5245936----T:  5248471 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5248472----T:  5251077 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5248472----T:  5256712 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5259317----T:  5261922 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5259317----T:  5267557 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5270162----T:  5272767 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5270162----T:  5285857 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5288462----T:  5291067 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5288462----T:  5319185 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  5321790----T:  5324395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5321790----T:  5382626 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  5385231----T:  5387836 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5385231----T:  5506320 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  5508925----T:  5511530 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5508925----T:  5517165 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5519770----T:  5522375 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5519770----T:  5528010 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5530615----T:  5533220 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5530615----T:  5546310 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5548915----T:  5551520 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5548915----T:  5579638 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  5582243----T:  5584848 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5582243----T:  5643079 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  5645684----T:  5648289 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5645684----T:  5766773 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 754752(cycle), 509.623230(us)
Tot_kernel_exec_time_and_fault_time: 888042(cycle), 599.623230(us)
Tot_memcpy_h2d_time: 509510(cycle), 344.031067(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 534860(cycle), 361.147888(us)
Tot_devicesync_time: 520906(cycle), 351.725861(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 546256(cycle), 368.842682(us)
GPGPU-Sim: *** exit detected ***
