

================================================================
== Vitis HLS Report for 'dup_strm_Pipeline_VITIS_LOOP_506_1'
================================================================
* Date:           Wed Jun  7 23:11:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  3.272 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  33.000 ns|  33.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_506_1  |        1|        1|         2|          1|          1|     1|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm1, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm1, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm2, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%e_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %e" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:498]   --->   Operation 17 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%e_6 = phi i1 %e_read, void %newFuncRoot, i1 %e_7, void %while.body"   --->   Operation 19 'phi' 'e_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %e_6, void %while.body, void %while.end.exitStub" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:506]   --->   Operation 20 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.63ns)   --->   "%e_7 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:516]   --->   Operation 21 'read' 'e_7' <Predicate = (!e_6)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (e_6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.27>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln508 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:508]   --->   Operation 22 'specpipeline' 'specpipeline_ln508' <Predicate = (!e_6)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln507 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:507]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln507' <Predicate = (!e_6)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:506]   --->   Operation 24 'specloopname' 'specloopname_ln506' <Predicate = (!e_6)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.63ns)   --->   "%in_r = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %nblk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:509]   --->   Operation 25 'read' 'in_r' <Predicate = (!e_6)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 26 [1/1] (1.63ns)   --->   "%write_ln511 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %nblk_strm1, i64 %in_r" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:511]   --->   Operation 26 'write' 'write_ln511' <Predicate = (!e_6)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%write_ln512 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm1, i1 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:512]   --->   Operation 27 'write' 'write_ln512' <Predicate = (!e_6)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 28 [1/1] (1.63ns)   --->   "%write_ln513 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %nblk_strm2, i64 %in_r" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:513]   --->   Operation 28 'write' 'write_ln513' <Predicate = (!e_6)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 29 [1/1] (1.63ns)   --->   "%write_ln514 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm2, i1 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:514]   --->   Operation 29 'write' 'write_ln514' <Predicate = (!e_6)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln506 = br void %while.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:506]   --->   Operation 30 'br' 'br_ln506' <Predicate = (!e_6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 2.063ns
The critical path consists of the following:
	fifo read operation ('e', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:516) on port 'end_nblk_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:516) [34]  (1.636 ns)
	blocking operation 0.427 ns on control path)

 <State 2>: 3.272ns
The critical path consists of the following:
	fifo read operation ('in_r', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:509) on port 'nblk_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:509) [29]  (1.636 ns)
	fifo write operation ('write_ln511', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:511) on port 'nblk_strm1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:511) [30]  (1.636 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
