read -sv run_verilog_mid/adder_32b_10_63_86532443a25526039b8dc128cbded961.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_63_86532443a25526039b8dc128cbded961_yosys.v
