\doxysection{ADC\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_a_d_c___handle_type_def}\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}


ADC handle Structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ ADC\+\_\+\+Type\+Def} $\ast$ \textbf{ Instance}
\item 
\textbf{ ADC\+\_\+\+Init\+Type\+Def} \textbf{ Init}
\item 
\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$ \textbf{ DMA\+\_\+\+Handle}
\item 
\textbf{ HAL\+\_\+\+Lock\+Type\+Def} \textbf{ Lock}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ State}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ Error\+Code}
\item 
\textbf{ ADC\+\_\+\+Injection\+Config\+Type\+Def} \textbf{ Injection\+Config}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC handle Structure definition. 

Definition at line \textbf{ 385} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!DMA\_Handle@{DMA\_Handle}}
\index{DMA\_Handle@{DMA\_Handle}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{DMA\_Handle}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Handle\+Type\+Def}$\ast$ DMA\+\_\+\+Handle}

Pointer DMA Handler 

Definition at line \textbf{ 390} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{ErrorCode}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t Error\+Code}

ADC Error code 

Definition at line \textbf{ 393} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{Init}
{\footnotesize\ttfamily \textbf{ ADC\+\_\+\+Init\+Type\+Def} Init}

ADC initialization parameters and regular conversions setting 

Definition at line \textbf{ 389} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{struct_a_d_c___handle_type_def_a0d8933ef82256e90ca3656c445c6ffbd}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!InjectionConfig@{InjectionConfig}}
\index{InjectionConfig@{InjectionConfig}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{InjectionConfig}
{\footnotesize\ttfamily \textbf{ ADC\+\_\+\+Injection\+Config\+Type\+Def} Injection\+Config}

ADC injected channel configuration build-\/up structure 

Definition at line \textbf{ 394} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{Instance}
{\footnotesize\ttfamily \textbf{ ADC\+\_\+\+Type\+Def}$\ast$ Instance}

Register base address 

Definition at line \textbf{ 388} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{struct_a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{Lock}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Lock\+Type\+Def} Lock}

ADC locking object 

Definition at line \textbf{ 391} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.

\mbox{\label{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!State@{State}}
\index{State@{State}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{State}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t State}

ADC communication state (bitmap of ADC states) 

Definition at line \textbf{ 392} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\textbf{ stm32g4xx\+\_\+hal\+\_\+adc.\+h}\end{DoxyCompactItemize}
