

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Fri Nov 29 20:35:05 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.203|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5617|  44385|  5617|  44385|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  5616|  44384| 702 ~ 2774 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   700|   2772|  100 ~ 198 |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    98|    196|          14|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    12|     12|           6|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|    278|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    119|
|Register         |        -|      -|     149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     149|    397|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------------------+----------------------------------------------+---------------------+
    |                     Instance                     |                    Module                    |      Expression     |
    +--------------------------------------------------+----------------------------------------------+---------------------+
    |network_ama_addmuladd_9ns_5ns_7ns_5ns_14_1_1_U17  |network_ama_addmuladd_9ns_5ns_7ns_5ns_14_1_1  | (i0 + i1) * i2 + i3 |
    +--------------------------------------------------+----------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_293_p2       |     *    |      0|  0|  41|           6|           8|
    |grp_fu_420_p0        |     +    |      0|  0|  15|           9|           9|
    |in_h_1_fu_349_p2     |     +    |      0|  0|  10|           1|           2|
    |in_w_1_fu_375_p2     |     +    |      0|  0|  10|           1|           2|
    |next_mul3_fu_227_p2  |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_232_p2   |     +    |      0|  0|  15|           9|           9|
    |out_d_3_fu_246_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_3_fu_261_p2    |     +    |      0|  0|  13|           4|           1|
    |out_w_3_fu_307_p2    |     +    |      0|  0|  13|           4|           1|
    |tmp_50_fu_329_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_54_fu_404_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_57_fu_390_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_283_p2        |     +    |      0|  0|  15|           8|           8|
    |exitcond1_fu_343_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_302_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond3_fu_256_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_241_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_369_p2   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_56_fu_414_p2     |   icmp   |      0|  0|  13|          16|          16|
    |tmp_53_fu_381_p2     |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 278|         132|         128|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |in_h_reg_177      |   9|          2|    2|          4|
    |in_w_reg_188      |   9|          2|    2|          4|
    |input_r_address0  |  15|          3|   14|         42|
    |out_d_reg_120     |   9|          2|    5|         10|
    |out_h_reg_155     |   9|          2|    4|          8|
    |out_w_reg_166     |   9|          2|    4|          8|
    |phi_mul2_reg_143  |   9|          2|    8|         16|
    |phi_mul_reg_131   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 119|         25|   49|        118|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |in_h_1_reg_524       |   2|   0|    2|          0|
    |in_h_reg_177         |   2|   0|    2|          0|
    |in_w_1_reg_538       |   2|   0|    2|          0|
    |in_w_reg_188         |   2|   0|    2|          0|
    |next_mul3_reg_462    |   8|   0|    8|          0|
    |next_mul_reg_467     |   9|   0|    9|          0|
    |out_d_3_reg_475      |   5|   0|    5|          0|
    |out_d_reg_120        |   5|   0|    5|          0|
    |out_h_3_reg_483      |   4|   0|    4|          0|
    |out_h_reg_155        |   4|   0|    4|          0|
    |out_w_3_reg_501      |   4|   0|    4|          0|
    |out_w_reg_166        |   4|   0|    4|          0|
    |output_addr_reg_511  |  12|   0|   14|          2|
    |phi_mul2_reg_143     |   8|   0|    8|          0|
    |phi_mul_reg_131      |   9|   0|    9|          0|
    |tmp1_reg_493         |  12|   0|   12|          0|
    |tmp_28_reg_516       |   1|   0|    1|          0|
    |tmp_52_reg_529       |  14|   0|   14|          0|
    |tmp_53_reg_543       |   1|   0|    1|          0|
    |tmp_73_cast_reg_447  |   7|   0|   14|          7|
    |tmp_74_cast_reg_452  |   6|   0|    8|          2|
    |tmp_75_cast_reg_457  |   6|   0|   12|          6|
    |tmp_80_cast_reg_488  |   4|   0|    9|          5|
    |tmp_83_cast_reg_506  |   4|   0|   14|         10|
    |tmp_cast_reg_442     |   7|   0|    9|          2|
    +---------------------+----+----+-----+-----------+
    |Total                | 149|   0|  183|         34|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
|output_r_q0        |  in |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

