<profile>

<section name = "Vitis HLS Report for 'standard'" level="0">
<item name = "Date">Fri Oct 16 09:49:57 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">FIRs</item>
<item name = "Solution">original (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">1.50 ns, 0.996 ns, 0.41 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 10.500 ns, 10.500 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 213, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 0, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 356, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16ns_4ns_19_4_1_U1">mul_16ns_4ns_19_4_1, 0, 0, 0, 0, 0</column>
<column name="mul_16ns_5ns_20_4_1_U2">mul_16ns_5ns_20_4_1, 0, 1, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16ns_7ns_21ns_22_4_1_U4">mac_muladd_16ns_7ns_21ns_22_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16ns_6ns_21_4_1_U3">mul_mul_16ns_6ns_21_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln695_2_fu_161_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln695_3_fu_187_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln695_4_fu_132_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln695_5_fu_170_p2">+, 0, 0, 23, 22, 22</column>
<column name="add_ln695_6_fu_149_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln695_7_fu_178_p2">+, 0, 0, 23, 22, 22</column>
<column name="add_ln695_8_fu_195_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln695_fu_126_p2">+, 0, 0, 27, 20, 20</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="dst_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="src_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln695_1_reg_282">22, 0, 22, 0</column>
<column name="add_ln695_2_reg_297">23, 0, 23, 0</column>
<column name="add_ln695_4_reg_287">21, 0, 21, 0</column>
<column name="add_ln695_6_reg_292">18, 0, 19, 1</column>
<column name="add_ln695_7_reg_302">22, 0, 22, 0</column>
<column name="add_ln695_reg_277">20, 0, 20, 0</column>
<column name="add_ln695_reg_277_pp0_iter6_reg">20, 0, 20, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="mul_ln1349_1_reg_265">20, 0, 20, 0</column>
<column name="mul_ln1349_1_reg_265_pp0_iter5_reg">20, 0, 20, 0</column>
<column name="mul_ln1349_2_reg_254">21, 0, 21, 0</column>
<column name="mul_ln1349_reg_259">19, 0, 19, 0</column>
<column name="src_V_read_reg_225">16, 0, 16, 0</column>
<column name="zext_ln18_4_reg_271">21, 0, 22, 1</column>
<column name="zext_ln18_4_reg_271_pp0_iter5_reg">21, 0, 22, 1</column>
<column name="src_V_read_reg_225">64, 32, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_chain, standard, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_chain, standard, return value</column>
<column name="ap_start">in, 1, ap_ctrl_chain, standard, return value</column>
<column name="ap_done">out, 1, ap_ctrl_chain, standard, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_chain, standard, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_chain, standard, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_chain, standard, return value</column>
<column name="src_V_TDATA_blk_n">out, 1, ap_ctrl_chain, standard, return value</column>
<column name="dst_V_TDATA_blk_n">out, 1, ap_ctrl_chain, standard, return value</column>
<column name="src_V_TVALID">in, 1, axis, src_V, pointer</column>
<column name="src_V_TDATA">in, 16, axis, src_V, pointer</column>
<column name="src_V_TREADY">out, 1, axis, src_V, pointer</column>
<column name="dst_V_TREADY">in, 1, axis, dst_V, pointer</column>
<column name="dst_V_TDATA">out, 64, axis, dst_V, pointer</column>
<column name="dst_V_TVALID">out, 1, axis, dst_V, pointer</column>
</table>
</item>
</section>
</profile>
