<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >u0|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|avalon_st_adapter</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_001</TD>
<TD >167</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux</TD>
<TD >167</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_demux</TD>
<TD >168</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >329</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux</TD>
<TD >331</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >166</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_demux_001</TD>
<TD >167</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >165</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_demux</TD>
<TD >167</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >165</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >35</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >38</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >33</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >167</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter</TD>
<TD >167</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_002</TD>
<TD >165</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_001</TD>
<TD >165</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >165</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router</TD>
<TD >165</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >165</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_agent_rdata_fifo</TD>
<TD >111</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >68</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_agent_rsp_fifo</TD>
<TD >205</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >164</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_agent|uncompressor</TD>
<TD >56</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >54</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_agent</TD>
<TD >469</TD>
<TD >72</TD>
<TD >71</TD>
<TD >72</TD>
<TD >505</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size</TD>
<TD >48</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_h2f_axi_master_agent</TD>
<TD >561</TD>
<TD >120</TD>
<TD >245</TD>
<TD >120</TD>
<TD >424</TD>
<TD >120</TD>
<TD >120</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|streamer_0_avs_cra_translator</TD>
<TD >182</TD>
<TD >6</TD>
<TD >26</TD>
<TD >6</TD>
<TD >144</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0</TD>
<TD >277</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >176</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thestreamer_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thestreamer_B1_start_x</TD>
<TD >11</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thestreamer_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thestreamer_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thestreamer_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >391</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >392</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >392</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord</TD>
<TD >425</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >388</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >340</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >392</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >390</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x|theiowr</TD>
<TD >456</TD>
<TD >51</TD>
<TD >63</TD>
<TD >51</TD>
<TD >388</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >388</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >9</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >391</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >392</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >392</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord</TD>
<TD >425</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >388</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x</TD>
<TD >390</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >340</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >9</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >392</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >390</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x|theiowr_nb</TD>
<TD >456</TD>
<TD >52</TD>
<TD >63</TD>
<TD >52</TD>
<TD >388</TD>
<TD >52</TD>
<TD >52</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x</TD>
<TD >341</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >387</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_streamer2|thei_llvm_fpga_push_i1_notexitcond_streamer1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_streamer2|thei_llvm_fpga_push_i1_notexitcond_streamer1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_streamer2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thei_llvm_fpga_pipeline_keep_going_streamer1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thei_llvm_fpga_pipeline_keep_going_streamer1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thei_llvm_fpga_pipeline_keep_going_streamer1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thestreamer_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region</TD>
<TD >782</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >787</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thestreamer_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thestreamer_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start</TD>
<TD >783</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >788</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function</TD>
<TD >1037</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >779</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|theprojection_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|theprojection_B1_start_x</TD>
<TD >11</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|theprojection_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0|thei_llvm_fpga_pop_token_i1_wt_limpop_projection1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0|thei_llvm_fpga_pop_token_i1_wt_limpop_projection1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|theprojection_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|theprojection_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >391</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >392</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >392</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord</TD>
<TD >425</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >388</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x</TD>
<TD >390</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >340</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1</TD>
<TD >423</TD>
<TD >81</TD>
<TD >0</TD>
<TD >81</TD>
<TD >420</TD>
<TD >81</TD>
<TD >81</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x</TD>
<TD >342</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|i_mul_i_projection18_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|i_mul_i_projection18_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|i_mul_i_projection18_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist6_sync_together52_aunroll_x_in_c1_eni1_2_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist6_sync_together52_aunroll_x_in_c1_eni1_2_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist7_sync_together52_aunroll_x_in_c1_eni1_3_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist7_sync_together52_aunroll_x_in_c1_eni1_3_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist8_sync_together52_aunroll_x_in_c1_eni1_4_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist8_sync_together52_aunroll_x_in_c1_eni1_4_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist9_sync_together52_aunroll_x_in_c1_eni1_5_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist9_sync_together52_aunroll_x_in_c1_eni1_5_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist15_sync_together52_aunroll_x_in_c1_eni1_11_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist15_sync_together52_aunroll_x_in_c1_eni1_11_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist16_sync_together52_aunroll_x_in_c1_eni1_12_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist16_sync_together52_aunroll_x_in_c1_eni1_12_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist17_sync_together52_aunroll_x_in_c1_eni1_13_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist17_sync_together52_aunroll_x_in_c1_eni1_13_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist18_sync_together52_aunroll_x_in_c1_eni1_14_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist18_sync_together52_aunroll_x_in_c1_eni1_14_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist20_sync_together52_aunroll_x_in_i_valid_6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x</TD>
<TD >341</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >338</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >392</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >390</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x|theiowr</TD>
<TD >456</TD>
<TD >51</TD>
<TD >63</TD>
<TD >51</TD>
<TD >388</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >388</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_projection2|thei_llvm_fpga_push_i1_notexitcond_projection1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_projection2|thei_llvm_fpga_push_i1_notexitcond_projection1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_projection2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thei_llvm_fpga_pipeline_keep_going_projection1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thei_llvm_fpga_pipeline_keep_going_projection1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thei_llvm_fpga_pipeline_keep_going_projection1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|theprojection_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region</TD>
<TD >394</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >396</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|theprojection_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|theprojection_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start</TD>
<TD >395</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >397</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function</TD>
<TD >649</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thewindowing_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thewindowing_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3|theiord</TD>
<TD >42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1</TD>
<TD >31</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >28</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thei_llvm_fpga_pipeline_keep_going_windowing1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thei_llvm_fpga_pipeline_keep_going_windowing1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thei_llvm_fpga_pipeline_keep_going_windowing1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_22</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|redist1_sync_together13_aunroll_x_in_i_valid_22</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thewindowing_B1_start_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >392</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >392</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x|theiord</TD>
<TD >425</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >388</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x</TD>
<TD >390</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >340</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >440</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >416</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >440</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >416</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst</TD>
<TD >420</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >423</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0</TD>
<TD >420</TD>
<TD >79</TD>
<TD >0</TD>
<TD >79</TD>
<TD >419</TD>
<TD >79</TD>
<TD >79</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >339</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x</TD>
<TD >345</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >339</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist12_sync_together70_aunroll_x_in_c1_eni2_1_tpl_48_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist12_sync_together70_aunroll_x_in_c1_eni2_1_tpl_48_split_0_mem_dmem|auto_generated</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist13_sync_together70_aunroll_x_in_c1_eni2_2_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist13_sync_together70_aunroll_x_in_c1_eni2_2_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist14_sync_together70_aunroll_x_in_c1_eni2_3_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist14_sync_together70_aunroll_x_in_c1_eni2_3_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist15_sync_together70_aunroll_x_in_c1_eni2_4_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist15_sync_together70_aunroll_x_in_c1_eni2_4_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist16_sync_together70_aunroll_x_in_c1_eni2_5_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist16_sync_together70_aunroll_x_in_c1_eni2_5_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist42_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_5_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist42_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_5_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist17_sync_together70_aunroll_x_in_c1_eni2_6_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist17_sync_together70_aunroll_x_in_c1_eni2_6_tpl_9_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist41_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_6_x_q_38_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist41_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_6_x_q_38_split_0_mem_dmem|auto_generated</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist40_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_7_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist40_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_7_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist19_sync_together70_aunroll_x_in_c1_eni2_8_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist19_sync_together70_aunroll_x_in_c1_eni2_8_tpl_9_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist39_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_8_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist39_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_8_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist20_sync_together70_aunroll_x_in_c1_eni2_9_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist20_sync_together70_aunroll_x_in_c1_eni2_9_tpl_9_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist21_sync_together70_aunroll_x_in_c1_eni2_10_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist21_sync_together70_aunroll_x_in_c1_eni2_10_tpl_9_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist22_sync_together70_aunroll_x_in_c1_eni2_11_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist22_sync_together70_aunroll_x_in_c1_eni2_11_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist49_i_tobool_mask_trunc_windowing42_sel_x_b_39</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem|auto_generated|altsyncram1</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excRZero_uid90_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|regOrZeroOverInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excRInf_uid95_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excR_x_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excR_y_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|invExpXIsMax_uid44_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|fracYPostZ_uid57_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist11_andEq_uid156_fracYZero_uid16_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|andEq_uid156_fracYZero_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|eq0_uid152_fracYZero_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|eq1_uid155_fracYZero_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_ma3_cma_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid113_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid114_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid114_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid146_pT2_uid134_invPolyEval_im0_cma_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid146_pT2_uid134_invPolyEval_im3_cma_delay</TD>
<TD >29</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC1_uid117_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC1_uid117_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid143_pT1_uid128_invPolyEval_cma_delay</TD>
<TD >28</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >25</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC2_uid121_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC2_uid121_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist28_signR_uid47_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|signR_uid47_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist40_signY_uid15_block_rsrvd_fix_b_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excRNaN_uid98_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excZ_x_uid24_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excZ_y_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excN_x_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excN_y_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excI_x_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|expXIsMax_uid25_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excI_y_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist41_expY_uid13_block_rsrvd_fix_b_12_mem_dmem|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist41_expY_uid13_block_rsrvd_fix_b_12_mem_dmem|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist29_fracXIsZero_uid40_block_rsrvd_fix_q_17</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|fracXIsZero_uid40_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rUdfEQMin_uid114_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rOvfEQMax_uid108_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rOvfExtraBits_uid111_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excRNaN_uid127_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist32_effSub_uid53_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRInf_uid134_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist48_fracXIsZero_uid26_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist40_fracXIsZero_uid40_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|fracXIsZero_uid40_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRZero_uid137_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist42_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_14</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist34_sigB_uid52_block_rsrvd_fix_b_15</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRReg_uid131_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excZ_aSig_uid17_uid24_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|expXIsMax_uid25_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist37_InvExpXIsZero_uid45_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist41_expXIsMax_uid39_block_rsrvd_fix_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist36_sigA_uid51_block_rsrvd_fix_b_15</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|aMinusA_uid88_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid173_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|invCmpEQ_stickyBits_cZwF_uid73_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem|auto_generated|altsyncram1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem|auto_generated</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist35_sigA_uid51_block_rsrvd_fix_b_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist33_sigB_uid52_block_rsrvd_fix_b_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist28_sync_together70_aunroll_x_in_c1_eni2_16_tpl_16</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist1_i_selcond_windowing_1_windowing36_q_29</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist48_i_tobool_mask_trunc_windowing42_sel_x_b_29</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|inIsZero_uid12_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|rnd_uid22_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|redist11_vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|sticky_uid20_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|vCount_uid49_lzcShifterZ1_uid10_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|xXorSign_uid7_block_rsrvd_fix_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|redist21_signX_uid6_block_rsrvd_fix_b_16</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|inIsZero_uid12_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|rnd_uid22_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|redist11_vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|sticky_uid20_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|vCount_uid49_lzcShifterZ1_uid10_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|xXorSign_uid7_block_rsrvd_fix_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|redist21_signX_uid6_block_rsrvd_fix_b_16</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist27_sync_together70_aunroll_x_in_c1_eni2_16_tpl_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|i_cmp_windowing14_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist24_sync_together70_aunroll_x_in_c1_eni2_13_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist24_sync_together70_aunroll_x_in_c1_eni2_13_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist25_sync_together70_aunroll_x_in_c1_eni2_14_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist25_sync_together70_aunroll_x_in_c1_eni2_14_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist0_valid_fanout_reg0_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist33_sync_together70_aunroll_x_in_i_valid_38</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist32_sync_together70_aunroll_x_in_i_valid_15</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist29_sync_together70_aunroll_x_in_i_valid_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x</TD>
<TD >341</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x</TD>
<TD >344</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >392</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >390</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x|theiowr</TD>
<TD >456</TD>
<TD >51</TD>
<TD >63</TD>
<TD >51</TD>
<TD >388</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >388</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region</TD>
<TD >395</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >396</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thewindowing_B1_start_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thewindowing_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start</TD>
<TD >397</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >398</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thewindowing_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thewindowing_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thewindowing_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo|counter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo|counter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo</TD>
<TD >6</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function</TD>
<TD >649</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst|streamer_internal</TD>
<TD >81</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0|streamer_internal_inst</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|streamer_0</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|dll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|oct</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|c0</TD>
<TD >228</TD>
<TD >173</TD>
<TD >8</TD>
<TD >173</TD>
<TD >280</TD>
<TD >173</TD>
<TD >173</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|seq</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad</TD>
<TD >91</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[23].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[21].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[16].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[15].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[14].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[13].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[12].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[11].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[10].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[9].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[7].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[6].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[5].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[4].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[3].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[2].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[1].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads</TD>
<TD >118</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads</TD>
<TD >633</TD>
<TD >58</TD>
<TD >118</TD>
<TD >58</TD>
<TD >220</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy</TD>
<TD >975</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >366</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0</TD>
<TD >878</TD>
<TD >545</TD>
<TD >0</TD>
<TD >545</TD>
<TD >130</TD>
<TD >545</TD>
<TD >545</TD>
<TD >545</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|pll</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|fpga_interfaces</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >211</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >242</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
