Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Sun May  5 22:28:50 2024
| Host              : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file ./report/add_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                 Violations  
--------  --------  ------------------------------------------  ----------  
AVAL-344  Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (65)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (65)
-------------------------------------
 There are 65 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.312        0.000                      0                   34           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          9.312        0.000                      0                   34                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.312ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.312ns  (required time - arrival time)
  Source:                 b[0]
                            (input port)
  Destination:            ap_return[29]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.688ns  (logic 0.578ns (84.012%)  route 0.110ns (15.988%))
  Logic Levels:           7  (LOOKAHEAD8=4 LUTCY1=1 LUTCY2=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[0] (IN)
                         net (fo=1, unset)            0.035     0.035    bd_0_i/hls_inst/inst/ap_return[0]_INST_0/I2
    SLICE_X183Y136       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     0.123 r  bd_0_i/hls_inst/inst/ap_return[0]_INST_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     0.159    bd_0_i/hls_inst/inst/ap_return[0]_INST_0_n_0
    SLICE_X183Y136       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     0.401 r  bd_0_i/hls_inst/inst/ap_return[8]_INST_0_i_1/COUTH
                         net (fo=3, routed)           0.001     0.402    bd_0_i/hls_inst/inst/ap_return[8]_INST_0_i_1_n_3
    SLICE_X183Y137       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     0.442 r  bd_0_i/hls_inst/inst/ap_return[16]_INST_0_i_1/COUTH
                         net (fo=3, routed)           0.001     0.443    bd_0_i/hls_inst/inst/ap_return[16]_INST_0_i_1_n_3
    SLICE_X183Y138       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     0.483 r  bd_0_i/hls_inst/inst/ap_return[24]_INST_0_i_1/COUTH
                         net (fo=3, routed)           0.001     0.484    bd_0_i/hls_inst/inst/ap_return[24]_INST_0_i_1_n_3
    SLICE_X183Y139       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     0.526 r  bd_0_i/hls_inst/inst/ap_return[30]_INST_0_i_1/COUTD
                         net (fo=2, routed)           0.014     0.540    bd_0_i/hls_inst/inst/ap_return[28]_INST_0/I4
    SLICE_X183Y139       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.058     0.598 r  bd_0_i/hls_inst/inst/ap_return[28]_INST_0/LUTCY2_INST/O
                         net (fo=3, routed)           0.022     0.620    bd_0_i/hls_inst/inst/ap_return[29]_INST_0/I4
    SLICE_X183Y139       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.068     0.688 r  bd_0_i/hls_inst/inst/ap_return[29]_INST_0/LUTCY1_INST/O
                         net (fo=0)                   0.000     0.688    ap_return[29]
                                                                      r  ap_return[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  9.312    





