Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_charmove_behav xil_defaultlib.tb_charmove xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/charmove.sv" Line 22. Module charmove doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/char1/char1_example.sv" Line 1. Module char1_example doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/char1/char1_palette.sv" Line 1. Module char1_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/char2/char2_palette.sv" Line 1. Module char2_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/charmove.sv" Line 22. Module charmove doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/char1/char1_example.sv" Line 1. Module char1_example doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/char1/char1_palette.sv" Line 1. Module char1_palette doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yanxinj2/ECE385/char2/char2_palette.sv" Line 1. Module char2_palette doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.char1_rom
Compiling module xil_defaultlib.char1_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.char2_rom
Compiling module xil_defaultlib.char2_palette
Compiling module xil_defaultlib.char1_example
Compiling module xil_defaultlib.charmove
Compiling module xil_defaultlib.tb_charmove
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_charmove_behav
