
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185160                       # Simulator instruction rate (inst/s)
host_op_rate                                   239316                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32627                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377688                       # Number of bytes of host memory used
host_seconds                                 31920.98                       # Real time elapsed on the host
sim_insts                                  5910474845                       # Number of instructions simulated
sim_ops                                    7639205584                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        37120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        58112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        59264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               231936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       111616                       # Number of bytes written to this memory
system.physmem.bytes_written::total            111616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          290                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          463                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1812                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             872                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  872                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12290064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     35641187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     55796892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19787004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56902998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               222695967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18312196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         107169362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              107169362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         107169362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12290064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     35641187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     55796892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19787004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56902998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              329865329                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          197398                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       161754                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21162                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        81475                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           75546                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20015                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          934                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1893598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1128549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             197398                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        95561                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               247041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          60643                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         90731                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           118296                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20999                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2270479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.608639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2023438     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           25974      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           30645      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           16960      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19208      0.85%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10838      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7533      0.33%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           19526      0.86%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          116357      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2270479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079036                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.451856                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1878125                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       106757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           244991                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38767                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        31978                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1377570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38767                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1881341                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15082                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        83124                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           243603                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8558                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1376008                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1938                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1914085                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6405620                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6405620                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1605171                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          308853                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          195                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24839                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       131976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        70603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1692                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1372441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1288969                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1812                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       188501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       437555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2270479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567708                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261078                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1728681     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       217696      9.59%     85.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       116612      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        80778      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        71222      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        36565      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8744      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5910      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4271      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2270479                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            337     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1320     44.82%     56.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1288     43.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1079691     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20123      1.56%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118913      9.23%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        70086      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1288969                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516087                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2945                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002285                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4853174                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1561328                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1265896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1291914                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25706                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1874                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38767                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10914                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1372795                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       131976                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        70603                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          195                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23897                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1268675                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       111387                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              181450                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176488                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             70063                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507961                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1265967                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1265896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           753795                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1976261                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506848                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381425                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       942298                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1156189                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       216549                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21132                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2231712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.518073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.336322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1759567     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       219073      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91751      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        54806      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38123      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        24709      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13061      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10183      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20439      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2231712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       942298                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1156189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                174976                       # Number of memory references committed
system.switch_cpus1.commit.loads               106256                       # Number of loads committed
system.switch_cpus1.commit.membars                156                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            165430                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1042441                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23546                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20439                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3584011                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2784308                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 227104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             942298                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1156189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       942298                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.650524                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.650524                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377284                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377284                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5721707                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1759595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1283424                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           312                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          203287                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166214                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21636                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81440                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77513                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20509                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          967                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1951748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1137286                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             203287                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98022                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               235841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59711                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         52931                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           120968                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2278352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2042511     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10950      0.48%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16902      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23034      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           24156      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20555      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10762      0.47%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17361      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112121      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2278352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081393                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455355                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1931963                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        73159                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           235270                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          356                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37600                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33376                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1393140                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37600                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1937586                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          15193                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45437                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           230007                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12525                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1392022                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1777                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1944047                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6469672                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6469672                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1656146                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          287866                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39203                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       130784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        69740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          837                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        32315                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1389522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1310913                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          292                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       169145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       409408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2278352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1711451     75.12%     75.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       242651     10.65%     85.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121003      5.31%     91.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82282      3.61%     94.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65219      2.86%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27483      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17986      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9013      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1264      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2278352                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            278     11.89%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           866     37.04%     48.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1194     51.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1103370     84.17%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19441      1.48%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118478      9.04%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        69461      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1310913                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524873                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2338                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001783                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4902806                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1559018                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1289122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1313251                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2801                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23174                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1294                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37600                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12586                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1389865                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       130784                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        69740                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           983                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24505                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1291235                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       111581                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19676                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              181026                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183196                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             69445                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.516994                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1289188                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1289122                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           741056                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1995546                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.516148                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371355                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       965240                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1187727                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       202121                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21683                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2240752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.530057                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.357571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1742490     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       252399     11.26%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        90127      4.02%     93.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43130      1.92%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43423      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21545      0.96%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14260      0.64%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8317      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25061      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2240752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       965240                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1187727                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                176056                       # Number of memory references committed
system.switch_cpus2.commit.loads               107610                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            171249                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1070155                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24462                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25061                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3605526                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2817320                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 219231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             965240                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1187727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       965240                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.587525                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.587525                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386470                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386470                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5808084                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1798111                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1291411                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2497581                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          224632                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       187004                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21946                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84731                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79929                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23718                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1945780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1231519                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             224632                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103647                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               255853                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          61847                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         85715                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           122241                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2327371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.650819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.027199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2071518     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           15517      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19579      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           31291      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12685      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           16903      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           19489      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          131237      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2327371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089940                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.493085                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1934809                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        98359                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           254604                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39480                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34042                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1504395                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39480                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1937191                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           5311                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        87342                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           252313                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1494550                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           670                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2088303                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6945470                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6945470                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1718604                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          369699                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            20897                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       141335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        72273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1457635                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1388464                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1822                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       194876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       411330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2327371                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596580                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319790                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1740295     74.78%     74.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       266617     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       110133      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        61400      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        82899      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25941      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        25603      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        13402      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2327371                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           9741     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1169734     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       127820      9.21%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        71905      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1388464                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.555924                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              12340                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5118461                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1652887                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1350395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1400804                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29641                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39480                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4039                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1457993                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       141335                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        72273                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12196                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24991                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1363131                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125252                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        25333                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              197117                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          192357                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             71865                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.545780                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1350428                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1350395                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           808904                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2172570                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.540681                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372326                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       999873                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1231945                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       226053                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21921                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2287891                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538463                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.357432                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1765880     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       265030     11.58%     88.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95900      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        47561      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43815      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        18489      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18160      0.79%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8681      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24375      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2287891                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       999873                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1231945                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                182593                       # Number of memory references committed
system.switch_cpus3.commit.loads               111694                       # Number of loads committed
system.switch_cpus3.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            178621                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1109059                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25418                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24375                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3721501                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2955481                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 170210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             999873                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1231945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       999873                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497898                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497898                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400337                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400337                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6130400                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1889053                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1389794                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          184747                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       166486                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        11613                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        71460                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           63794                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10047                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          535                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1945196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1161168                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             184747                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        73841                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               228610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          36864                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        131044                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           113495                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        11480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2329840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.585535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.908545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2101230     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            7977      0.34%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16402      0.70%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            6663      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           37464      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           33660      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6283      0.27%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           13709      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          106452      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2329840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073970                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464917                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1931848                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       144821                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           227618                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          763                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         24784                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        16196                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1360960                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         24784                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1934680                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         121572                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15679                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           225693                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7426                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1358985                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2854                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1602371                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6396095                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6396095                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1381169                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          221188                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          161                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            20533                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       318538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       159777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1479                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         7729                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1354001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1289561                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          964                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       127194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       311400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2329840                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.553498                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.348667                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1869925     80.26%     80.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       138472      5.94%     86.20% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       113523      4.87%     91.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        48900      2.10%     93.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        61794      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        59139      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        33735      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2754      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1598      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2329840                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3241     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         25002     86.20%     97.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          761      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       811107     62.90%     62.90% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        11191      0.87%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       308083     23.89%     87.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       159104     12.34%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1289561                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516324                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29004                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022491                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4938930                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1481410                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1276170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1318565                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2262                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        16132                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1653                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         24784                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         117466                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1930                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1354162                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       318538                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       159777                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         5937                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        13348                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1278771                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       306918                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        10790                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              465988                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          166962                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            159070                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.512003                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1276291                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1276170                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           690540                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1364258                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.510962                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506165                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1026851                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1206500                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       147822                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        11626                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2305056                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523415                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.343236                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1866449     80.97%     80.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       160566      6.97%     87.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        75232      3.26%     91.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        74329      3.22%     94.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        19910      0.86%     95.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        85887      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6704      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4648      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        11331      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2305056                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1026851                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1206500                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                460522                       # Number of memory references committed
system.switch_cpus4.commit.loads               302403                       # Number of loads committed
system.switch_cpus4.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            159151                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1072912                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        11331                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3648047                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2733446                       # The number of ROB writes
system.switch_cpus4.timesIdled                  43896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 167743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1026851                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1206500                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1026851                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.432274                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.432274                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411138                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411138                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6317432                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1485952                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1613124                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          174466                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       142382                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        18585                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        70658                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           65767                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           17330                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          838                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1685383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1033328                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             174466                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        83097                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               211733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          58660                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        102963                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           105503                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        18602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2039479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.978598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1827746     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11240      0.55%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17531      0.86%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           26659      1.31%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11057      0.54%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           12989      0.64%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           13741      0.67%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9626      0.47%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          108890      5.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2039479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.069854                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.413731                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1663718                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       125252                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           210214                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1197                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39097                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        28193                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1252691                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39097                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1668029                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          42861                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        69630                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           207204                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12655                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1249497                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          623                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2192                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6491                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          981                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1710760                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5823827                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5823827                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1402904                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          307850                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          274                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            37581                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       126723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        69518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3387                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        13356                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1244617                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          275                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1158854                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1903                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       194889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       454808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2039479                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.568211                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.255007                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1545994     75.80%     75.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       199959      9.80%     85.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110804      5.43%     91.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        72590      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        66390      3.26%     97.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        20495      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        14620      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5254      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3373      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2039479                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            347     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1166     41.47%     53.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1299     46.19%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       954416     82.36%     82.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21360      1.84%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          127      0.01%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       114870      9.91%     94.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        68081      5.87%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1158854                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.463990                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2812                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002427                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4361902                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1439845                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1137292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1161666                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5459                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27463                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         4548                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          907                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39097                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          32321                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1417                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1244892                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       126723                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        69518                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          147                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         9860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        21517                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1141707                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       108621                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17147                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              176565                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          154644                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             67944                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.457125                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1137397                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1137292                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           674029                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1709820                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.455357                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394211                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       840441                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1024798                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       221175                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        18907                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2000382                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.512301                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.361019                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1585213     79.25%     79.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       197549      9.88%     89.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        82044      4.10%     93.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        42236      2.11%     95.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        31280      1.56%     96.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        17865      0.89%     97.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        11150      0.56%     98.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9252      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        23793      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2000382                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       840441                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1024798                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                164226                       # Number of memory references committed
system.switch_cpus5.commit.loads                99256                       # Number of loads committed
system.switch_cpus5.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            142239                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           926574                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        19983                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        23793                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3222562                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2531058                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 458104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             840441                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1024798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       840441                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.971753                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.971753                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.336502                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.336502                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5181694                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1555712                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1186070                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          187453                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       164571                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        17336                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       114381                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          110963                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           12434                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          555                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1916914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1063565                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             187453                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       123397                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               234278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          56241                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         46705                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           118166                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        16866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2236709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.541107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.808406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2002431     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           32692      1.46%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19642      0.88%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31959      1.43%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12206      0.55%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           29358      1.31%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5319      0.24%     95.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9898      0.44%     95.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           93204      4.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2236709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075054                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.425838                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1902202                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        62114                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           233626                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          307                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38456                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        19992                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1206094                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1402                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38456                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1904197                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          36111                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        20253                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           231741                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5947                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1203669                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1085                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1596677                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5482317                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5482317                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1257268                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          339405                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            16020                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       201909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        38452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          384                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8653                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1195096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1106311                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1175                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       239872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       509419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.issued_per_cycle::samples      2236709                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.494616                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.122030                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1756442     78.53%     78.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       158119      7.07%     85.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       149410      6.68%     92.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        89880      4.02%     96.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        52167      2.33%     98.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        14145      0.63%     99.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        15811      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          407      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          328      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2236709                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2200     59.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     59.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           839     22.50%     81.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          690     18.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       877461     79.31%     79.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         9509      0.86%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           87      0.01%     80.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     80.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       181298     16.39%     96.57% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        37956      3.43%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1106311                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.442953                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3729                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.003371                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4454235                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1435150                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1074493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1110040                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1122                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        46793                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38456                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          30442                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          819                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1195268                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       201909                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        38452                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        18356                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1088854                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       177725                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17457                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              215670                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          163113                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             37945                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.435963                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1075018                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1074493                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           647046                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1477338                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.430213                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.437981                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       834483                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       952723                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       242590                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        17066                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2198253                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.433400                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.291089                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1836154     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       147097      6.69%     90.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        89142      4.06%     94.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        29407      1.34%     95.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        45821      2.08%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        10055      0.46%     98.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         6621      0.30%     98.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5812      0.26%     98.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28144      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2198253                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       834483                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        952723                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                192143                       # Number of memory references committed
system.switch_cpus6.commit.loads               155116                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            144788                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           836718                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13155                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28144                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3365422                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2429107                       # The number of ROB writes
system.switch_cpus6.timesIdled                  43712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 260874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             834483                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               952723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       834483                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.992970                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.992970                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.334116                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.334116                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5032821                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1417280                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1250756                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          174451                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       142399                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        18559                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        70760                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           66064                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           17360                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          833                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1685642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1032116                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             174451                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        83424                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               211634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          58326                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        105842                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           105476                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        18569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2042213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.975417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1830579     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11234      0.55%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17646      0.86%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           26689      1.31%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11001      0.54%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           12999      0.64%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13982      0.68%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9580      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          108503      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2042213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069848                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.413246                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1664087                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       128041                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           210023                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1269                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38792                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        28154                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1250767                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38792                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1668399                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          44586                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        70334                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           207079                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13020                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1247692                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          774                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2468                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          956                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1708738                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5814877                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5814877                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1403269                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          305468                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          272                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          144                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38061                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       126426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        69459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3380                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13362                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1243030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1158526                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1901                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       192591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       448571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2042213                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.567290                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.253601                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1548500     75.82%     75.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       200257      9.81%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110778      5.42%     91.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        72841      3.57%     94.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66119      3.24%     97.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        20480      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        14682      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5226      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3330      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2042213                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            350     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1142     40.95%     53.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1297     46.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       954185     82.36%     82.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21367      1.84%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114822      9.91%     94.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        68024      5.87%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1158526                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.463859                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2789                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002407                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4363955                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1435958                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1136926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1161315                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5477                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27143                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4452                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          889                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38792                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          32681                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1504                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1243302                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       126426                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        69459                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          144                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11554                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        21490                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1141327                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       108574                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17199                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              176465                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          154742                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67891                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.456973                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1137034                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1136926                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           674010                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1709115                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.455210                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394362                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       840667                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1025096                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       219141                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        18877                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2003421                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.511673                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.360303                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1588207     79.27%     79.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       197571      9.86%     89.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        82030      4.09%     93.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        42070      2.10%     95.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        31411      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17954      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11148      0.56%     98.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9287      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23743      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2003421                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       840667                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1025096                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                164290                       # Number of memory references committed
system.switch_cpus7.commit.loads                99283                       # Number of loads committed
system.switch_cpus7.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            142281                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           926848                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        19992                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23743                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3223915                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2527273                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 455370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             840667                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1025096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       840667                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.970954                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.970954                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336592                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336592                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5179752                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1555271                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1184769                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           256                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216045                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214404                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47087182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31071383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78158565                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47087182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31071383                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78158565                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47087182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31071383                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78158565                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545111.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930459.107143                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930459.107143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930459.107143                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26977824                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72125682                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26977824                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72125682                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26977824                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72125682                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858639.071429                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858639.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858639.071429                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           115                       # number of replacements
system.l21.tagsinuse                      4095.012864                       # Cycle average of tags in use
system.l21.total_refs                          259831                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4211                       # Sample count of references to valid blocks.
system.l21.avg_refs                         61.702921                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          257.909609                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.599916                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    54.716604                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3767.786734                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003564                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.013359                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919870                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999759                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          372                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l21.Writeback_hits::total                  201                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          372                       # number of demand (read+write) hits
system.l21.demand_hits::total                     372                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          372                       # number of overall hits
system.l21.overall_hits::total                    372                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          101                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  116                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          101                       # number of demand (read+write) misses
system.l21.demand_misses::total                   116                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          101                       # number of overall misses
system.l21.overall_misses::total                  116                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5629686                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     52297470                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       57927156                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5629686                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     52297470                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        57927156                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5629686                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     52297470                       # number of overall miss cycles
system.l21.overall_miss_latency::total       57927156                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          473                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                488                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          473                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 488                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          473                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                488                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213531                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.237705                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213531                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.237705                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213531                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.237705                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 517796.732673                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 499372.034483                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 517796.732673                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 499372.034483                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 375312.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 517796.732673                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 499372.034483                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  81                       # number of writebacks
system.l21.writebacks::total                       81                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          101                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             116                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          101                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              116                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          101                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             116                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     45071356                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     49617740                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     45071356                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     49617740                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4546384                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     45071356                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     49617740                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.237705                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.237705                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213531                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.237705                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 446251.049505                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 427739.137931                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 446251.049505                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 427739.137931                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 303092.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 446251.049505                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 427739.137931                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           108                       # number of replacements
system.l22.tagsinuse                      4094.570071                       # Cycle average of tags in use
system.l22.total_refs                          192885                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.881304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           90.583347                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    26.385963                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    44.563947                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3933.036814                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022115                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006442                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.010880                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.960214                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999651                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          321                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    322                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l22.Writeback_hits::total                   96                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          324                       # number of demand (read+write) hits
system.l22.demand_hits::total                     325                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          324                       # number of overall hits
system.l22.overall_hits::total                    325                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           81                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           81                       # number of demand (read+write) misses
system.l22.demand_misses::total                   108                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           81                       # number of overall misses
system.l22.overall_misses::total                  108                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31823147                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     36785547                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       68608694                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31823147                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     36785547                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        68608694                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31823147                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     36785547                       # number of overall miss cycles
system.l22.overall_miss_latency::total       68608694                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          402                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                430                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          405                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 433                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          405                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                433                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201493                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.251163                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.200000                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.249423                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.200000                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.249423                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454142.555556                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 635265.685185                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454142.555556                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 635265.685185                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1178635.074074                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454142.555556                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 635265.685185                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  63                       # number of writebacks
system.l22.writebacks::total                       63                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           81                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           81                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           81                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     30969747                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     60854294                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     30969747                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     60854294                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29884547                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     30969747                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     60854294                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201493                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.251163                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.200000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.249423                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.200000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.249423                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 563465.685185                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 563465.685185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1106835.074074                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 382342.555556                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 563465.685185                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            84                       # number of replacements
system.l23.tagsinuse                      4094.870831                       # Cycle average of tags in use
system.l23.total_refs                          180653                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l23.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          135.870831                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    17.213373                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    29.562135                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3912.224492                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004202                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.007217                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.955133                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          285                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l23.Writeback_hits::total                   89                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          288                       # number of demand (read+write) hits
system.l23.demand_hits::total                     290                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          288                       # number of overall hits
system.l23.overall_hits::total                    290                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           57                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           57                       # number of demand (read+write) misses
system.l23.demand_misses::total                    84                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           57                       # number of overall misses
system.l23.overall_misses::total                   84                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     48228221                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     31383058                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       79611279                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     48228221                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     31383058                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        79611279                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     48228221                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     31383058                       # number of overall miss cycles
system.l23.overall_miss_latency::total       79611279                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          342                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          345                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          345                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.165217                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.165217                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1786230.407407                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 550579.964912                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 947753.321429                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1786230.407407                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 550579.964912                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 947753.321429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1786230.407407                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 550579.964912                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 947753.321429                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  44                       # number of writebacks
system.l23.writebacks::total                       44                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           57                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           57                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           57                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     46287643                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     27289010                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     73576653                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     46287643                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     27289010                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     73576653                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     46287643                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     27289010                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     73576653                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.165217                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.165217                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1714357.148148                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 478754.561404                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 875912.535714                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1714357.148148                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 478754.561404                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 875912.535714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1714357.148148                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 478754.561404                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 875912.535714                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           304                       # number of replacements
system.l24.tagsinuse                             4096                       # Cycle average of tags in use
system.l24.total_refs                          223859                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4400                       # Sample count of references to valid blocks.
system.l24.avg_refs                         50.877045                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.411604                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   151.384798                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3920.203598                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003274                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.036959                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.957081                       # Average percentage of cache occupancy
system.l24.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          462                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    462                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             187                       # number of Writeback hits
system.l24.Writeback_hits::total                  187                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          462                       # number of demand (read+write) hits
system.l24.demand_hits::total                     462                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          462                       # number of overall hits
system.l24.overall_hits::total                    462                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          290                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  304                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          290                       # number of demand (read+write) misses
system.l24.demand_misses::total                   304                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          290                       # number of overall misses
system.l24.overall_misses::total                  304                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      7188903                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    149460416                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      156649319                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      7188903                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    149460416                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       156649319                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      7188903                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    149460416                       # number of overall miss cycles
system.l24.overall_miss_latency::total      156649319                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          752                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                766                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          187                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              187                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          752                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 766                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          752                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                766                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.385638                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.396867                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.385638                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.396867                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.385638                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.396867                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 513493.071429                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 515380.744828                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 515293.812500                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 513493.071429                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 515380.744828                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 515293.812500                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 513493.071429                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 515380.744828                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 515293.812500                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  63                       # number of writebacks
system.l24.writebacks::total                       63                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          290                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             304                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          290                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              304                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          290                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             304                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      6182686                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    128636202                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    134818888                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      6182686                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    128636202                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    134818888                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      6182686                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    128636202                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    134818888                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.385638                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.396867                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.385638                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.396867                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.385638                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.396867                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 441620.428571                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 443573.110345                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 443483.184211                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 441620.428571                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 443573.110345                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 443483.184211                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 441620.428571                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 443573.110345                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 443483.184211                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           471                       # number of replacements
system.l25.tagsinuse                      4091.421242                       # Cycle average of tags in use
system.l25.total_refs                          317592                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4562                       # Sample count of references to valid blocks.
system.l25.avg_refs                         69.616835                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          290.605352                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.475772                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   195.134288                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3593.205829                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.070949                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003046                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.047640                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.877248                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998882                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          463                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    463                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             468                       # number of Writeback hits
system.l25.Writeback_hits::total                  468                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          463                       # number of demand (read+write) hits
system.l25.demand_hits::total                     463                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          463                       # number of overall hits
system.l25.overall_hits::total                    463                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          409                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  422                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           45                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 45                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          454                       # number of demand (read+write) misses
system.l25.demand_misses::total                   467                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          454                       # number of overall misses
system.l25.overall_misses::total                  467                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      6274607                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    221023536                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      227298143                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     22322575                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     22322575                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      6274607                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    243346111                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       249620718                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      6274607                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    243346111                       # number of overall miss cycles
system.l25.overall_miss_latency::total      249620718                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          872                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                885                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          468                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              468                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           45                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          917                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 930                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          917                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                930                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.469037                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.476836                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.495093                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.502151                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.495093                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.502151                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 482662.076923                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 540399.843521                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 538621.191943                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 496057.222222                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 496057.222222                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 482662.076923                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 536004.649780                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 534519.738758                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 482662.076923                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 536004.649780                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 534519.738758                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 272                       # number of writebacks
system.l25.writebacks::total                      272                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          409                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             422                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           45                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            45                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          454                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              467                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          454                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             467                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      5341207                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    191654062                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    196995269                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     19089492                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     19089492                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      5341207                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    210743554                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    216084761                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      5341207                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    210743554                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    216084761                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.469037                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.476836                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.495093                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.502151                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.495093                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.502151                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 410862.076923                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 468591.838631                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 466813.433649                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 424210.933333                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 424210.933333                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 410862.076923                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 464192.850220                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 462708.267666                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 410862.076923                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 464192.850220                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 462708.267666                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           174                       # number of replacements
system.l26.tagsinuse                      4095.972656                       # Cycle average of tags in use
system.l26.total_refs                           73962                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l26.avg_refs                         17.321311                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.972656                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.259947                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    93.309356                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3911.430697                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019280                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002993                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.022781                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.954939                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          314                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l26.Writeback_hits::total                   48                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          314                       # number of demand (read+write) hits
system.l26.demand_hits::total                     314                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          314                       # number of overall hits
system.l26.overall_hits::total                    314                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          161                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  174                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          161                       # number of demand (read+write) misses
system.l26.demand_misses::total                   174                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          161                       # number of overall misses
system.l26.overall_misses::total                  174                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6075350                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     71060501                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       77135851                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6075350                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     71060501                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        77135851                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6075350                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     71060501                       # number of overall miss cycles
system.l26.overall_miss_latency::total       77135851                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          475                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                488                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          475                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 488                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          475                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                488                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.338947                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.356557                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.338947                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.356557                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.338947                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.356557                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 467334.615385                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 441369.571429                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 443309.488506                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 467334.615385                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 441369.571429                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 443309.488506                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 467334.615385                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 441369.571429                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 443309.488506                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  26                       # number of writebacks
system.l26.writebacks::total                       26                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          161                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             174                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          161                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          161                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5140931                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     59490738                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     64631669                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5140931                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     59490738                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     64631669                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5140931                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     59490738                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     64631669                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.338947                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.356557                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.338947                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.356557                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.338947                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.356557                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 395456.230769                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 369507.689441                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 371446.373563                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 395456.230769                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 369507.689441                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 371446.373563                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 395456.230769                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 369507.689441                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 371446.373563                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           480                       # number of replacements
system.l27.tagsinuse                      4091.724844                       # Cycle average of tags in use
system.l27.total_refs                          317594                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4573                       # Sample count of references to valid blocks.
system.l27.avg_refs                         69.449814                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          290.757171                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.468689                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   195.798657                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3592.700326                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.070986                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003044                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.047802                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.877124                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998956                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          464                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    464                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             471                       # number of Writeback hits
system.l27.Writeback_hits::total                  471                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          464                       # number of demand (read+write) hits
system.l27.demand_hits::total                     464                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          464                       # number of overall hits
system.l27.overall_hits::total                    464                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          418                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  431                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           45                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 45                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          463                       # number of demand (read+write) misses
system.l27.demand_misses::total                   476                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          463                       # number of overall misses
system.l27.overall_misses::total                  476                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      4633953                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    224985003                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      229618956                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     22727888                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     22727888                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      4633953                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    247712891                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       252346844                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      4633953                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    247712891                       # number of overall miss cycles
system.l27.overall_miss_latency::total      252346844                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          882                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                895                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          471                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              471                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           45                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          927                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 940                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          927                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                940                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.473923                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.481564                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.499461                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.506383                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.499461                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.506383                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 356457.923077                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 538241.633971                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 532758.598608                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 505064.177778                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 505064.177778                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 356457.923077                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 535017.043197                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 530140.428571                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 356457.923077                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 535017.043197                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 530140.428571                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 279                       # number of writebacks
system.l27.writebacks::total                      279                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          418                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             431                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           45                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            45                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          463                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              476                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          463                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             476                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      3699708                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    194956937                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    198656645                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     19493319                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     19493319                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      3699708                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    214450256                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    218149964                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      3699708                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    214450256                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    218149964                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.473923                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.481564                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.499461                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.506383                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.499461                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.506383                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 284592.923077                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 466404.155502                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 460920.290023                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 433184.866667                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 433184.866667                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 284592.923077                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 463175.498920                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 458298.243697                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 284592.923077                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 463175.498920                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 458298.243697                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034893                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034893                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75164431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75164431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75164431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75164431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75164431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75164431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789629.309524                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789629.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789629.309524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47441192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47441192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47441192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635903.172414                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118098295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118098295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.598876                       # Cycle average of tags in use
system.cpu1.icache.total_refs               747245554                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1503512.181087                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.598876                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023396                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795832                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       118277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         118277                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       118277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          118277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       118277                       # number of overall hits
system.cpu1.icache.overall_hits::total         118277                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7302424                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7302424                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7302424                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7302424                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7302424                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7302424                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       118296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       118296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       118296                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       118296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       118296                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       118296                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 384338.105263                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 384338.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 384338.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 384338.105263                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5755329                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5755329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5755329                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5755329                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 383688.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 383688.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   472                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117746823                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   728                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              161740.141484                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.353409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.646591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.618568                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.381432                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        81492                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          81492                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68293                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68293                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          156                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       149785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          149785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       149785                       # number of overall hits
system.cpu1.dcache.overall_hits::total         149785                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           99                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1741                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1741                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1741                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1741                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    349401427                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    349401427                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     39531938                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     39531938                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    388933365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    388933365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    388933365                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    388933365                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        83134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        83134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151526                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151526                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151526                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151526                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019751                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019751                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001448                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011490                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011490                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011490                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011490                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 212790.150426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 212790.150426                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 399312.505051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 399312.505051                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 223396.533601                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 223396.533601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 223396.533601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 223396.533601                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       485307                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       161769                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu1.dcache.writebacks::total              201                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1169                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1268                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     77429674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     77429674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     77429674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     77429674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     77429674                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     77429674                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 163699.099366                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163699.099366                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.369714                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746682470                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1484458.190855                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.369714                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043862                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805080                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       120932                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         120932                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       120932                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          120932                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       120932                       # number of overall hits
system.cpu2.icache.overall_hits::total         120932                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     35564532                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35564532                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     35564532                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35564532                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     35564532                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35564532                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       120968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       120968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       120968                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       120968                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       120968                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       120968                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000298                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 987903.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 987903.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 987903.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 987903.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32140747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32140747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32140747                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32140747                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1147883.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1147883.821429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   405                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112794170                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170641.709531                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.707498                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.292502                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.619951                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.380049                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81626                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81626                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68113                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68113                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          165                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       149739                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          149739                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       149739                       # number of overall hits
system.cpu2.dcache.overall_hits::total         149739                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1319                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1319                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1333                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1333                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    226840795                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    226840795                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1156125                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1156125                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    227996920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    227996920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    227996920                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    227996920                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        82945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        82945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68127                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68127                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151072                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151072                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151072                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151072                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015902                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015902                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008824                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 171979.374526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 171979.374526                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82580.357143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82580.357143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 171040.450113                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 171040.450113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 171040.450113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 171040.450113                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu2.dcache.writebacks::total               96                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          917                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          928                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          405                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     58306494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     58306494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     58498794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     58498794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     58498794                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     58498794                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004847                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002681                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002681                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145041.029851                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145041.029851                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144441.466667                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               473.031974                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750130165                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1549855.712810                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.031974                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028897                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.758064                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       122198                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         122198                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       122198                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          122198                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       122198                       # number of overall hits
system.cpu3.icache.overall_hits::total         122198                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     77692000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     77692000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     77692000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     77692000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     77692000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     77692000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       122240                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       122240                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       122240                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       122240                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       122240                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       122240                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000344                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000344                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1849809.523810                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1849809.523810                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1849809.523810                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1849809.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1849809.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1849809.523810                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       519238                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       259619                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     48581544                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     48581544                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     48581544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     48581544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     48581544                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     48581544                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1675225.655172                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1675225.655172                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1675225.655172                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1675225.655172                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1675225.655172                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1675225.655172                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   345                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               108893276                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              181186.815308                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   117.494514                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   138.505486                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.458963                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.541037                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96261                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96261                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        70536                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70536                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          172                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       166797                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          166797                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       166797                       # number of overall hits
system.cpu3.dcache.overall_hits::total         166797                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          849                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          849                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           12                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          861                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          861                       # number of overall misses
system.cpu3.dcache.overall_misses::total          861                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    117139975                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    117139975                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       992648                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       992648                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    118132623                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    118132623                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    118132623                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    118132623                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        97110                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        97110                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        70548                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        70548                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       167658                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       167658                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       167658                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       167658                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008743                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008743                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000170                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005135                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005135                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005135                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005135                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137974.057715                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137974.057715                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82720.666667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82720.666667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 137203.975610                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 137203.975610                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 137203.975610                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 137203.975610                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu3.dcache.writebacks::total               89                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          507                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          516                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          516                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          516                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          516                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          342                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          345                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     50409190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     50409190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       208345                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       208345                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     50617535                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     50617535                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     50617535                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     50617535                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003522                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003522                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002058                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002058                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002058                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002058                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147395.292398                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147395.292398                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69448.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69448.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146717.492754                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146717.492754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146717.492754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146717.492754                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.410638                       # Cycle average of tags in use
system.cpu4.icache.total_refs               765689493                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1374666.953321                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.410638                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021491                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891684                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       113476                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         113476                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       113476                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          113476                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       113476                       # number of overall hits
system.cpu4.icache.overall_hits::total         113476                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8987336                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8987336                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8987336                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8987336                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8987336                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8987336                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       113495                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       113495                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       113495                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       113495                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       113495                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       113495                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000167                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000167                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 473017.684211                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 473017.684211                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 473017.684211                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 473017.684211                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 473017.684211                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 473017.684211                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7305810                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7305810                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7305810                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7305810                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7305810                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7305810                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 521843.571429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 521843.571429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 521843.571429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 521843.571429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 521843.571429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 521843.571429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   752                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               287967618                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1008                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              285682.160714                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   102.074110                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   153.925890                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.398727                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.601273                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       289825                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         289825                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       157966                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        157966                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           79                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           76                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       447791                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          447791                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       447791                       # number of overall hits
system.cpu4.dcache.overall_hits::total         447791                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2702                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2702                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2702                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2702                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2702                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2702                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    713161506                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    713161506                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    713161506                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    713161506                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    713161506                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    713161506                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       292527                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       292527                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       157966                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       157966                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       450493                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       450493                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       450493                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       450493                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009237                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005998                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005998                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005998                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005998                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 263938.381199                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 263938.381199                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 263938.381199                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 263938.381199                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 263938.381199                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 263938.381199                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          187                       # number of writebacks
system.cpu4.dcache.writebacks::total              187                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1950                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1950                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1950                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1950                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1950                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1950                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          752                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          752                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          752                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          752                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          752                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          752                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    183450059                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    183450059                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    183450059                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    183450059                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    183450059                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    183450059                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002571                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002571                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001669                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001669                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 243949.546543                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 243949.546543                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 243949.546543                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 243949.546543                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 243949.546543                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 243949.546543                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.474864                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750397935                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1494816.603586                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.474864                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019992                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.803646                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       105485                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         105485                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       105485                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          105485                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       105485                       # number of overall hits
system.cpu5.icache.overall_hits::total         105485                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8164335                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8164335                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8164335                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8164335                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8164335                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8164335                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       105503                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       105503                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       105503                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       105503                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       105503                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       105503                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000171                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000171                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 453574.166667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 453574.166667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 453574.166667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 453574.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 453574.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 453574.166667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6395707                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6395707                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6395707                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6395707                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6395707                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6395707                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 491977.461538                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 491977.461538                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 491977.461538                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 491977.461538                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 491977.461538                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 491977.461538                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   917                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125055832                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1173                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              106611.962489                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   179.784741                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    76.215259                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.702284                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.297716                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        79860                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          79860                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        64237                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         64237                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          131                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          128                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       144097                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          144097                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       144097                       # number of overall hits
system.cpu5.dcache.overall_hits::total         144097                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2117                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2117                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          389                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2506                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2506                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2506                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2506                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    678945853                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    678945853                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    194252336                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    194252336                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    873198189                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    873198189                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    873198189                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    873198189                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        81977                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        81977                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        64626                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        64626                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       146603                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       146603                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       146603                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       146603                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.025824                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.025824                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006019                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006019                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017094                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017094                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017094                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017094                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 320711.314596                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 320711.314596                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 499363.331620                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 499363.331620                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 348443.012370                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 348443.012370                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 348443.012370                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 348443.012370                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          468                       # number of writebacks
system.cpu5.dcache.writebacks::total              468                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1245                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1245                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          344                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          344                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1589                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1589                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1589                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1589                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          872                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           45                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          917                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          917                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          917                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          917                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    255391922                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    255391922                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     22696075                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     22696075                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    278087997                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    278087997                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    278087997                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    278087997                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010637                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010637                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006255                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006255                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006255                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006255                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 292880.644495                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 292880.644495                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 504357.222222                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 504357.222222                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 303258.448201                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 303258.448201                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 303258.448201                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 303258.448201                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               538.259050                       # Cycle average of tags in use
system.cpu6.icache.total_refs               643365188                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1193627.435993                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.259050                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          526                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019646                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.862595                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118152                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118152                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118152                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118152                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118152                       # number of overall hits
system.cpu6.icache.overall_hits::total         118152                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.cpu6.icache.overall_misses::total           14                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6639016                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6639016                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6639016                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6639016                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6639016                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6639016                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118166                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118166                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118166                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118166                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118166                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118166                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000118                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000118                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 474215.428571                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 474215.428571                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 474215.428571                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 474215.428571                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 474215.428571                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 474215.428571                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            1                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            1                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6183250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6183250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6183250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6183250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6183250                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6183250                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 475634.615385                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 475634.615385                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 475634.615385                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 475634.615385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 475634.615385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 475634.615385                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   475                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               150636695                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              206069.350205                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   143.437598                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   112.562402                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.560303                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.439697                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       159733                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         159733                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        36854                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         36854                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           86                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       196587                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          196587                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       196587                       # number of overall hits
system.cpu6.dcache.overall_hits::total         196587                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1696                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1696                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1696                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1696                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1696                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1696                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    419399938                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    419399938                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    419399938                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    419399938                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    419399938                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    419399938                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       161429                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       161429                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        36854                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        36854                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       198283                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       198283                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       198283                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       198283                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010506                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010506                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008553                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008553                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008553                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008553                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 247287.699292                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 247287.699292                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 247287.699292                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 247287.699292                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 247287.699292                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 247287.699292                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu6.dcache.writebacks::total               48                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1221                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1221                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1221                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1221                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1221                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          475                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     92969982                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     92969982                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     92969982                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     92969982                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     92969982                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     92969982                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002942                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002942                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002396                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002396                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002396                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002396                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 195726.277895                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 195726.277895                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 195726.277895                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 195726.277895                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 195726.277895                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 195726.277895                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.467792                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750397910                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494816.553785                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.467792                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019980                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803634                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       105460                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         105460                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       105460                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          105460                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       105460                       # number of overall hits
system.cpu7.icache.overall_hits::total         105460                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5413800                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5413800                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5413800                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5413800                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5413800                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5413800                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       105476                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       105476                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       105476                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       105476                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       105476                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       105476                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000152                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 338362.500000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 338362.500000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 338362.500000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 338362.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 338362.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 338362.500000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4742465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4742465                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4742465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4742465                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4742465                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4742465                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       364805                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       364805                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       364805                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       364805                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       364805                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       364805                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   927                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125055757                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1183                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              105710.699070                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   179.686360                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    76.313640                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.701900                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.298100                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79763                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79763                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        64259                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         64259                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          131                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          128                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       144022                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          144022                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       144022                       # number of overall hits
system.cpu7.dcache.overall_hits::total         144022                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2158                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2158                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          404                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          404                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2562                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2562                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2562                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2562                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    691819956                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    691819956                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    203290523                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    203290523                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    895110479                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    895110479                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    895110479                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    895110479                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        81921                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        81921                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        64663                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        64663                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146584                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146584                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146584                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146584                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026342                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026342                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006248                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006248                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017478                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017478                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017478                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017478                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 320583.853568                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 320583.853568                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 503194.363861                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 503194.363861                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 349379.578064                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 349379.578064                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 349379.578064                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 349379.578064                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          471                       # number of writebacks
system.cpu7.dcache.writebacks::total              471                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1276                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1276                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          359                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          359                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1635                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1635                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           45                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          927                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    259581187                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    259581187                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     23101388                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     23101388                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    282682575                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    282682575                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    282682575                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    282682575                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010766                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000696                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006324                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006324                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 294309.735828                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 294309.735828                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 513364.177778                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 513364.177778                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 304943.446602                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 304943.446602                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 304943.446602                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 304943.446602                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
