
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.87 source latency core.CPU_src1_value_a3[7]$_DFF_P_/CLK ^
  -0.83 target latency core.CPU_Xreg_value_a4[8][0]$_SDFFE_PP0P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.52 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[2][26]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[26]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.01    0.01 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.36    0.01    0.37 ^ clkbuf_4_15_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.29    0.67 ^ clkbuf_4_15_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_CLK (net)
                  0.13    0.00    0.67 ^ clkbuf_leaf_72_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.84 ^ clkbuf_leaf_72_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_72_CLK (net)
                  0.06    0.00    0.84 ^ core.CPU_Xreg_value_a4[2][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    1.17 ^ core.CPU_Xreg_value_a4[2][26]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_Xreg_value_a4[2][26] (net)
                  0.07    0.00    1.17 ^ _10395_/B2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.06    0.07    1.24 v _10395_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _04496_ (net)
                  0.06    0.00    1.24 v _10397_/B (sky130_fd_sc_hd__nand3_1)
     1    0.01    0.07    0.10    1.34 ^ _10397_/Y (sky130_fd_sc_hd__nand3_1)
                                         _04498_ (net)
                  0.07    0.00    1.34 ^ _10398_/B2 (sky130_fd_sc_hd__o22ai_2)
     1    0.01    0.06    0.08    1.42 v _10398_/Y (sky130_fd_sc_hd__o22ai_2)
                                         _04499_ (net)
                  0.06    0.00    1.43 v _10400_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.13    0.14    1.56 ^ _10400_/Y (sky130_fd_sc_hd__mux2i_1)
                                         core.CPU_src1_value_a2[26] (net)
                  0.13    0.00    1.56 ^ core.CPU_src1_value_a3[26]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.01    0.01 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.36    0.01    0.37 ^ clkbuf_4_14_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.29    0.67 ^ clkbuf_4_14_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14_0_CLK (net)
                  0.14    0.00    0.67 ^ clkbuf_leaf_79_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.85 ^ clkbuf_leaf_79_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_79_CLK (net)
                  0.06    0.00    0.85 ^ core.CPU_src1_value_a3[26]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.77    1.61   clock uncertainty
                          0.00    1.61   clock reconvergence pessimism
                         -0.05    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.01    0.01 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.36    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.14    0.29    0.67 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.14    0.00    0.67 ^ clkbuf_leaf_61_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.84 ^ clkbuf_leaf_61_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_61_CLK (net)
                  0.06    0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.15    0.38    1.22 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.15    0.00    1.22 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.48    1.37    0.99    2.22 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.38    0.09    2.30 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.47    0.59    0.54    2.85 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.61    0.10    2.94 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.43    0.53    3.48 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.43    0.00    3.48 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.15    0.14    3.61 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.15    0.00    3.61 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.77    0.67    4.29 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.77    0.00    4.29 ^ _09628_/A (sky130_fd_sc_hd__nand2_8)
    49    0.28    0.45    0.47    4.76 v _09628_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03902_ (net)
                  0.45    0.01    4.77 v _09665_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.28    5.05 ^ _09665_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03927_ (net)
                  0.19    0.00    5.05 ^ _09666_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.14    0.09    5.15 v _09666_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03928_ (net)
                  0.14    0.00    5.15 v hold1542/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.07    0.62    5.76 v hold1542/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1653 (net)
                  0.07    0.00    5.76 v _09667_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.13    0.13    5.89 ^ _09667_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00909_ (net)
                  0.13    0.00    5.89 ^ core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.89   data arrival time

                          9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock source latency
     1    0.16    0.00    0.00    9.60 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.01    9.61 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    9.96 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.36    0.01    9.97 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.14    0.29   10.27 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.14    0.00   10.27 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.18   10.44 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00   10.44 ^ core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.96   clock uncertainty
                          0.00    9.96   clock reconvergence pessimism
                         -0.07    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -5.89   data arrival time
-----------------------------------------------------------------------------
                                  4.00   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.01    0.01 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.36    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.14    0.29    0.67 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.14    0.00    0.67 ^ clkbuf_leaf_61_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.84 ^ clkbuf_leaf_61_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_61_CLK (net)
                  0.06    0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.15    0.38    1.22 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.15    0.00    1.22 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.48    1.37    0.99    2.22 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.38    0.09    2.30 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.47    0.59    0.54    2.85 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.61    0.10    2.94 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.43    0.53    3.48 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.43    0.00    3.48 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.15    0.14    3.61 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.15    0.00    3.61 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.77    0.67    4.29 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.77    0.00    4.29 ^ _09628_/A (sky130_fd_sc_hd__nand2_8)
    49    0.28    0.45    0.47    4.76 v _09628_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03902_ (net)
                  0.45    0.01    4.77 v _09665_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.28    5.05 ^ _09665_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03927_ (net)
                  0.19    0.00    5.05 ^ _09666_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.14    0.09    5.15 v _09666_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03928_ (net)
                  0.14    0.00    5.15 v hold1542/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.07    0.62    5.76 v hold1542/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1653 (net)
                  0.07    0.00    5.76 v _09667_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.13    0.13    5.89 ^ _09667_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00909_ (net)
                  0.13    0.00    5.89 ^ core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.89   data arrival time

                          9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock source latency
     1    0.16    0.00    0.00    9.60 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.03    0.01    9.61 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.36    0.35    9.96 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.36    0.01    9.97 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.14    0.29   10.27 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.14    0.00   10.27 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.18   10.44 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00   10.44 ^ core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.96   clock uncertainty
                          0.00    9.96   clock reconvergence pessimism
                         -0.07    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -5.89   data arrival time
-----------------------------------------------------------------------------
                                  4.00   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.10171186178922653

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0678

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.014734714291989803

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.11262000352144241

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1308

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.67 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.84 ^ clkbuf_leaf_61_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.38    1.22 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.99    2.22 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
   0.63    2.85 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
   0.63    3.48 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
   0.14    3.61 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
   0.67    4.29 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
   0.48    4.76 v _09628_/Y (sky130_fd_sc_hd__nand2_8)
   0.29    5.05 ^ _09665_/Y (sky130_fd_sc_hd__nor2_1)
   0.09    5.15 v _09666_/Y (sky130_fd_sc_hd__a22oi_1)
   0.62    5.76 v hold1542/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.13    5.89 ^ _09667_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    5.89 ^ core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.89   data arrival time

   9.60    9.60   clock clk (rise edge)
   0.00    9.60   clock source latency
   0.00    9.60 ^ pll/CLK (avsdpll)
   0.36    9.96 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   10.27 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   10.44 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.44 ^ core.CPU_Xreg_value_a4[6][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.96   clock uncertainty
   0.00    9.96   clock reconvergence pessimism
  -0.07    9.89   library setup time
           9.89   data required time
---------------------------------------------------------
           9.89   data required time
          -5.89   data arrival time
---------------------------------------------------------
           4.00   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[2][26]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[26]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.67 ^ clkbuf_4_15_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.84 ^ clkbuf_leaf_72_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.84 ^ core.CPU_Xreg_value_a4[2][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    1.17 ^ core.CPU_Xreg_value_a4[2][26]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    1.24 v _10395_/Y (sky130_fd_sc_hd__a22oi_1)
   0.10    1.34 ^ _10397_/Y (sky130_fd_sc_hd__nand3_1)
   0.08    1.42 v _10398_/Y (sky130_fd_sc_hd__o22ai_2)
   0.14    1.56 ^ _10400_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    1.56 ^ core.CPU_src1_value_a3[26]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.56   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.67 ^ clkbuf_4_14_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.85 ^ clkbuf_leaf_79_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.85 ^ core.CPU_src1_value_a3[26]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.77    1.61   clock uncertainty
   0.00    1.61   clock reconvergence pessimism
  -0.05    1.57   library hold time
           1.57   data required time
---------------------------------------------------------
           1.57   data required time
          -1.56   data arrival time
---------------------------------------------------------
           0.00   slack (VIOLATED)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.8918

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.0019

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
67.923215

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.81e-03   8.50e-04   1.04e-08   6.66e-03  37.2%
Combinational          1.96e-03   3.96e-03   2.20e-08   5.92e-03  33.1%
Clock                  2.97e-03   2.35e-03   2.16e-09   5.32e-03  29.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-02   7.16e-03   3.45e-08   1.79e-02 100.0%
                          60.0%      40.0%       0.0%
