Search.setIndex({"alltitles": {"3 SiGe BjT amplifiers": [[3, null]], "ETHZ feedback": [[4, "ethz-feedback"]], "KLayout .GDS:": [[1, "klayout-gds"]], "OTA": [[4, "ota"]], "RPPD": [[2, "rppd"]], "Xschem schematics:": [[1, "xschem-schematics"]], "amplifier": [[0, null]], "amplifier simulations": [[0, "amplifier-simulations"]], "bias generator": [[4, "bias-generator"]], "calibration kit": [[2, "calibration-kit"]], "design data and design process description": [[1, null]], "differential amplifier": [[0, "differential-amplifier"]], "dual input differential amplifier": [[0, "dual-input-differential-amplifier"]], "experiments": [[2, null]], "high voltage OTA": [[4, null]], "iHP 130nm BiCMOS process sg13g2": [[1, "ihp-130nm-bicmos-process-sg13g2"]], "layout": [[0, "layout"], [0, "id2"], [0, "id4"], [4, "layout"], [5, "layout"]], "options": [[5, "options"]], "pinout": [[6, "pinout"]], "schematic": [[0, "schematic"], [0, "id1"], [0, "id3"], [5, "schematic"]], "sg13g2": [[2, "sg13g2"]], "shunt regulator 3.3V": [[5, null]], "signals": [[6, "signals"]], "simulation": [[5, "simulation"]], "simulations": [[4, "simulations"]], "specifications": [[6, null]], "validation of the circuits": [[7, null]]}, "docnames": ["amplifiers", "designdata", "experiments", "index", "ota", "regulator", "specification", "validation"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.intersphinx": 1}, "filenames": ["amplifiers.rst", "designdata.rst", "experiments.rst", "index.rst", "ota.rst", "regulator.rst", "specification.rst", "validation.rst"], "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": 0, "0": 6, "0db": 6, "1": 4, "10": 6, "10db": 6, "10\u00b5a": 4, "1ghz": 6, "3": [2, 4, 6], "30": 6, "30db": 6, "3v": 6, "50ma": [5, 6], "50\u03c9": [0, 6], "5ma": 6, "6": 2, "60": 6, "A": 4, "The": 4, "ac": 4, "adj": [5, 6], "adjust": [5, 6], "allow": 4, "also": [0, 4, 5], "ampifi": 6, "amplif": [0, 6], "amplifi": [1, 2, 4, 6], "an": [2, 4], "anod": 6, "anywai": 0, "ar": [0, 2, 3, 4, 6], "asap": 7, "aviabl": [0, 2], "band": 4, "bandgab": 6, "bandgap": 5, "bandwidth": 4, "base": 0, "becaus": [0, 4], "between": 4, "bia": 0, "bigger": 4, "bit": 4, "bjt": [2, 5], "both": [0, 2], "build": [0, 6], "bulk": 4, "c": 6, "c2": 0, "calibr": 6, "calkit": 2, "call": 4, "capacitor": [4, 5, 6], "capacitv": 0, "cascod": 4, "cathod": 6, "chang": 4, "chip": [0, 1, 3], "circuit": [0, 4], "cmo": 4, "coeffici": 5, "com": 1, "common": [0, 4], "compens": [0, 4], "conductor": 4, "connct": 6, "connect": [0, 6], "connectet": 0, "convert": 0, "corner": [0, 6], "correct": 3, "could": 4, "coupl": 0, "current": [0, 4, 6], "d": 6, "dc": [0, 4], "dd": [0, 6], "ddout": 6, "decoupl": 4, "delta": 6, "depend": 0, "design": [3, 4], "design_data": 1, "devic": 4, "didnt": 0, "differ": [4, 6], "differenc": 0, "differenti": [4, 6], "differneti": 6, "diod": [0, 6], "do": 6, "doc": 1, "document": [1, 4], "doe": 6, "doubl": 6, "dout": 6, "drive": 0, "dual": 6, "dummi": [2, 6], "edg": 6, "effect": 2, "effort": 4, "els": 6, "en": 1, "enabl": 1, "end": [0, 6], "enhanc": 4, "experi": 6, "fast": [1, 2], "feedback": 0, "few": 4, "file": 1, "filter": [5, 6], "fit": 4, "fmd_qnc_amps_fil": 1, "fold": 4, "folder": 1, "frequenc": 4, "from": [0, 4, 5], "gain": [0, 4, 6], "get": 6, "github": 1, "gmbh": 1, "gnd": [0, 5, 6], "goe": 0, "ground": 6, "had": [0, 4], "have": 4, "hope": 0, "html": 1, "http": 1, "i": [0, 1, 2, 3, 4, 5, 6], "ihp": 4, "imped": [2, 6], "improv": 0, "includ": 6, "index": 1, "input": [4, 6], "insid": 0, "intend": 4, "invert": 6, "io": 1, "ip": 0, "isol": 4, "ist": 0, "its": [0, 4, 5], "job": 0, "laser": [0, 6], "later": 4, "latest": 1, "layout": 1, "least": 6, "left": 0, "length": 4, "load": [2, 6], "low": [0, 6], "lowpow": 6, "lv": [0, 3], "make": 0, "manag": 0, "match": 6, "matter": 6, "max": [5, 6], "measur": [0, 2, 6], "microelectron": 1, "microstriplin": 0, "middl": 6, "mim": 4, "minim": 4, "mirror": 4, "mode": [0, 4], "mosfet": 5, "name": 6, "need": [5, 6], "noninvert": 6, "normal": 2, "norton": 0, "noth": 6, "one": 5, "onli": [3, 5], "open": [1, 2, 6], "openpdk": 1, "option": 6, "orient": 2, "ota": 1, "out": 6, "output": [0, 4, 5, 6], "over": [0, 6], "pad": [0, 2, 5, 6], "part": 3, "pass": [0, 6], "path": 0, "pdf": [0, 4, 5], "pdk": 1, "pin": 6, "place": 4, "pmo": 4, "pnp": 4, "pnpmpa": 4, "point": 5, "positiv": 6, "possibel": 5, "possibl": 6, "power": [0, 4, 6], "prefer": 4, "print": 4, "problem": 0, "process": 4, "program": 6, "programm": 4, "prototyp": 1, "q1": 0, "q10": 0, "q11": 0, "q12": 0, "q2": 0, "q5": 0, "q6": 0, "q7": 0, "q8": 0, "q9": 0, "r10": 0, "r12": 0, "r20": 0, "r21": 0, "r3": 0, "r9": 0, "rail": 4, "rang": 4, "rate": 4, "readthedoc": 1, "realli": [3, 6], "recycl": 4, "ref": [5, 6], "refer": [5, 6], "referenc": 0, "refernc": 5, "regul": [0, 1, 6], "requir": 4, "research": 1, "resistor": [0, 2, 6], "resitor": 6, "restisor": 6, "rf": 0, "ring": 0, "rppd": [0, 6], "run": 1, "schemat": 4, "see": [2, 4, 6], "servic": 1, "set": 0, "sg13g2": 6, "sh_gnd": 6, "shape": 0, "short": [2, 6], "should": 4, "show": 4, "shunt": 6, "shunt_regul": 1, "side": 0, "signal": [0, 4], "simpl": [0, 5], "simplifi": 4, "simul": 1, "singl": [0, 6], "slew": 4, "smaller": 4, "so": 4, "some": 6, "sourc": 1, "space": 4, "special": 4, "squar": 4, "stage": 4, "stupid": 4, "subito": 7, "suppli": 6, "swing": 4, "symbol": 1, "tc": 6, "temperatur": 5, "test": 0, "teststructur": 6, "thei": 4, "themperatur": 0, "thi": [0, 3, 4, 5], "three": 1, "togeth": 6, "tought": 0, "tran": 4, "transisor": 6, "transistor": [4, 6], "trimabl": 6, "turn": 5, "two": [0, 6], "us": [0, 4, 5], "useabl": 1, "verifi": 3, "version": [2, 4], "via": [0, 1, 5, 6], "voltag": [0, 1, 5, 6], "vss": 4, "wa": 0, "wai": 0, "we": 6, "what": 6, "wide": 4, "width": 4, "wirebond": 2, "without": [0, 3, 4], "work": [0, 4, 6], "www": 1, "x": [2, 6], "xschem": 4, "xyce": [0, 4, 5], "y": [2, 6]}, "titles": ["amplifier", "design data and design process description", "experiments", "3 SiGe BjT amplifiers", "high voltage OTA", "shunt regulator 3.3V", "specifications", "validation of the circuits"], "titleterms": {"130nm": 1, "3": [3, 5], "3v": 5, "amplifi": [0, 3], "bia": 4, "bicmo": 1, "bjt": 3, "calibr": 2, "circuit": 7, "data": 1, "descript": 1, "design": 1, "differenti": 0, "dual": 0, "ethz": 4, "experi": 2, "feedback": 4, "gd": 1, "gener": 4, "high": 4, "ihp": 1, "input": 0, "kit": 2, "klayout": 1, "layout": [0, 4, 5], "option": 5, "ota": 4, "pinout": 6, "process": 1, "regul": 5, "rppd": 2, "schemat": [0, 1, 5], "sg13g2": [1, 2], "shunt": 5, "sige": 3, "signal": 6, "simul": [0, 4, 5], "specif": 6, "valid": 7, "voltag": 4, "xschem": 1}})