IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     292 K    918 K    0.68    0.08    0.01    0.02     2352        4       14     69
   1    1     0.12   0.11   1.09    1.20      87 M    107 M    0.19    0.20    0.08    0.09     4480    13403       93     55
   2    0     0.00   0.53   0.00    0.60      26 K     98 K    0.73    0.27    0.00    0.01     1400        2        1     68
   3    1     0.09   0.09   1.03    1.20      91 M    110 M    0.17    0.19    0.10    0.12     5264    13899       78     55
   4    0     0.00   0.75   0.00    0.60      53 K    148 K    0.64    0.30    0.00    0.01     1680        4        2     69
   5    1     0.13   0.12   1.09    1.20      87 M    107 M    0.18    0.21    0.07    0.08     4872    13863      109     55
   6    0     0.00   0.37   0.00    0.60      17 K     67 K    0.74    0.16    0.00    0.02      560        1        1     69
   7    1     0.14   0.23   0.62    1.14      36 M     44 M    0.20    0.26    0.03    0.03     1344     6760      134     55
   8    0     0.00   0.55   0.00    0.60      20 K     97 K    0.79    0.24    0.00    0.01     1120        4        1     68
   9    1     0.12   0.70   0.17    0.62    4143 K   7568 K    0.45    0.42    0.00    0.01      280      201       33     56
  10    0     0.00   0.49   0.00    0.60      17 K     76 K    0.77    0.26    0.00    0.01      336        1        1     67
  11    1     0.10   0.14   0.78    1.20      65 M     81 M    0.19    0.19    0.06    0.08     2800     8135      114     55
  12    0     0.00   0.46   0.00    0.60      16 K     76 K    0.78    0.26    0.00    0.01      728        1        1     69
  13    1     0.05   0.06   0.83    1.20      87 M    101 M    0.14    0.15    0.19    0.22     1512     3246        9     55
  14    0     0.01   1.23   0.01    1.05      45 K    260 K    0.82    0.58    0.00    0.00     2800        8        2     69
  15    1     0.06   0.09   0.70    1.20      64 M     78 M    0.17    0.15    0.10    0.12     5712     7087       14     55
  16    0     0.00   0.56   0.00    0.60      25 K     96 K    0.74    0.29    0.00    0.01     1232        3        0     69
  17    1     0.04   0.22   0.19    0.65      22 M     27 M    0.17    0.19    0.05    0.07     2240     4305       14     56
  18    0     0.01   1.02   0.01    0.93      60 K    292 K    0.79    0.56    0.00    0.00     3752        8        3     69
  19    1     0.11   0.21   0.51    1.03      36 M     43 M    0.18    0.23    0.03    0.04     2912     6616       21     58
  20    0     0.02   1.25   0.01    0.95      58 K    311 K    0.81    0.56    0.00    0.00     3696        9        1     70
  21    1     0.08   0.18   0.43    0.93      35 M     43 M    0.18    0.22    0.05    0.06      560     6783       58     58
  22    0     0.01   1.04   0.01    0.94      56 K    299 K    0.81    0.56    0.00    0.00     4032        9        0     70
  23    1     0.06   0.14   0.41    0.92      35 M     42 M    0.16    0.22    0.06    0.07     1176     7522       51     58
  24    0     0.00   0.77   0.00    0.60      59 K    164 K    0.64    0.36    0.00    0.01     1456        4        2     70
  25    1     0.07   0.26   0.26    0.72      24 M     29 M    0.19    0.23    0.04    0.04     1288     4048       46     57
  26    0     0.00   0.61   0.00    0.60      27 K     94 K    0.71    0.33    0.00    0.01     1232        2        0     69
  27    1     0.09   0.12   0.72    1.20      62 M     76 M    0.18    0.18    0.07    0.09     1904     9308        8     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.91   0.01    0.78     776 K   3002 K    0.74    0.40    0.00    0.00    26376       60       29     61
 SKT    1     0.09   0.14   0.63    1.09     740 M    902 M    0.18    0.20    0.06    0.07    36344   105176      782     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.32    1.09     741 M    905 M    0.18    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   89 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.17 %

 C1 core residency: 20.46 %; C3 core residency: 1.83 %; C6 core residency: 48.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.18 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       37 G     37 G   |   38%    38%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  122 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.82     0.38     225.78      23.70         213.19
 SKT   1    91.72    68.00     346.87      50.48         287.07
---------------------------------------------------------------------------------------------------------------
       *    92.53    68.38     572.66      74.18         287.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.49   0.01    0.60     271 K    954 K    0.72    0.09    0.01    0.02     2408        3        7     70
   1    1     0.12   0.11   1.14    1.20      84 M    104 M    0.19    0.22    0.07    0.08     3920    12406      113     55
   2    0     0.00   1.06   0.00    0.60      40 K    150 K    0.73    0.29    0.00    0.00      784        1        2     68
   3    1     0.07   0.06   1.04    1.20      99 M    117 M    0.16    0.17    0.15    0.18     7224    23004       32     54
   4    0     0.01   1.53   0.00    0.66      40 K    154 K    0.73    0.38    0.00    0.00     1344        2        3     70
   5    1     0.14   0.12   1.16    1.20      87 M    107 M    0.19    0.20    0.06    0.08     4536    13018       80     55
   6    0     0.00   1.28   0.00    0.61      29 K    107 K    0.72    0.25    0.00    0.00     1176        2        2     68
   7    1     0.13   0.22   0.59    1.09      33 M     42 M    0.21    0.25    0.03    0.03      952     5886       30     55
   8    0     0.00   0.46   0.00    0.60      19 K    119 K    0.83    0.19    0.00    0.01      896        2        1     68
   9    1     0.08   0.71   0.11    0.62    2178 K   3513 K    0.38    0.32    0.00    0.00      336      166       26     57
  10    0     0.00   0.46   0.00    0.60      17 K     90 K    0.80    0.25    0.00    0.01     1736        3        1     67
  11    1     0.09   0.10   0.87    1.20      76 M     92 M    0.18    0.19    0.09    0.11     5488    14328      117     54
  12    0     0.00   0.53   0.00    0.60      29 K    135 K    0.78    0.27    0.00    0.01     1232        3        1     68
  13    1     0.05   0.06   0.78    1.19      75 M     88 M    0.15    0.16    0.15    0.18     2128     9353        5     55
  14    0     0.01   0.72   0.01    0.61     190 K    820 K    0.77    0.18    0.00    0.01      672        2        9     69
  15    1     0.07   0.10   0.65    1.16      55 M     67 M    0.18    0.18    0.08    0.10     1288     7094       10     55
  16    0     0.02   1.11   0.01    0.86     122 K    540 K    0.77    0.43    0.00    0.00     2856       12        3     69
  17    1     0.15   0.24   0.62    1.13      34 M     43 M    0.20    0.23    0.02    0.03     1008     6810       16     56
  18    0     0.02   1.33   0.01    0.90      61 K    322 K    0.81    0.54    0.00    0.00     4312        8        2     69
  19    1     0.16   0.21   0.74    1.18      37 M     47 M    0.20    0.29    0.02    0.03     3360     6600      103     57
  20    0     0.02   1.10   0.02    0.98     100 K    539 K    0.81    0.57    0.00    0.00     7672       16        3     70
  21    1     0.03   0.11   0.31    0.79      30 M     36 M    0.16    0.21    0.09    0.11     1232     5912       45     57
  22    0     0.00   0.65   0.00    0.60      20 K    109 K    0.81    0.35    0.00    0.01      448        1        0     70
  23    1     0.07   0.14   0.50    1.02      36 M     44 M    0.17    0.24    0.05    0.06      392     7603       62     58
  24    0     0.01   1.58   0.00    0.72      34 K    152 K    0.77    0.43    0.00    0.00     1232        1        2     70
  25    1     0.09   0.20   0.47    0.98      31 M     39 M    0.19    0.23    0.03    0.04     1232     5407      141     57
  26    0     0.00   0.56   0.00    0.60      17 K     99 K    0.83    0.33    0.00    0.01     1008        3        1     69
  27    1     0.08   0.11   0.79    1.20      65 M     79 M    0.18    0.18    0.08    0.09     2352     7239       12     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.74     996 K   4296 K    0.77    0.35    0.00    0.00    27776       59       37     61
 SKT    1     0.10   0.14   0.70    1.13     750 M    913 M    0.18    0.21    0.06    0.07    35448   124826      792     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.35    1.13     751 M    918 M    0.18    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   98 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.28 %

 C1 core residency: 19.25 %; C3 core residency: 1.62 %; C6 core residency: 47.85 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.27 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       36 G     36 G   |   38%    37%   
 SKT    1       23 G     24 G   |   24%    24%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.88     0.42     226.09      23.83         204.73
 SKT   1    90.71    67.82     357.59      50.67         282.06
---------------------------------------------------------------------------------------------------------------
       *    91.59    68.24     583.68      74.50         281.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.05   0.02    0.63     325 K   1037 K    0.69    0.16    0.00    0.01     2464        5        3     69
   1    1     0.20   0.17   1.16    1.20      77 M     97 M    0.20    0.25    0.04    0.05     3696    10500      240     55
   2    0     0.00   0.70   0.00    0.60      90 K    284 K    0.68    0.25    0.00    0.01     1512        5        2     68
   3    1     0.07   0.07   0.98    1.20      86 M    102 M    0.16    0.18    0.13    0.15     3920    13591       53     55
   4    0     0.00   0.70   0.00    0.60      53 K    154 K    0.65    0.32    0.00    0.01      840        4        1     69
   5    1     0.10   0.09   1.10    1.20      88 M    107 M    0.18    0.20    0.09    0.11     4592    14397      108     56
   6    0     0.00   0.99   0.00    0.60      44 K    141 K    0.69    0.27    0.00    0.00     1064        4        1     68
   7    1     0.06   0.13   0.46    0.97      35 M     43 M    0.17    0.22    0.06    0.07     2408     6953       18     56
   8    0     0.01   1.04   0.01    0.97      68 K    299 K    0.77    0.55    0.00    0.00     3080       12        0     68
   9    1     0.18   0.65   0.28    0.73    5902 K     10 M    0.42    0.44    0.00    0.01      168      292       62     56
  10    0     0.01   1.88   0.01    0.75      54 K    175 K    0.69    0.41    0.00    0.00     2352        5        1     67
  11    1     0.08   0.11   0.77    1.20      66 M     80 M    0.17    0.18    0.08    0.10     2800     9003      102     55
  12    0     0.01   1.56   0.00    0.73      37 K    145 K    0.75    0.39    0.00    0.00     1176        4        1     68
  13    1     0.11   0.11   0.94    1.20      79 M     96 M    0.17    0.21    0.08    0.09     2184    10263      131     54
  14    0     0.00   0.55   0.00    0.60      15 K     89 K    0.82    0.32    0.00    0.01      728        2        0     69
  15    1     0.15   0.16   0.95    1.20      75 M     94 M    0.20    0.18    0.05    0.06     3696    11416      155     55
  16    0     0.02   1.15   0.02    1.01      83 K    428 K    0.81    0.60    0.00    0.00     5040       14        0     69
  17    1     0.10   0.27   0.36    0.86      25 M     31 M    0.19    0.25    0.03    0.03     3472     4836       30     56
  18    0     0.02   1.10   0.02    1.07      73 K    410 K    0.82    0.62    0.00    0.00     7560       17        1     66
  19    1     0.07   0.15   0.45    0.97      35 M     42 M    0.17    0.23    0.05    0.06      112     6185       11     58
  20    0     0.00   0.60   0.00    0.60      11 K     79 K    0.85    0.31    0.00    0.01      448        1        0     69
  21    1     0.08   0.16   0.47    1.00      32 M     39 M    0.18    0.23    0.04    0.05     3360     6248       62     58
  22    0     0.00   0.52   0.00    0.60    7908       69 K    0.89    0.30    0.00    0.01      280        1        0     70
  23    1     0.07   0.13   0.55    1.07      37 M     45 M    0.18    0.23    0.05    0.07     2576     7902       67     57
  24    0     0.00   0.53   0.00    0.60      13 K     81 K    0.83    0.29    0.00    0.01      448        1        0     70
  25    1     0.05   0.18   0.25    0.73      24 M     29 M    0.17    0.21    0.05    0.06      392     4138       48     57
  26    0     0.00   0.74   0.00    0.60      26 K    125 K    0.79    0.35    0.00    0.01      952        2        0     69
  27    1     0.09   0.09   0.93    1.20      80 M     97 M    0.18    0.19    0.09    0.11     2632    20761        5     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.79     905 K   3520 K    0.74    0.42    0.00    0.00    27944       77        9     61
 SKT    1     0.10   0.14   0.69    1.10     751 M    919 M    0.18    0.21    0.05    0.07    36008   126485     1092     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.35    1.10     752 M    922 M    0.18    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.73 %

 C1 core residency: 18.60 %; C3 core residency: 0.81 %; C6 core residency: 48.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       36 G     36 G   |   38%    38%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.90     0.42     225.48      23.77         196.31
 SKT   1    89.84    68.10     354.64      50.75         281.33
---------------------------------------------------------------------------------------------------------------
       *    90.74    68.52     580.12      74.52         281.27
