Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1347
design__instance__area,21605.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000883791537489742
power__switching__total,0.00022264836297836155
power__leakage__total,6.611848561988154E-7
power__total,0.001107101095840335
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2651830496916966
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2670149454897133
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10793799493049948
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.766227769587415
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107938
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.774794
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2856553130445991
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.28677180886089004
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6078449027272519
timing__setup__ws__corner:nom_slow_1p08V_125C,13.384801201794254
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.607845
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.372807
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27267830432079937
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27456424022606807
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2886103104860901
timing__setup__ws__corner:nom_typ_1p20V_25C,14.257664785689757
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.288610
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.254461
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2651830496916966
clock__skew__worst_setup,0.2670149454897133
timing__hold__ws,0.10793799493049948
timing__setup__ws,13.384801201794254
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107938
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.372807
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1347
design__instance__area__stdcell,21605.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.746536
design__instance__utilization__stdcell,0.746536
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,8
design__instance__area__class:inverter,43.5456
design__instance__count__class:sequential_cell,185
design__instance__area__class:sequential_cell,8727.26
design__instance__count__class:multi_input_combinational_cell,846
design__instance__area__class:multi_input_combinational_cell,8533.12
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,244
design__instance__area__class:timing_repair_buffer,3761.25
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29981.2
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,199
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1544
route__net__special,2
route__drc_errors__iter:0,695
route__wirelength__iter:0,31442
route__drc_errors__iter:1,327
route__wirelength__iter:1,31309
route__drc_errors__iter:2,289
route__wirelength__iter:2,31280
route__drc_errors__iter:3,81
route__wirelength__iter:3,31080
route__drc_errors__iter:4,14
route__wirelength__iter:4,31059
route__drc_errors__iter:5,0
route__wirelength__iter:5,31043
route__drc_errors,0
route__wirelength,31043
route__vias,7536
route__vias__singlecut,7536
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,445.685
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,192
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,192
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,192
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,192
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000244413
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000272764
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000127367
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000272764
design_powergrid__voltage__worst,0.0000272764
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000272764
design_powergrid__drop__worst__net:VPWR,0.0000244413
design_powergrid__voltage__worst__net:VGND,0.0000272764
design_powergrid__drop__worst__net:VGND,0.0000272764
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001349999999999999949497862805625203463932848535478115081787109375
ir__drop__worst,0.00002440000000000000016640334943307522053146385587751865386962890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
