

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 16:39:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        5_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      528|      528|  5.280 us|  5.280 us|  529|  529|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |      526|      526|        23|          8|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 8, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [gemm.cc:12]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_port"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_port"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_port"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%AB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %AB" [gemm.cc:13]   --->   Operation 43 'read' 'AB_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [gemm.cc:13]   --->   Operation 44 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [gemm.cc:13]   --->   Operation 45 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln26 = store i7 0, i7 %indvar_flatten" [gemm.cc:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln26 = store i4 0, i4 %i" [gemm.cc:26]   --->   Operation 47 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln26 = store i4 0, i4 %j" [gemm.cc:26]   --->   Operation 48 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br void %product" [gemm.cc:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [gemm.cc:26]   --->   Operation 50 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.81ns)   --->   "%icmp_ln26 = icmp_eq  i7 %indvar_flatten_load, i7 64" [gemm.cc:26]   --->   Operation 52 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln26 = add i7 %indvar_flatten_load, i7 1" [gemm.cc:26]   --->   Operation 53 'add' 'add_ln26' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc22, void %for.end24" [gemm.cc:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [gemm.cc:27]   --->   Operation 55 'load' 'j_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [gemm.cc:26]   --->   Operation 56 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.72ns)   --->   "%icmp_ln27 = icmp_eq  i4 %j_load, i4 8" [gemm.cc:27]   --->   Operation 57 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i4 0, i4 %j_load" [gemm.cc:26]   --->   Operation 58 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln26_9 = add i4 %i_load, i4 1" [gemm.cc:26]   --->   Operation 59 'add' 'add_ln26_9' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %add_ln26_9" [gemm.cc:26]   --->   Operation 60 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i4 %i_load" [gemm.cc:26]   --->   Operation 61 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.20ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i3 %trunc_ln26, i3 %trunc_ln26_1" [gemm.cc:26]   --->   Operation 62 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln30_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln26_1, i5 0" [gemm.cc:26]   --->   Operation 63 'bitconcatenate' 'sext_ln30_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %sext_ln30_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 64 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.08ns)   --->   "%add_ln26_1 = add i64 %zext_ln26, i64 %A_read" [gemm.cc:26]   --->   Operation 65 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln30_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_1, i32 2, i32 63" [gemm.cc:26]   --->   Operation 66 'partselect' 'sext_ln30_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i62 %sext_ln30_mid2_v" [gemm.cc:26]   --->   Operation 67 'sext' 'sext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.39ns)   --->   "%select_ln26_2 = select i1 %icmp_ln27, i4 %add_ln26_9, i4 %i_load" [gemm.cc:26]   --->   Operation 68 'select' 'select_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%A_port_addr = getelementptr i32 %A_port, i64 %sext_ln26" [gemm.cc:30]   --->   Operation 69 'getelementptr' 'A_port_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i4 %select_ln26" [gemm.cc:30]   --->   Operation 70 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 71 'bitconcatenate' 'shl_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %shl_ln30_2" [gemm.cc:30]   --->   Operation 72 'zext' 'zext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %zext_ln30, i64 %B_read" [gemm.cc:30]   --->   Operation 73 'add' 'add_ln30' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [gemm.cc:30]   --->   Operation 74 'partselect' 'trunc_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln30_2" [gemm.cc:30]   --->   Operation 75 'sext' 'sext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%B_port_addr = getelementptr i32 %B_port, i64 %sext_ln30" [gemm.cc:30]   --->   Operation 76 'getelementptr' 'B_port_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln27 = add i4 %select_ln26, i4 1" [gemm.cc:27]   --->   Operation 77 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln26, i7 %indvar_flatten" [gemm.cc:27]   --->   Operation 78 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %select_ln26_2, i4 %i" [gemm.cc:27]   --->   Operation 79 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %j" [gemm.cc:27]   --->   Operation 80 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln30_mid2_v_v_v_v_v_v_v = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln26_1, i3 0" [gemm.cc:26]   --->   Operation 81 'bitconcatenate' 'sext_ln30_mid2_v_v_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_2)   --->   "%or_ln26 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 1" [gemm.cc:26]   --->   Operation 82 'or' 'or_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_2)   --->   "%sext_ln30_2_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26, i2 0" [gemm.cc:26]   --->   Operation 83 'bitconcatenate' 'sext_ln30_2_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_2)   --->   "%zext_ln26_1 = zext i8 %sext_ln30_2_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 84 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_2 = add i64 %zext_ln26_1, i64 %A_read" [gemm.cc:26]   --->   Operation 85 'add' 'add_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln30_2_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_2, i32 2, i32 63" [gemm.cc:26]   --->   Operation 86 'partselect' 'sext_ln30_2_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i62 %sext_ln30_2_mid2_v" [gemm.cc:26]   --->   Operation 87 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 88 [7/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 88 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 89 [7/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 89 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%A_port_addr_1 = getelementptr i32 %A_port, i64 %sext_ln26_1" [gemm.cc:30]   --->   Operation 90 'getelementptr' 'A_port_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i3.i2, i1 1, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 91 'bitconcatenate' 'zext_ln30_1_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i6 %zext_ln30_1_cast" [gemm.cc:30]   --->   Operation 92 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %zext_ln30_1, i64 %B_read" [gemm.cc:30]   --->   Operation 93 'add' 'add_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln30_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_1, i32 2, i32 63" [gemm.cc:30]   --->   Operation 94 'partselect' 'trunc_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i62 %trunc_ln30_4" [gemm.cc:30]   --->   Operation 95 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%B_port_addr_1 = getelementptr i32 %B_port, i64 %sext_ln30_1" [gemm.cc:30]   --->   Operation 96 'getelementptr' 'B_port_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%or_ln26_1 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 2" [gemm.cc:26]   --->   Operation 97 'or' 'or_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%sext_ln30_4_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_1, i2 0" [gemm.cc:26]   --->   Operation 98 'bitconcatenate' 'sext_ln30_4_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%zext_ln26_2 = zext i8 %sext_ln30_4_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 99 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_3 = add i64 %zext_ln26_2, i64 %A_read" [gemm.cc:26]   --->   Operation 100 'add' 'add_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln30_4_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_3, i32 2, i32 63" [gemm.cc:26]   --->   Operation 101 'partselect' 'sext_ln30_4_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i62 %sext_ln30_4_mid2_v" [gemm.cc:26]   --->   Operation 102 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 103 [6/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 103 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 104 [6/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 104 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 105 [7/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 105 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 106 [7/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 106 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%A_port_addr_2 = getelementptr i32 %A_port, i64 %sext_ln26_2" [gemm.cc:30]   --->   Operation 107 'getelementptr' 'A_port_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i3.i2, i2 2, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 108 'bitconcatenate' 'zext_ln30_2_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i7 %zext_ln30_2_cast" [gemm.cc:30]   --->   Operation 109 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %zext_ln30_2, i64 %B_read" [gemm.cc:30]   --->   Operation 110 'add' 'add_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln30_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_2, i32 2, i32 63" [gemm.cc:30]   --->   Operation 111 'partselect' 'trunc_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i62 %trunc_ln30_6" [gemm.cc:30]   --->   Operation 112 'sext' 'sext_ln30_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%B_port_addr_2 = getelementptr i32 %B_port, i64 %sext_ln30_2" [gemm.cc:30]   --->   Operation 113 'getelementptr' 'B_port_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_4)   --->   "%or_ln26_2 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 3" [gemm.cc:26]   --->   Operation 114 'or' 'or_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_4)   --->   "%sext_ln30_6_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_2, i2 0" [gemm.cc:26]   --->   Operation 115 'bitconcatenate' 'sext_ln30_6_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_4)   --->   "%zext_ln26_3 = zext i8 %sext_ln30_6_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 116 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_4 = add i64 %zext_ln26_3, i64 %A_read" [gemm.cc:26]   --->   Operation 117 'add' 'add_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln30_6_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_4, i32 2, i32 63" [gemm.cc:26]   --->   Operation 118 'partselect' 'sext_ln30_6_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i62 %sext_ln30_6_mid2_v" [gemm.cc:26]   --->   Operation 119 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 120 [5/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 120 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 121 [5/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 121 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 122 [6/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 122 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 123 [6/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 123 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 124 [7/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 124 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 125 [7/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 125 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%A_port_addr_3 = getelementptr i32 %A_port, i64 %sext_ln26_3" [gemm.cc:30]   --->   Operation 126 'getelementptr' 'A_port_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i6 %zext_ln30_1_cast" [gemm.cc:30]   --->   Operation 127 'sext' 'sext_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i7 %sext_ln30_3" [gemm.cc:30]   --->   Operation 128 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %zext_ln30_3, i64 %B_read" [gemm.cc:30]   --->   Operation 129 'add' 'add_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln30_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_3, i32 2, i32 63" [gemm.cc:30]   --->   Operation 130 'partselect' 'trunc_ln30_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i62 %trunc_ln30_8" [gemm.cc:30]   --->   Operation 131 'sext' 'sext_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%B_port_addr_3 = getelementptr i32 %B_port, i64 %sext_ln30_4" [gemm.cc:30]   --->   Operation 132 'getelementptr' 'B_port_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_5)   --->   "%or_ln26_3 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 4" [gemm.cc:26]   --->   Operation 133 'or' 'or_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_5)   --->   "%sext_ln30_8_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_3, i2 0" [gemm.cc:26]   --->   Operation 134 'bitconcatenate' 'sext_ln30_8_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_5)   --->   "%zext_ln26_4 = zext i8 %sext_ln30_8_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 135 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_5 = add i64 %zext_ln26_4, i64 %A_read" [gemm.cc:26]   --->   Operation 136 'add' 'add_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln30_8_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_5, i32 2, i32 63" [gemm.cc:26]   --->   Operation 137 'partselect' 'sext_ln30_8_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i62 %sext_ln30_8_mid2_v" [gemm.cc:26]   --->   Operation 138 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 139 [4/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 139 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 140 [4/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 140 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 141 [5/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 141 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 142 [5/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 142 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 143 [6/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 143 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 144 [6/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 144 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 145 [7/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 145 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 146 [7/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 146 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%A_port_addr_4 = getelementptr i32 %A_port, i64 %sext_ln26_4" [gemm.cc:30]   --->   Operation 147 'getelementptr' 'A_port_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln30_4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 4, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 148 'bitconcatenate' 'zext_ln30_4_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i8 %zext_ln30_4_cast" [gemm.cc:30]   --->   Operation 149 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %zext_ln30_4, i64 %B_read" [gemm.cc:30]   --->   Operation 150 'add' 'add_ln30_4' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_4, i32 2, i32 63" [gemm.cc:30]   --->   Operation 151 'partselect' 'trunc_ln30_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i62 %trunc_ln30_s" [gemm.cc:30]   --->   Operation 152 'sext' 'sext_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%B_port_addr_4 = getelementptr i32 %B_port, i64 %sext_ln30_5" [gemm.cc:30]   --->   Operation 153 'getelementptr' 'B_port_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%or_ln26_4 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 5" [gemm.cc:26]   --->   Operation 154 'or' 'or_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%sext_ln30_10_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_4, i2 0" [gemm.cc:26]   --->   Operation 155 'bitconcatenate' 'sext_ln30_10_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%zext_ln26_5 = zext i8 %sext_ln30_10_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 156 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_6 = add i64 %zext_ln26_5, i64 %A_read" [gemm.cc:26]   --->   Operation 157 'add' 'add_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln30_10_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_6, i32 2, i32 63" [gemm.cc:26]   --->   Operation 158 'partselect' 'sext_ln30_10_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i62 %sext_ln30_10_mid2_v" [gemm.cc:26]   --->   Operation 159 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 160 [3/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 160 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 161 [3/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 161 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 162 [4/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 162 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 163 [4/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 163 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [5/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 164 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 165 [5/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 165 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 166 [6/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 166 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 167 [6/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 167 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 168 [7/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 168 'readreq' 'A_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 169 [7/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 169 'readreq' 'B_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%A_port_addr_5 = getelementptr i32 %A_port, i64 %sext_ln26_5" [gemm.cc:30]   --->   Operation 170 'getelementptr' 'A_port_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln30_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 5, i3 %trunc_ln30, i2 0" [gemm.cc:30]   --->   Operation 171 'bitconcatenate' 'zext_ln30_5_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i8 %zext_ln30_5_cast" [gemm.cc:30]   --->   Operation 172 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %zext_ln30_5, i64 %B_read" [gemm.cc:30]   --->   Operation 173 'add' 'add_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_5, i32 2, i32 63" [gemm.cc:30]   --->   Operation 174 'partselect' 'trunc_ln30_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i62 %trunc_ln30_3" [gemm.cc:30]   --->   Operation 175 'sext' 'sext_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%B_port_addr_5 = getelementptr i32 %B_port, i64 %sext_ln30_6" [gemm.cc:30]   --->   Operation 176 'getelementptr' 'B_port_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_7)   --->   "%or_ln26_5 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 6" [gemm.cc:26]   --->   Operation 177 'or' 'or_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_7)   --->   "%sext_ln30_12_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_5, i2 0" [gemm.cc:26]   --->   Operation 178 'bitconcatenate' 'sext_ln30_12_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_7)   --->   "%zext_ln26_6 = zext i8 %sext_ln30_12_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 179 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_7 = add i64 %zext_ln26_6, i64 %A_read" [gemm.cc:26]   --->   Operation 180 'add' 'add_ln26_7' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln30_12_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_7, i32 2, i32 63" [gemm.cc:26]   --->   Operation 181 'partselect' 'sext_ln30_12_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i62 %sext_ln30_12_mid2_v" [gemm.cc:26]   --->   Operation 182 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 183 [2/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 183 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 184 [2/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 184 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 185 [3/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 185 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 186 [3/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 186 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 187 [4/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 187 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 188 [4/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 188 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 189 [5/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 189 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 190 [5/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 190 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 191 [6/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 191 'readreq' 'A_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 192 [6/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 192 'readreq' 'B_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 193 [7/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 193 'readreq' 'A_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 194 [7/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 194 'readreq' 'B_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%A_port_addr_6 = getelementptr i32 %A_port, i64 %sext_ln26_6" [gemm.cc:30]   --->   Operation 195 'getelementptr' 'A_port_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln30_7 = sext i7 %zext_ln30_2_cast" [gemm.cc:30]   --->   Operation 196 'sext' 'sext_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i8 %sext_ln30_7" [gemm.cc:30]   --->   Operation 197 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %zext_ln30_6, i64 %B_read" [gemm.cc:30]   --->   Operation 198 'add' 'add_ln30_6' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln30_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_6, i32 2, i32 63" [gemm.cc:30]   --->   Operation 199 'partselect' 'trunc_ln30_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln30_8 = sext i62 %trunc_ln30_5" [gemm.cc:30]   --->   Operation 200 'sext' 'sext_ln30_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%B_port_addr_6 = getelementptr i32 %B_port, i64 %sext_ln30_8" [gemm.cc:30]   --->   Operation 201 'getelementptr' 'B_port_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%or_ln26_6 = or i6 %sext_ln30_mid2_v_v_v_v_v_v_v, i6 7" [gemm.cc:26]   --->   Operation 202 'or' 'or_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%sext_ln30_14_mid2_v_v_v_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %or_ln26_6, i2 0" [gemm.cc:26]   --->   Operation 203 'bitconcatenate' 'sext_ln30_14_mid2_v_v_v_v_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%zext_ln26_7 = zext i8 %sext_ln30_14_mid2_v_v_v_v_v" [gemm.cc:26]   --->   Operation 204 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln26_8 = add i64 %zext_ln26_7, i64 %A_read" [gemm.cc:26]   --->   Operation 205 'add' 'add_ln26_8' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln30_14_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_8, i32 2, i32 63" [gemm.cc:26]   --->   Operation 206 'partselect' 'sext_ln30_14_mid2_v' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i62 %sext_ln30_14_mid2_v" [gemm.cc:26]   --->   Operation 207 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 208 [1/7] (7.30ns)   --->   "%A_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr, i32 1" [gemm.cc:30]   --->   Operation 208 'readreq' 'A_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 209 [1/7] (7.30ns)   --->   "%B_port_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr, i32 1" [gemm.cc:30]   --->   Operation 209 'readreq' 'B_port_load_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 210 [2/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 210 'readreq' 'A_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 211 [2/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 211 'readreq' 'B_port_load_1_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 212 [3/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 212 'readreq' 'A_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 213 [3/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 213 'readreq' 'B_port_load_2_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 214 [4/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 214 'readreq' 'A_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 215 [4/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 215 'readreq' 'B_port_load_3_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 216 [5/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 216 'readreq' 'A_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 217 [5/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 217 'readreq' 'B_port_load_4_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 218 [6/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 218 'readreq' 'A_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 219 [6/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 219 'readreq' 'B_port_load_5_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 220 [7/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 220 'readreq' 'A_port_load_6_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 221 [7/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 221 'readreq' 'B_port_load_6_req' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%A_port_addr_7 = getelementptr i32 %A_port, i64 %sext_ln26_7" [gemm.cc:30]   --->   Operation 222 'getelementptr' 'A_port_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln30_9 = sext i6 %zext_ln30_1_cast" [gemm.cc:30]   --->   Operation 223 'sext' 'sext_ln30_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i8 %sext_ln30_9" [gemm.cc:30]   --->   Operation 224 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %zext_ln30_7, i64 %B_read" [gemm.cc:30]   --->   Operation 225 'add' 'add_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln30_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_7, i32 2, i32 63" [gemm.cc:30]   --->   Operation 226 'partselect' 'trunc_ln30_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln30_10 = sext i62 %trunc_ln30_7" [gemm.cc:30]   --->   Operation 227 'sext' 'sext_ln30_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%B_port_addr_7 = getelementptr i32 %B_port, i64 %sext_ln30_10" [gemm.cc:30]   --->   Operation 228 'getelementptr' 'B_port_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 229 [1/1] (7.30ns)   --->   "%A_port_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr" [gemm.cc:30]   --->   Operation 229 'read' 'A_port_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 230 [1/1] (7.30ns)   --->   "%B_port_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr" [gemm.cc:30]   --->   Operation 230 'read' 'B_port_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 231 [1/7] (7.30ns)   --->   "%A_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 231 'readreq' 'A_port_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 232 [1/7] (7.30ns)   --->   "%B_port_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_1, i32 1" [gemm.cc:30]   --->   Operation 232 'readreq' 'B_port_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 233 [2/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 233 'readreq' 'A_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 234 [2/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 234 'readreq' 'B_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 235 [3/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 235 'readreq' 'A_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 236 [3/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 236 'readreq' 'B_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 237 [4/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 237 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 238 [4/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 238 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 239 [5/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 239 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 240 [5/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 240 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 241 [6/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 241 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 242 [6/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 242 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 243 [7/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 243 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 244 [7/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 244 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 245 [1/1] (3.42ns)   --->   "%mul_ln30 = mul i32 %B_port_addr_read, i32 %A_port_addr_read" [gemm.cc:30]   --->   Operation 245 'mul' 'mul_ln30' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (7.30ns)   --->   "%A_port_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr_1" [gemm.cc:30]   --->   Operation 246 'read' 'A_port_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 247 [1/1] (7.30ns)   --->   "%B_port_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr_1" [gemm.cc:30]   --->   Operation 247 'read' 'B_port_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 248 [1/7] (7.30ns)   --->   "%A_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 248 'readreq' 'A_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 249 [1/7] (7.30ns)   --->   "%B_port_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_2, i32 1" [gemm.cc:30]   --->   Operation 249 'readreq' 'B_port_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 250 [2/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 250 'readreq' 'A_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 251 [2/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 251 'readreq' 'B_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 252 [3/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 252 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 253 [3/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 253 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 254 [4/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 254 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 255 [4/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 255 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 256 [5/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 256 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 257 [5/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 257 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 258 [6/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 258 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 259 [6/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 259 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 260 [1/1] (3.42ns)   --->   "%mul_ln30_1 = mul i32 %B_port_addr_1_read, i32 %A_port_addr_1_read" [gemm.cc:30]   --->   Operation 260 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (7.30ns)   --->   "%A_port_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr_2" [gemm.cc:30]   --->   Operation 261 'read' 'A_port_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 262 [1/1] (7.30ns)   --->   "%B_port_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr_2" [gemm.cc:30]   --->   Operation 262 'read' 'B_port_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 263 [1/7] (7.30ns)   --->   "%A_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 263 'readreq' 'A_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 264 [1/7] (7.30ns)   --->   "%B_port_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_3, i32 1" [gemm.cc:30]   --->   Operation 264 'readreq' 'B_port_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 265 [2/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 265 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 266 [2/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 266 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 267 [3/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 267 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 268 [3/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 268 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 269 [4/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 269 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 270 [4/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 270 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 271 [5/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 271 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 272 [5/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 272 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 273 [1/1] (1.01ns)   --->   "%add_ln30_8 = add i32 %mul_ln30_1, i32 %mul_ln30" [gemm.cc:30]   --->   Operation 273 'add' 'add_ln30_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 274 [1/1] (3.42ns)   --->   "%mul_ln30_2 = mul i32 %B_port_addr_2_read, i32 %A_port_addr_2_read" [gemm.cc:30]   --->   Operation 274 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [1/1] (7.30ns)   --->   "%A_port_addr_3_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr_3" [gemm.cc:30]   --->   Operation 275 'read' 'A_port_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 276 [1/1] (7.30ns)   --->   "%B_port_addr_3_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr_3" [gemm.cc:30]   --->   Operation 276 'read' 'B_port_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 277 [1/7] (7.30ns)   --->   "%A_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 277 'readreq' 'A_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 278 [1/7] (7.30ns)   --->   "%B_port_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_4, i32 1" [gemm.cc:30]   --->   Operation 278 'readreq' 'B_port_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 279 [2/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 279 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 280 [2/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 280 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 281 [3/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 281 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 282 [3/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 282 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 283 [4/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 283 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 284 [4/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 284 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 285 [1/1] (3.42ns)   --->   "%mul_ln30_3 = mul i32 %B_port_addr_3_read, i32 %A_port_addr_3_read" [gemm.cc:30]   --->   Operation 285 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (7.30ns)   --->   "%A_port_addr_4_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr_4" [gemm.cc:30]   --->   Operation 286 'read' 'A_port_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 287 [1/1] (7.30ns)   --->   "%B_port_addr_4_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr_4" [gemm.cc:30]   --->   Operation 287 'read' 'B_port_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 288 [1/7] (7.30ns)   --->   "%A_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 288 'readreq' 'A_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 289 [1/7] (7.30ns)   --->   "%B_port_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_5, i32 1" [gemm.cc:30]   --->   Operation 289 'readreq' 'B_port_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 290 [2/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 290 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 291 [2/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 291 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 292 [3/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 292 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 293 [3/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 293 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 294 [1/1] (1.01ns)   --->   "%add_ln30_9 = add i32 %mul_ln30_2, i32 %mul_ln30_3" [gemm.cc:30]   --->   Operation 294 'add' 'add_ln30_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 295 [1/1] (3.42ns)   --->   "%mul_ln30_4 = mul i32 %B_port_addr_4_read, i32 %A_port_addr_4_read" [gemm.cc:30]   --->   Operation 295 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/1] (7.30ns)   --->   "%A_port_addr_5_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr_5" [gemm.cc:30]   --->   Operation 296 'read' 'A_port_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 297 [1/1] (7.30ns)   --->   "%B_port_addr_5_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr_5" [gemm.cc:30]   --->   Operation 297 'read' 'B_port_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 298 [1/7] (7.30ns)   --->   "%A_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 298 'readreq' 'A_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 299 [1/7] (7.30ns)   --->   "%B_port_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_6, i32 1" [gemm.cc:30]   --->   Operation 299 'readreq' 'B_port_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 300 [2/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 300 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 301 [2/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 301 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 302 [1/1] (3.42ns)   --->   "%mul_ln30_5 = mul i32 %B_port_addr_5_read, i32 %A_port_addr_5_read" [gemm.cc:30]   --->   Operation 302 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 303 [1/1] (7.30ns)   --->   "%A_port_addr_6_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr_6" [gemm.cc:30]   --->   Operation 303 'read' 'A_port_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 304 [1/1] (7.30ns)   --->   "%B_port_addr_6_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr_6" [gemm.cc:30]   --->   Operation 304 'read' 'B_port_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 305 [1/7] (7.30ns)   --->   "%A_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %A_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 305 'readreq' 'A_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 306 [1/7] (7.30ns)   --->   "%B_port_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %B_port_addr_7, i32 1" [gemm.cc:30]   --->   Operation 306 'readreq' 'B_port_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 307 [1/1] (3.42ns)   --->   "%mul_ln30_6 = mul i32 %B_port_addr_6_read, i32 %A_port_addr_6_read" [gemm.cc:30]   --->   Operation 307 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (7.30ns)   --->   "%A_port_addr_7_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %A_port_addr_7" [gemm.cc:30]   --->   Operation 308 'read' 'A_port_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 309 [1/1] (7.30ns)   --->   "%B_port_addr_7_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %B_port_addr_7" [gemm.cc:30]   --->   Operation 309 'read' 'B_port_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 %select_ln26_1, i3 %trunc_ln30, i2 0" [gemm.cc:32]   --->   Operation 310 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %shl_ln" [gemm.cc:32]   --->   Operation 311 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (1.08ns)   --->   "%add_ln32 = add i64 %zext_ln32, i64 %AB_read" [gemm.cc:32]   --->   Operation 312 'add' 'add_ln32' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32 2, i32 63" [gemm.cc:32]   --->   Operation 313 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln" [gemm.cc:32]   --->   Operation 314 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%AB_port_addr = getelementptr i32 %AB_port, i64 %sext_ln32" [gemm.cc:32]   --->   Operation 315 'getelementptr' 'AB_port_addr' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 316 [1/1] (3.42ns)   --->   "%mul_ln30_7 = mul i32 %B_port_addr_7_read, i32 %A_port_addr_7_read" [gemm.cc:30]   --->   Operation 316 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_10 = add i32 %add_ln30_9, i32 %add_ln30_8" [gemm.cc:30]   --->   Operation 317 'add' 'add_ln30_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_11 = add i32 %mul_ln30_4, i32 %mul_ln30_5" [gemm.cc:30]   --->   Operation 318 'add' 'add_ln30_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 319 [1/1] (1.01ns)   --->   "%add_ln30_12 = add i32 %mul_ln30_6, i32 %mul_ln30_7" [gemm.cc:30]   --->   Operation 319 'add' 'add_ln30_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_13 = add i32 %add_ln30_12, i32 %add_ln30_11" [gemm.cc:30]   --->   Operation 320 'add' 'add_ln30_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 321 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_14 = add i32 %add_ln30_13, i32 %add_ln30_10" [gemm.cc:30]   --->   Operation 321 'add' 'add_ln30_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 322 [1/1] (7.30ns)   --->   "%AB_port_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %AB_port_addr, i32 1" [gemm.cc:32]   --->   Operation 322 'writereq' 'AB_port_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 323 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %AB_port_addr, i32 %add_ln30_14, i4 15" [gemm.cc:32]   --->   Operation 323 'write' 'write_ln32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 324 [5/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %AB_port_addr" [gemm.cc:32]   --->   Operation 324 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 325 [4/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %AB_port_addr" [gemm.cc:32]   --->   Operation 325 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 326 [3/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %AB_port_addr" [gemm.cc:32]   --->   Operation 326 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 327 [2/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %AB_port_addr" [gemm.cc:32]   --->   Operation 327 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 328 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 329 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 330 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm.cc:28]   --->   Operation 331 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 332 [1/5] (7.30ns)   --->   "%AB_port_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %AB_port_addr" [gemm.cc:32]   --->   Operation 332 'writeresp' 'AB_port_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln27 = br void %product" [gemm.cc:27]   --->   Operation 333 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 334 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [gemm.cc:36]   --->   Operation 334 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('AB', gemm.cc:13) on port 'AB' (gemm.cc:13) [24]  (1 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'load' operation ('j_load', gemm.cc:27) on local variable 'j' [38]  (0 ns)
	'icmp' operation ('icmp_ln27', gemm.cc:27) [42]  (0.721 ns)
	'select' operation ('select_ln26', gemm.cc:26) [43]  (0.391 ns)
	'add' operation ('add_ln27', gemm.cc:27) [212]  (0.797 ns)
	'store' operation ('store_ln27', gemm.cc:27) of variable 'add_ln27', gemm.cc:27 on local variable 'j' [215]  (0.427 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('A_port_load_req', gemm.cc:30) on port 'A_port' (gemm.cc:30) [100]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('A_port_load_req', gemm.cc:30) on port 'A_port' (gemm.cc:30) [100]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('A_port_load_req', gemm.cc:30) on port 'A_port' (gemm.cc:30) [100]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('A_port_load_req', gemm.cc:30) on port 'A_port' (gemm.cc:30) [100]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('A_port_load_req', gemm.cc:30) on port 'A_port' (gemm.cc:30) [100]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('A_port_load_req', gemm.cc:30) on port 'A_port' (gemm.cc:30) [100]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('A_port_load_req', gemm.cc:30) on port 'A_port' (gemm.cc:30) [100]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [101]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_1_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [114]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_2_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [126]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_3_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [138]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_4_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [150]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_5_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [162]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_6_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [174]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('A_port_addr_7_read', gemm.cc:30) on port 'A_port' (gemm.cc:30) [186]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('AB_port_addr_req', gemm.cc:32) on port 'AB_port' (gemm.cc:32) [209]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln32', gemm.cc:32) on port 'AB_port' (gemm.cc:32) [210]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('AB_port_addr_resp', gemm.cc:32) on port 'AB_port' (gemm.cc:32) [211]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('AB_port_addr_resp', gemm.cc:32) on port 'AB_port' (gemm.cc:32) [211]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('AB_port_addr_resp', gemm.cc:32) on port 'AB_port' (gemm.cc:32) [211]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('AB_port_addr_resp', gemm.cc:32) on port 'AB_port' (gemm.cc:32) [211]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('AB_port_addr_resp', gemm.cc:32) on port 'AB_port' (gemm.cc:32) [211]  (7.3 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
