{
  "module_name": "pinctrl-s32g2.c",
  "hash_id": "055d43b9b5ba8d8c9380b2b71731b266525355301755a17e046f0af3879f70da",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/nxp/pinctrl-s32g2.c",
  "human_readable_source": "\n \n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-s32.h\"\n\nenum s32_pins {\n\tS32G_MSCR_PA_00 =  0,\n\tS32G_MSCR_PA_01 =  1,\n\tS32G_MSCR_PA_02 =  2,\n\tS32G_MSCR_PA_03 =  3,\n\tS32G_MSCR_PA_04 =  4,\n\tS32G_MSCR_PA_05 =  5,\n\tS32G_MSCR_PA_06 =  6,\n\tS32G_MSCR_PA_07 =  7,\n\tS32G_MSCR_PA_08 =  8,\n\tS32G_MSCR_PA_09 =  9,\n\tS32G_MSCR_PA_10 =  10,\n\tS32G_MSCR_PA_11 =  11,\n\tS32G_MSCR_PA_12 =  12,\n\tS32G_MSCR_PA_13 =  13,\n\tS32G_MSCR_PA_14 =  14,\n\tS32G_MSCR_PA_15 =  15,\n\tS32G_MSCR_PB_00 =  16,\n\tS32G_MSCR_PB_01 =  17,\n\tS32G_MSCR_PB_02 =  18,\n\tS32G_MSCR_PB_03 =  19,\n\tS32G_MSCR_PB_04 =  20,\n\tS32G_MSCR_PB_05 =  21,\n\tS32G_MSCR_PB_06 =  22,\n\tS32G_MSCR_PB_07 =  23,\n\tS32G_MSCR_PB_08 =  24,\n\tS32G_MSCR_PB_09 =  25,\n\tS32G_MSCR_PB_10 =  26,\n\tS32G_MSCR_PB_11 =  27,\n\tS32G_MSCR_PB_12 =  28,\n\tS32G_MSCR_PB_13 =  29,\n\tS32G_MSCR_PB_14 =  30,\n\tS32G_MSCR_PB_15 =  31,\n\tS32G_MSCR_PC_00 =  32,\n\tS32G_MSCR_PC_01 =  33,\n\tS32G_MSCR_PC_02 =  34,\n\tS32G_MSCR_PC_03 =  35,\n\tS32G_MSCR_PC_04 =  36,\n\tS32G_MSCR_PC_05 =  37,\n\tS32G_MSCR_PC_06 =  38,\n\tS32G_MSCR_PC_07 =  39,\n\tS32G_MSCR_PC_08 =  40,\n\tS32G_MSCR_PC_09 =  41,\n\tS32G_MSCR_PC_10 =  42,\n\tS32G_MSCR_PC_11 =  43,\n\tS32G_MSCR_PC_12 =  44,\n\tS32G_MSCR_PC_13 =  45,\n\tS32G_MSCR_PC_14 =  46,\n\tS32G_MSCR_PC_15 =  47,\n\tS32G_MSCR_PD_00 =  48,\n\tS32G_MSCR_PD_01 =  49,\n\tS32G_MSCR_PD_02 =  50,\n\tS32G_MSCR_PD_03 =  51,\n\tS32G_MSCR_PD_04 =  52,\n\tS32G_MSCR_PD_05 =  53,\n\tS32G_MSCR_PD_06 =  54,\n\tS32G_MSCR_PD_07 =  55,\n\tS32G_MSCR_PD_08 =  56,\n\tS32G_MSCR_PD_09 =  57,\n\tS32G_MSCR_PD_10 =  58,\n\tS32G_MSCR_PD_11 =  59,\n\tS32G_MSCR_PD_12 =  60,\n\tS32G_MSCR_PD_13 =  61,\n\tS32G_MSCR_PD_14 =  62,\n\tS32G_MSCR_PD_15 =  63,\n\tS32G_MSCR_PE_00 =  64,\n\tS32G_MSCR_PE_01 =  65,\n\tS32G_MSCR_PE_02 =  66,\n\tS32G_MSCR_PE_03 =  67,\n\tS32G_MSCR_PE_04 =  68,\n\tS32G_MSCR_PE_05 =  69,\n\tS32G_MSCR_PE_06 =  70,\n\tS32G_MSCR_PE_07 =  71,\n\tS32G_MSCR_PE_08 =  72,\n\tS32G_MSCR_PE_09 =  73,\n\tS32G_MSCR_PE_10 =  74,\n\tS32G_MSCR_PE_11 =  75,\n\tS32G_MSCR_PE_12 =  76,\n\tS32G_MSCR_PE_13 =  77,\n\tS32G_MSCR_PE_14 =  78,\n\tS32G_MSCR_PE_15 =  79,\n\tS32G_MSCR_PF_00 =  80,\n\tS32G_MSCR_PF_01 =  81,\n\tS32G_MSCR_PF_02 =  82,\n\tS32G_MSCR_PF_03 =  83,\n\tS32G_MSCR_PF_04 =  84,\n\tS32G_MSCR_PF_05 =  85,\n\tS32G_MSCR_PF_06 =  86,\n\tS32G_MSCR_PF_07 =  87,\n\tS32G_MSCR_PF_08 =  88,\n\tS32G_MSCR_PF_09 =  89,\n\tS32G_MSCR_PF_10 =  90,\n\tS32G_MSCR_PF_11 =  91,\n\tS32G_MSCR_PF_12 =  92,\n\tS32G_MSCR_PF_13 =  93,\n\tS32G_MSCR_PF_14 =  94,\n\tS32G_MSCR_PF_15 =  95,\n\tS32G_MSCR_PG_00 =  96,\n\tS32G_MSCR_PG_01 =  97,\n\tS32G_MSCR_PG_02 =  98,\n\tS32G_MSCR_PG_03 =  99,\n\tS32G_MSCR_PG_04 =  100,\n\tS32G_MSCR_PG_05 =  101,\n\tS32G_MSCR_PH_00 =  112,\n\tS32G_MSCR_PH_01 =  113,\n\tS32G_MSCR_PH_02 =  114,\n\tS32G_MSCR_PH_03 =  115,\n\tS32G_MSCR_PH_04 =  116,\n\tS32G_MSCR_PH_05 =  117,\n\tS32G_MSCR_PH_06 =  118,\n\tS32G_MSCR_PH_07 =  119,\n\tS32G_MSCR_PH_08 =  120,\n\tS32G_MSCR_PH_09 =  121,\n\tS32G_MSCR_PH_10 =  122,\n\tS32G_MSCR_PJ_00 =  144,\n\tS32G_MSCR_PJ_01 =  145,\n\tS32G_MSCR_PJ_02 =  146,\n\tS32G_MSCR_PJ_03 =  147,\n\tS32G_MSCR_PJ_04 =  148,\n\tS32G_MSCR_PJ_05 =  149,\n\tS32G_MSCR_PJ_06 =  150,\n\tS32G_MSCR_PJ_07 =  151,\n\tS32G_MSCR_PJ_08 =  152,\n\tS32G_MSCR_PJ_09 =  153,\n\tS32G_MSCR_PJ_10 =  154,\n\tS32G_MSCR_PJ_11 =  155,\n\tS32G_MSCR_PJ_12 =  156,\n\tS32G_MSCR_PJ_13 =  157,\n\tS32G_MSCR_PJ_14 =  158,\n\tS32G_MSCR_PJ_15 =  159,\n\tS32G_MSCR_PK_00 =  160,\n\tS32G_MSCR_PK_01 =  161,\n\tS32G_MSCR_PK_02 =  162,\n\tS32G_MSCR_PK_03 =  163,\n\tS32G_MSCR_PK_04 =  164,\n\tS32G_MSCR_PK_05 =  165,\n\tS32G_MSCR_PK_06 =  166,\n\tS32G_MSCR_PK_07 =  167,\n\tS32G_MSCR_PK_08 =  168,\n\tS32G_MSCR_PK_09 =  169,\n\tS32G_MSCR_PK_10 =  170,\n\tS32G_MSCR_PK_11 =  171,\n\tS32G_MSCR_PK_12 =  172,\n\tS32G_MSCR_PK_13 =  173,\n\tS32G_MSCR_PK_14 =  174,\n\tS32G_MSCR_PK_15 =  175,\n\tS32G_MSCR_PL_00 =  176,\n\tS32G_MSCR_PL_01 =  177,\n\tS32G_MSCR_PL_02 =  178,\n\tS32G_MSCR_PL_03 =  179,\n\tS32G_MSCR_PL_04 =  180,\n\tS32G_MSCR_PL_05 =  181,\n\tS32G_MSCR_PL_06 =  182,\n\tS32G_MSCR_PL_07 =  183,\n\tS32G_MSCR_PL_08 =  184,\n\tS32G_MSCR_PL_09 =  185,\n\tS32G_MSCR_PL_10 =  186,\n\tS32G_MSCR_PL_11 =  187,\n\tS32G_MSCR_PL_12 =  188,\n\tS32G_MSCR_PL_13 =  189,\n\tS32G_MSCR_PL_14 =  190,\n\n\tS32G_IMCR_QSPI_A_DATA0 = 540,\n\tS32G_IMCR_QSPI_A_DATA1 = 541,\n\tS32G_IMCR_QSPI_A_DATA2 = 542,\n\tS32G_IMCR_QSPI_A_DATA3 = 543,\n\tS32G_IMCR_QSPI_A_DATA4 = 544,\n\tS32G_IMCR_QSPI_A_DATA5 = 545,\n\tS32G_IMCR_QSPI_A_DATA6 = 546,\n\tS32G_IMCR_QSPI_A_DATA7 = 547,\n\tS32G_IMCR_QSPI_DQS_A = 548,\n\tS32G_IMCR_QSPI_B_DATA0 = 552,\n\tS32G_IMCR_QSPI_B_DATA1 = 554,\n\tS32G_IMCR_QSPI_B_DATA2 = 551,\n\tS32G_IMCR_QSPI_B_DATA3 = 553,\n\tS32G_IMCR_QSPI_B_DATA4 = 557,\n\tS32G_IMCR_QSPI_B_DATA5 = 550,\n\tS32G_IMCR_QSPI_B_DATA6 = 556,\n\tS32G_IMCR_QSPI_B_DATA7 = 555,\n\tS32G_IMCR_QSPI_DQS_B = 558,\n\tS32G_IMCR_BOOT_BOOTMOD0 = 560,\n\tS32G_IMCR_BOOT_BOOTMOD1 = 561,\n\tS32G_IMCR_I2C0_SCL = 566,\n\tS32G_IMCR_I2C0_SDA = 565,\n\tS32G_IMCR_LIN0_RX = 512,\n\tS32G_IMCR_USDHC_CMD = 515,\n\tS32G_IMCR_USDHC_DAT0 = 516,\n\tS32G_IMCR_USDHC_DAT1 = 517,\n\tS32G_IMCR_USDHC_DAT2 = 520,\n\tS32G_IMCR_USDHC_DAT3 = 521,\n\tS32G_IMCR_USDHC_DAT4 = 522,\n\tS32G_IMCR_USDHC_DAT5 = 523,\n\tS32G_IMCR_USDHC_DAT6 = 519,\n\tS32G_IMCR_USDHC_DAT7 = 518,\n\tS32G_IMCR_USDHC_DQS = 524,\n\tS32G_IMCR_CAN0_RXD = 513,\n\tS32G_IMCR_CAN1_RXD = 631,\n\tS32G_IMCR_CAN2_RXD = 632,\n\tS32G_IMCR_CAN3_RXD = 633,\n\t \n\tS32G_IMCR_Ethernet_MDIO = 527,\n\tS32G_IMCR_Ethernet_CRS = 526,\n\tS32G_IMCR_Ethernet_COL = 525,\n\tS32G_IMCR_Ethernet_RX_D0 = 531,\n\tS32G_IMCR_Ethernet_RX_D1 = 532,\n\tS32G_IMCR_Ethernet_RX_D2 = 533,\n\tS32G_IMCR_Ethernet_RX_D3 = 534,\n\tS32G_IMCR_Ethernet_RX_ER = 528,\n\tS32G_IMCR_Ethernet_RX_CLK = 529,\n\tS32G_IMCR_Ethernet_RX_DV = 530,\n\tS32G_IMCR_Ethernet_TX_CLK = 538,\n\tS32G_IMCR_Ethernet_REF_CLK = 535,\n\t \n\t \n\tS32G_IMCR_PFE_EMAC_1_MDIO = 857,\n\tS32G_IMCR_PFE_EMAC_1_CRS = 856,\n\tS32G_IMCR_PFE_EMAC_1_COL = 855,\n\tS32G_IMCR_PFE_EMAC_1_RX_D0 = 861,\n\tS32G_IMCR_PFE_EMAC_1_RX_D1 = 862,\n\tS32G_IMCR_PFE_EMAC_1_RX_D2 = 863,\n\tS32G_IMCR_PFE_EMAC_1_RX_D3 = 864,\n\tS32G_IMCR_PFE_EMAC_1_RX_ER = 860,\n\tS32G_IMCR_PFE_EMAC_1_RX_CLK = 859,\n\tS32G_IMCR_PFE_EMAC_1_RX_DV = 865,\n\tS32G_IMCR_PFE_EMAC_1_TX_CLK = 866,\n\tS32G_IMCR_PFE_EMAC_1_REF_CLK = 858,\n\t \n\tS32G_IMCR_PFE_EMAC_2_MDIO = 877,\n\tS32G_IMCR_PFE_EMAC_2_CRS = 876,\n\tS32G_IMCR_PFE_EMAC_2_COL = 875,\n\tS32G_IMCR_PFE_EMAC_2_RX_D0 = 881,\n\tS32G_IMCR_PFE_EMAC_2_RX_D1 = 882,\n\tS32G_IMCR_PFE_EMAC_2_RX_D2 = 883,\n\tS32G_IMCR_PFE_EMAC_2_RX_D3 = 884,\n\tS32G_IMCR_PFE_EMAC_2_RX_ER = 880,\n\tS32G_IMCR_PFE_EMAC_2_RX_CLK = 879,\n\tS32G_IMCR_PFE_EMAC_2_RX_DV = 885,\n\tS32G_IMCR_PFE_EMAC_2_TX_CLK = 886,\n\tS32G_IMCR_PFE_EMAC_2_REF_CLK = 878,\n\n\tS32G_IMCR_FlexRay0_A_RX = 785,\n\tS32G_IMCR_FlexRay0_B_RX = 786,\n\tS32G_IMCR_FlexTimer0_CH0 = 655,\n\tS32G_IMCR_FlexTimer1_CH0 = 665,\n\tS32G_IMCR_FlexTimer0_CH1 = 656,\n\tS32G_IMCR_FlexTimer1_CH1 = 666,\n\tS32G_IMCR_FlexTimer0_CH2 = 657,\n\tS32G_IMCR_FlexTimer1_CH2 = 667,\n\tS32G_IMCR_FlexTimer0_CH3 = 658,\n\tS32G_IMCR_FlexTimer1_CH3 = 668,\n\tS32G_IMCR_FlexTimer0_CH4 = 659,\n\tS32G_IMCR_FlexTimer1_CH4 = 669,\n\tS32G_IMCR_FlexTimer0_CH5 = 660,\n\tS32G_IMCR_FlexTimer1_CH5 = 670,\n\tS32G_IMCR_FlexTimer0_EXTCLK = 661,\n\tS32G_IMCR_FlexTimer1_EXTCLK = 671,\n\tS32G_IMCR_I2C1_SCL = 717,\n\tS32G_IMCR_I2C1_SDA = 718,\n\tS32G_IMCR_I2C2_SCL = 719,\n\tS32G_IMCR_I2C2_SDA = 720,\n\tS32G_IMCR_I2C3_SCL = 721,\n\tS32G_IMCR_I2C3_SDA = 722,\n\tS32G_IMCR_I2C4_SCL = 723,\n\tS32G_IMCR_I2C4_SDA = 724,\n\tS32G_IMCR_LIN1_RX = 736,\n\tS32G_IMCR_LIN2_RX = 737,\n\tS32G_IMCR_DSPI0_PCS0 = 980,\n\tS32G_IMCR_DSPI0_SCK = 981,\n\tS32G_IMCR_DSPI0_SIN = 982,\n\tS32G_IMCR_DSPI1_PCS0 = 985,\n\tS32G_IMCR_DSPI1_SCK = 986,\n\tS32G_IMCR_DSPI1_SIN = 987,\n\tS32G_IMCR_DSPI2_PCS0 = 990,\n\tS32G_IMCR_DSPI2_SCK = 991,\n\tS32G_IMCR_DSPI2_SIN = 992,\n\tS32G_IMCR_DSPI3_PCS0 = 995,\n\tS32G_IMCR_DSPI3_SCK = 996,\n\tS32G_IMCR_DSPI3_SIN = 997,\n\tS32G_IMCR_DSPI4_PCS0 = 1000,\n\tS32G_IMCR_DSPI4_SCK = 1001,\n\tS32G_IMCR_DSPI4_SIN = 1002,\n\tS32G_IMCR_DSPI5_PCS0 = 1005,\n\tS32G_IMCR_DSPI5_SCK = 1006,\n\tS32G_IMCR_DSPI5_SIN = 1007,\n\tS32G_IMCR_LLCE_CAN0_RXD = 745,\n\tS32G_IMCR_LLCE_CAN1_RXD = 746,\n\tS32G_IMCR_LLCE_CAN2_RXD = 747,\n\tS32G_IMCR_LLCE_CAN3_RXD = 748,\n\tS32G_IMCR_LLCE_CAN4_RXD = 749,\n\tS32G_IMCR_LLCE_CAN5_RXD = 750,\n\tS32G_IMCR_LLCE_CAN6_RXD = 751,\n\tS32G_IMCR_LLCE_CAN7_RXD = 752,\n\tS32G_IMCR_LLCE_CAN8_RXD = 753,\n\tS32G_IMCR_LLCE_CAN9_RXD = 754,\n\tS32G_IMCR_LLCE_CAN10_RXD = 755,\n\tS32G_IMCR_LLCE_CAN11_RXD = 756,\n\tS32G_IMCR_LLCE_CAN12_RXD = 757,\n\tS32G_IMCR_LLCE_CAN13_RXD = 758,\n\tS32G_IMCR_LLCE_CAN14_RXD = 759,\n\tS32G_IMCR_LLCE_CAN15_RXD = 760,\n\tS32G_IMCR_USB_CLK = 895,\n\tS32G_IMCR_USB_DATA0 = 896,\n\tS32G_IMCR_USB_DATA1 = 897,\n\tS32G_IMCR_USB_DATA2 = 898,\n\tS32G_IMCR_USB_DATA3 = 899,\n\tS32G_IMCR_USB_DATA4 = 900,\n\tS32G_IMCR_USB_DATA5 = 901,\n\tS32G_IMCR_USB_DATA6 = 902,\n\tS32G_IMCR_USB_DATA7 = 903,\n\tS32G_IMCR_USB_DIR = 904,\n\tS32G_IMCR_USB_NXT = 905,\n\n\tS32G_IMCR_SIUL_EIRQ0 =  910,\n\tS32G_IMCR_SIUL_EIRQ1 =  911,\n\tS32G_IMCR_SIUL_EIRQ2 =  912,\n\tS32G_IMCR_SIUL_EIRQ3 =  913,\n\tS32G_IMCR_SIUL_EIRQ4 =  914,\n\tS32G_IMCR_SIUL_EIRQ5 =  915,\n\tS32G_IMCR_SIUL_EIRQ6 =  916,\n\tS32G_IMCR_SIUL_EIRQ7 =  917,\n\tS32G_IMCR_SIUL_EIRQ8 =  918,\n\tS32G_IMCR_SIUL_EIRQ9 =  919,\n\tS32G_IMCR_SIUL_EIRQ10 =  920,\n\tS32G_IMCR_SIUL_EIRQ11 =  921,\n\tS32G_IMCR_SIUL_EIRQ12 =  922,\n\tS32G_IMCR_SIUL_EIRQ13 =  923,\n\tS32G_IMCR_SIUL_EIRQ14 =  924,\n\tS32G_IMCR_SIUL_EIRQ15 =  925,\n\tS32G_IMCR_SIUL_EIRQ16 =  926,\n\tS32G_IMCR_SIUL_EIRQ17 =  927,\n\tS32G_IMCR_SIUL_EIRQ18 =  928,\n\tS32G_IMCR_SIUL_EIRQ19 =  929,\n\tS32G_IMCR_SIUL_EIRQ20 =  930,\n\tS32G_IMCR_SIUL_EIRQ21 =  931,\n\tS32G_IMCR_SIUL_EIRQ22 =  932,\n\tS32G_IMCR_SIUL_EIRQ23 =  933,\n\tS32G_IMCR_SIUL_EIRQ24 =  934,\n\tS32G_IMCR_SIUL_EIRQ25 =  935,\n\tS32G_IMCR_SIUL_EIRQ26 =  936,\n\tS32G_IMCR_SIUL_EIRQ27 =  937,\n\tS32G_IMCR_SIUL_EIRQ28 =  938,\n\tS32G_IMCR_SIUL_EIRQ29 =  939,\n\tS32G_IMCR_SIUL_EIRQ30 =  940,\n\tS32G_IMCR_SIUL_EIRQ31 =  941,\n};\n\n \nstatic const struct pinctrl_pin_desc s32_pinctrl_pads_siul2[] = {\n\n\t \n\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PA_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PB_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PC_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PD_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PE_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PF_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PG_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PG_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PG_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PG_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PG_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PG_05),\n\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA0),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA1),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA2),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA3),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA4),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA5),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA6),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_A_DATA7),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_DQS_A),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA0),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA1),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA2),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA3),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA4),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA5),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA6),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_B_DATA7),\n\tS32_PINCTRL_PIN(S32G_IMCR_QSPI_DQS_B),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C0_SCL),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C0_SDA),\n\tS32_PINCTRL_PIN(S32G_IMCR_LIN0_RX),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_CMD),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT0),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT1),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT2),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT3),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT4),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT5),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT6),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DAT7),\n\tS32_PINCTRL_PIN(S32G_IMCR_USDHC_DQS),\n\tS32_PINCTRL_PIN(S32G_IMCR_CAN0_RXD),\n\t \n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_MDIO),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_CRS),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_COL),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_RX_D0),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_RX_D1),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_RX_D2),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_RX_D3),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_RX_ER),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_RX_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_RX_DV),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_TX_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_Ethernet_REF_CLK),\n\n\t \n\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PH_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PJ_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_14),\n\tS32_PINCTRL_PIN(S32G_MSCR_PK_15),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_00),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_01),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_02),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_03),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_04),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_05),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_06),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_07),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_08),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_09),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_10),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_11),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_12),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_13),\n\tS32_PINCTRL_PIN(S32G_MSCR_PL_14),\n\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexRay0_A_RX),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexRay0_B_RX),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer0_CH0),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer1_CH0),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer0_CH1),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer1_CH1),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer0_CH2),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer1_CH2),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer0_CH3),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer1_CH3),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer0_CH4),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer1_CH4),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer0_CH5),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer1_CH5),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer0_EXTCLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_FlexTimer1_EXTCLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C1_SCL),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C1_SDA),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C2_SCL),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C2_SDA),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C3_SCL),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C3_SDA),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C4_SCL),\n\tS32_PINCTRL_PIN(S32G_IMCR_I2C4_SDA),\n\tS32_PINCTRL_PIN(S32G_IMCR_LIN1_RX),\n\tS32_PINCTRL_PIN(S32G_IMCR_LIN2_RX),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI0_PCS0),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI0_SCK),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI0_SIN),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI1_PCS0),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI1_SCK),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI1_SIN),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI2_PCS0),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI2_SCK),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI2_SIN),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI3_PCS0),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI3_SCK),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI3_SIN),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI4_PCS0),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI4_SCK),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI4_SIN),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI5_PCS0),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI5_SCK),\n\tS32_PINCTRL_PIN(S32G_IMCR_DSPI5_SIN),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN0_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN1_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN2_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN3_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN4_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN5_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN6_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN7_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN8_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN9_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN10_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN11_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN12_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN13_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN14_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_LLCE_CAN15_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_CAN1_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_CAN2_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_CAN3_RXD),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA0),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA1),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA2),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA3),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA4),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA5),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA6),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DATA7),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_DIR),\n\tS32_PINCTRL_PIN(S32G_IMCR_USB_NXT),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_MDIO),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_CRS),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_COL),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_RX_D0),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_RX_D1),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_RX_D2),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_RX_D3),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_RX_ER),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_RX_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_RX_DV),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_TX_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_1_REF_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_MDIO),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_CRS),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_COL),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_RX_D0),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_RX_D1),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_RX_D2),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_RX_D3),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_RX_ER),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_RX_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_RX_DV),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_TX_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_PFE_EMAC_2_REF_CLK),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ0),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ1),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ2),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ3),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ4),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ5),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ6),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ7),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ8),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ9),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ10),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ11),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ12),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ13),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ14),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ15),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ16),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ17),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ18),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ19),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ20),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ21),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ22),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ23),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ24),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ25),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ26),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ27),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ28),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ29),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ30),\n\tS32_PINCTRL_PIN(S32G_IMCR_SIUL_EIRQ31),\n};\n\nstatic const struct s32_pin_range s32_pin_ranges_siul2[] = {\n\t \n\tS32_PIN_RANGE(0, 101),\n\tS32_PIN_RANGE(112, 122),\n\tS32_PIN_RANGE(144, 190),\n\t \n\tS32_PIN_RANGE(512, 595),\n\tS32_PIN_RANGE(631, 909),\n\tS32_PIN_RANGE(942, 1007),\n};\n\nstatic const struct s32_pinctrl_soc_data s32_pinctrl_data = {\n\t.pins = s32_pinctrl_pads_siul2,\n\t.npins = ARRAY_SIZE(s32_pinctrl_pads_siul2),\n\t.mem_pin_ranges = s32_pin_ranges_siul2,\n\t.mem_regions = ARRAY_SIZE(s32_pin_ranges_siul2),\n};\n\nstatic const struct of_device_id s32_pinctrl_of_match[] = {\n\t{\n\t\t.compatible = \"nxp,s32g2-siul2-pinctrl\",\n\t\t.data = &s32_pinctrl_data,\n\t},\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, s32_pinctrl_of_match);\n\nstatic int s32g_pinctrl_probe(struct platform_device *pdev)\n{\n\tconst struct s32_pinctrl_soc_data *soc_data;\n\n\tsoc_data = of_device_get_match_data(&pdev->dev);\n\n\treturn s32_pinctrl_probe(pdev, soc_data);\n}\n\nstatic const struct dev_pm_ops s32g_pinctrl_pm_ops = {\n\tLATE_SYSTEM_SLEEP_PM_OPS(s32_pinctrl_suspend, s32_pinctrl_resume)\n};\n\nstatic struct platform_driver s32g_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"s32g-siul2-pinctrl\",\n\t\t.of_match_table = s32_pinctrl_of_match,\n\t\t.pm = pm_sleep_ptr(&s32g_pinctrl_pm_ops),\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = s32g_pinctrl_probe,\n};\nbuiltin_platform_driver(s32g_pinctrl_driver);\n\nMODULE_AUTHOR(\"Matthew Nunez <matthew.nunez@nxp.com>\");\nMODULE_DESCRIPTION(\"NXP S32G pinctrl driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}