Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: hc_sr04_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hc_sr04_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hc_sr04_top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : hc_sr04_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/uart_tx.vhd" in Library work.
Entity <uart_tx> compiled.
Entity <uart_tx> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/trigger.vhd" in Library work.
Entity <trigger> compiled.
Entity <trigger> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/echo.vhd" in Library work.
Entity <echo> compiled.
Entity <echo> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/control_3_byte.vhd" in Library work.
Entity <control_3_byte> compiled.
Entity <control_3_byte> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/hc_sr04_top.vhd" in Library work.
Entity <hc_sr04_top> compiled.
Entity <hc_sr04_top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hc_sr04_top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <Behavioral>) with generics.
	baudRate = 115200
	clock = 12000000
	nbits = 8
	tiempoBit = 104

Analyzing hierarchy for entity <trigger> in library <work> (architecture <Behavioral>) with generics.
	trigger_cont = 120

Analyzing hierarchy for entity <echo> in library <work> (architecture <Behavioral>) with generics.
	max_cont = 283487

Analyzing hierarchy for entity <control_3_byte> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hc_sr04_top> in library <work> (Architecture <Behavioral>).
Entity <hc_sr04_top> analyzed. Unit <hc_sr04_top> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <Behavioral>).
	baudRate = 115200
	clock = 12000000
	nbits = 8
	tiempoBit = 104
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing generic Entity <trigger> in library <work> (Architecture <Behavioral>).
	trigger_cont = 120
Entity <trigger> analyzed. Unit <trigger> generated.

Analyzing generic Entity <echo> in library <work> (Architecture <Behavioral>).
	max_cont = 283487
Entity <echo> analyzed. Unit <echo> generated.

Analyzing Entity <control_3_byte> in library <work> (Architecture <Behavioral>).
Entity <control_3_byte> analyzed. Unit <control_3_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart_tx>.
    Related source file is "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/uart_tx.vhd".
    Found finite state machine <FSM_0> for signal <estados>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <txHecho>.
    Found 1-bit register for signal <txSerial>.
    Found 1-bit register for signal <txOcupado>.
    Found 8-bit register for signal <byte_Uart>.
    Found 7-bit comparator less for signal <estados$cmp_lt0000> created at line 50.
    Found 3-bit comparator less for signal <estados$cmp_lt0001> created at line 65.
    Found 7-bit comparator less for signal <estados$cmp_lt0002> created at line 86.
    Found 3-bit register for signal <n_Bit>.
    Found 3-bit adder for signal <n_Bit$addsub0000> created at line 66.
    Found 7-bit register for signal <t_Bit>.
    Found 7-bit adder for signal <t_Bit$share0000> created at line 32.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <trigger>.
    Related source file is "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/trigger.vhd".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_trigger               (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <bussyT>.
    Found 1-bit register for signal <out_trigger>.
    Found 8-bit comparator less for signal <estado$cmp_lt0000> created at line 39.
    Found 8-bit register for signal <t_contador>.
    Found 8-bit adder for signal <t_contador$addsub0000> created at line 40.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <trigger> synthesized.


Synthesizing Unit <echo>.
    Related source file is "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/echo.vhd".
    Found finite state machine <FSM_2> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_echo                  (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <bussy>.
    Found 24-bit register for signal <conteo>.
    Found 1-bit register for signal <done>.
    Found 19-bit comparator greater for signal <estado$cmp_gt0000> created at line 44.
    Found 2-bit comparator less for signal <estado$cmp_lt0000> created at line 58.
    Found 2-bit register for signal <t_cont>.
    Found 2-bit adder for signal <t_cont$addsub0000> created at line 59.
    Found 19-bit register for signal <t_contador>.
    Found 19-bit adder for signal <t_contador$addsub0000> created at line 51.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <echo> synthesized.


Synthesizing Unit <control_3_byte>.
    Related source file is "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/control_3_byte.vhd".
    Found finite state machine <FSM_3> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <estado0>.
    Found 1-bit register for signal <enableRx>.
    Found 8-bit register for signal <dataOut>.
    Found 1-bit register for signal <dataCopy>.
    Found 8-bit register for signal <byte_0>.
    Found 8-bit register for signal <byte_00>.
    Found 8-bit register for signal <byte_01>.
    Found 8-bit register for signal <byte_02>.
    Found 8-bit register for signal <byte_1>.
    Found 8-bit register for signal <byte_2>.
    Found 2-bit register for signal <contador>.
    Found 2-bit adder for signal <contador$addsub0000>.
    Found 24-bit register for signal <data_3_byte>.
    Found 24-bit register for signal <data_3_byte0>.
    Found 2-bit comparator less for signal <estado$cmp_lt0000> created at line 92.
    Found 6-bit register for signal <estado0>.
    Found 2-bit register for signal <sensorDataIn>.
    Found 2-bit adder for signal <sensorDataIn$share0000> created at line 33.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 116 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <control_3_byte> synthesized.


Synthesizing Unit <hc_sr04_top>.
    Related source file is "/media/omar/FILES/Omar/U/cursos/E6/lab/hc-sr04/hc_sr04/hc_sr04_top.vhd".
WARNING:Xst:1780 - Signal <readEcho0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <hc_sr04_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 19-bit adder                                          : 2
 2-bit adder                                           : 4
 3-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 36
 1-bit register                                        : 13
 19-bit register                                       : 2
 2-bit register                                        : 4
 24-bit register                                       : 4
 3-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 10
# Comparators                                          : 10
 19-bit comparator greater                             : 2
 2-bit comparator less                                 : 3
 3-bit comparator less                                 : 1
 7-bit comparator less                                 : 2
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <control/estado/FSM> on signal <estado[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 0000
 start  | 0001
 byte0  | 0010
 byte1  | 0011
 byte2  | 0100
 byte00 | 0101
 byte01 | 0110
 byte02 | 0111
 en     | 1000
 en0    | 1001
--------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <echo_0/estado/FSM> on signal <estado[1:3]> with user encoding.
Optimizing FSM <echo_1/estado/FSM> on signal <estado[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 read_data | 010
 doneecho  | 011
 waitdown  | 100
-----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <trigger_0/estado/FSM> on signal <estado[1:2]> with user encoding.
Optimizing FSM <trigger_1/estado/FSM> on signal <estado[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uart_tx_0/estados/FSM> on signal <estados[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 000
 start | 001
 data  | 010
 stop  | 011
 hecho | 100
-------------------
WARNING:Xst:1710 - FF/Latch <data_3_byte0_23> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte0_22> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte0_21> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte0_20> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte0_19> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte_23> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte_22> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte_21> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte_20> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3_byte_19> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_23> (without init value) has a constant value of 0 in block <echo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_22> (without init value) has a constant value of 0 in block <echo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_21> (without init value) has a constant value of 0 in block <echo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_20> (without init value) has a constant value of 0 in block <echo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_19> (without init value) has a constant value of 0 in block <echo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_23> (without init value) has a constant value of 0 in block <echo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_22> (without init value) has a constant value of 0 in block <echo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_21> (without init value) has a constant value of 0 in block <echo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_20> (without init value) has a constant value of 0 in block <echo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conteo_19> (without init value) has a constant value of 0 in block <echo_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_2_7> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_2_6> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_2_5> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_2_4> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_2_3> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_02_7> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_02_6> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_02_5> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_02_4> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <byte_02_3> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <estado0_5> of sequential type is unconnected in block <control>.
WARNING:Xst:2677 - Node <estado0_5> of sequential type is unconnected in block <control_3_byte>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 10
 19-bit adder                                          : 2
 2-bit adder                                           : 4
 3-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 250
 Flip-Flops                                            : 250
# Comparators                                          : 10
 19-bit comparator greater                             : 2
 2-bit comparator less                                 : 3
 3-bit comparator less                                 : 1
 7-bit comparator less                                 : 2
 8-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <conteo_19> (without init value) has a constant value of 0 in block <echo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conteo_20> (without init value) has a constant value of 0 in block <echo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conteo_21> (without init value) has a constant value of 0 in block <echo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conteo_22> (without init value) has a constant value of 0 in block <echo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conteo_23> (without init value) has a constant value of 0 in block <echo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <hc_sr04_top> ...

Optimizing unit <uart_tx> ...

Optimizing unit <trigger> ...

Optimizing unit <echo> ...
WARNING:Xst:1293 - FF/Latch <t_cont_1> has a constant value of 0 in block <echo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <control_3_byte> ...
WARNING:Xst:1293 - FF/Latch <contador_1> has a constant value of 0 in block <control_3_byte>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control/data_3_byte_19> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte_20> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte_21> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte_22> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte_23> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte0_19> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte0_20> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte0_21> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte0_22> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/data_3_byte0_23> (without init value) has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_02_3> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_02_4> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_02_5> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_02_6> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_02_7> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_2_3> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_2_4> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_2_5> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_2_6> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control/byte_2_7> has a constant value of 0 in block <hc_sr04_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hc_sr04_top, actual ratio is 30.
FlipFlop control/estado_FSM_FFd2 has been replicated 1 time(s)
FlipFlop control/estado_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 236
 Flip-Flops                                            : 236

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hc_sr04_top.ngr
Top Level Output File Name         : hc_sr04_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 495
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 44
#      LUT2                        : 33
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 37
#      LUT3_D                      : 8
#      LUT3_L                      : 2
#      LUT4                        : 216
#      LUT4_D                      : 12
#      LUT4_L                      : 5
#      MUXCY                       : 56
#      MUXF5                       : 29
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 236
#      FD                          : 163
#      FDE                         : 49
#      FDR                         : 1
#      FDS                         : 18
#      FDSE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      207  out of    704    29%  
 Number of Slice Flip Flops:            236  out of   1408    16%  
 Number of 4 input LUTs:                370  out of   1408    26%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    108     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk12                              | BUFGP                  | 236   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.523ns (Maximum Frequency: 181.058MHz)
   Minimum input arrival time before clock: 3.729ns
   Maximum output required time after clock: 5.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk12'
  Clock period: 5.523ns (frequency: 181.058MHz)
  Total number of paths / destination ports: 4056 / 309
-------------------------------------------------------------------------
Delay:               5.523ns (Levels of Logic = 12)
  Source:            echo_1/t_contador_6 (FF)
  Destination:       echo_1/t_contador_18 (FF)
  Source Clock:      clk12 rising
  Destination Clock: clk12 rising

  Data Path: echo_1/t_contador_6 to echo_1/t_contador_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.495   0.607  echo_1/t_contador_6 (echo_1/t_contador_6)
     LUT1:I0->O            1   0.561   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<1>_rt (echo_1/Mcompar_estado_cmp_gt0000_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<1> (echo_1/Mcompar_estado_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<2> (echo_1/Mcompar_estado_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<3> (echo_1/Mcompar_estado_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<4> (echo_1/Mcompar_estado_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<5> (echo_1/Mcompar_estado_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<6> (echo_1/Mcompar_estado_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<7> (echo_1/Mcompar_estado_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  echo_1/Mcompar_estado_cmp_gt0000_cy<8> (echo_1/Mcompar_estado_cmp_gt0000_cy<8>)
     MUXCY:CI->O           3   0.179   0.453  echo_1/Mcompar_estado_cmp_gt0000_cy<9> (echo_1/Mcompar_estado_cmp_gt0000_cy<9>)
     LUT4_D:I3->O         18   0.561   0.931  echo_1/t_contador_mux0000<0>11 (echo_1/N0)
     LUT4:I2->O            1   0.561   0.000  echo_1/t_contador_mux0000<8>1 (echo_1/t_contador_mux0000<8>)
     FD:D                      0.197          echo_1/t_contador_10
    ----------------------------------------
    Total                      5.523ns (3.532ns logic, 1.991ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk12'
  Total number of paths / destination ports: 90 / 52
-------------------------------------------------------------------------
Offset:              3.729ns (Levels of Logic = 3)
  Source:            echo_top0 (PAD)
  Destination:       echo_1/t_contador_18 (FF)
  Destination Clock: clk12 rising

  Data Path: echo_top0 to echo_1/t_contador_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.824   0.677  echo_top0_IBUF (echo_top0_IBUF)
     LUT3_D:I0->O         18   0.561   0.910  echo_1/t_contador_mux0000<0>21 (echo_1/N2)
     LUT4:I3->O            1   0.561   0.000  echo_1/t_contador_mux0000<9>1 (echo_1/t_contador_mux0000<9>)
     FD:D                      0.197          echo_1/t_contador_9
    ----------------------------------------
    Total                      3.729ns (2.143ns logic, 1.586ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk12'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            trigger_1/out_trigger (FF)
  Destination:       trigger_top0 (PAD)
  Source Clock:      clk12 rising

  Data Path: trigger_1/out_trigger to trigger_top0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.495   0.380  trigger_1/out_trigger (trigger_1/out_trigger)
     OBUF:I->O                 4.396          trigger_top0_OBUF (trigger_top0)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.26 secs
 
--> 


Total memory usage is 522344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    1 (   0 filtered)

