 ```verilog
assign out = sel ? b : a;
endmodule
```