Protel Design System Design Rule Check
PCB File : C:\Users\Admin\Desktop\ESP32-S3-1U-Altium\Project\ESP32-3- External Anthena\PCB1.PcbDoc
Date     : 10/11/2024
Time     : 10:26:50 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('FTDI_Room')  or WithinRoom('USB2')      or WithinRoom('USB3')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (InDifferentialPairClass('DIFF90')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=12mil) (MaxHoleWidth=12mil) (PreferredHoleWidth=12mil) (MinWidth=24mil) (MaxWidth=24mil) (PreferedWidth=24mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=8mil) (Max=8.2mil) (Prefered=8mil)  and Width Constraints (Min=5.1mil) (Max=6.2mil) (Prefered=6.03mil) (InDifferentialPairClass('DIFF90'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C10-1(460mil,370mil) on L1 And Pad C10-2(426.142mil,370mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C1-1(456.929mil,630mil) on L1 And Pad C1-2(423.071mil,630mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C11-1(570mil,340mil) on L1 And Pad C11-2(570mil,373.858mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C12-1(510mil,226.929mil) on L1 And Pad C12-2(510mil,193.071mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C13-1(560mil,226.929mil) on L1 And Pad C13-2(560mil,193.071mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C14-1(2453.071mil,858.976mil) on L1 And Pad C14-2(2486.929mil,858.976mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C15-1(2573.858mil,858.976mil) on L1 And Pad C15-2(2540mil,858.976mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.625mil < 10mil) Between Pad C15-2(2540mil,858.976mil) on L1 And Via (2507.495mil,880mil) from L1 to L4 [Top Solder] Mask Sliver [9.625mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.646mil < 10mil) Between Pad C15-2(2540mil,858.976mil) on L1 And Via (2535.433mil,890.433mil) from L1 to L4 [Top Solder] Mask Sliver [3.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C16-1(1648.976mil,316.929mil) on L1 And Pad C16-2(1648.976mil,283.071mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C17-1(1660mil,686.929mil) on L1 And Pad C17-2(1660mil,653.071mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C2-1(736.063mil,550mil) on L1 And Pad C2-2(702.205mil,550mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C3-1(736.063mil,600mil) on L1 And Pad C3-2(702.205mil,600mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C4-1(2616.142mil,140mil) on L1 And Pad C4-2(2650mil,140mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad C4-2(2650mil,140mil) on L1 And Via (2662.712mil,172.712mil) from L1 to L4 [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C5-1(2660.787mil,858.976mil) on L1 And Pad C5-2(2626.929mil,858.976mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C6-1(916.85mil,801.654mil) on L1 And Pad C6-2(882.992mil,801.654mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C7-1(628.74mil,573.071mil) on L1 And Pad C7-2(628.74mil,606.929mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.336mil < 10mil) Between Pad C7-1(628.74mil,573.071mil) on L1 And Via (637.686mil,539.238mil) from L1 to L4 [Top Solder] Mask Sliver [7.336mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C8-1(516.142mil,690mil) on L1 And Pad C8-2(550mil,690mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C9-1(516.142mil,850mil) on L1 And Pad C9-2(550mil,850mil) on L1 [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad D1-1(1750mil,190mil) on L1 And Pad D1-2(1750mil,227.402mil) on L1 [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad D2-1(1750mil,777.402mil) on L1 And Pad D2-2(1750mil,740mil) on L1 [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.401mil < 10mil) Between Pad D2-2(1750mil,740mil) on L1 And Via (1772.467mil,707.977mil) from L1 to L4 [Top Solder] Mask Sliver [5.401mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D3-1(337.205mil,630mil) on L1 And Pad D3-2(362.795mil,630mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D4-1(350mil,830mil) on L1 And Pad D4-2(350mil,804.409mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D5-1(350mil,714.409mil) on L1 And Pad D5-2(350mil,740mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D6-1(334.409mil,370mil) on L1 And Pad D6-2(360mil,370mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D7-1(340mil,255.591mil) on L1 And Pad D7-2(340mil,230mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.294mil < 10mil) Between Pad D7-1(340mil,255.591mil) on L1 And Via (377.105mil,257.105mil) from L1 to L4 [Top Solder] Mask Sliver [9.294mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad D8-1(340mil,164.409mil) on L1 And Pad D8-2(340mil,190mil) on L1 [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J1-20(750mil,950mil) on Multi-Layer And Via (729.945mil,899.862mil) from L1 to L4 [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A1B12(247.638mil,905.906mil) on L1 And Pad J3-A4B9(247.638mil,874.409mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A4B9(247.638mil,874.409mil) on L1 And Pad J3-B8(247.638mil,848.819mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A5(247.638mil,829.134mil) on L1 And Pad J3-B7(247.638mil,809.449mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A5(247.638mil,829.134mil) on L1 And Pad J3-B8(247.638mil,848.819mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A6(247.638mil,789.764mil) on L1 And Pad J3-A7(247.638mil,770.079mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A6(247.638mil,789.764mil) on L1 And Pad J3-B7(247.638mil,809.449mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A7(247.638mil,770.079mil) on L1 And Pad J3-B6(247.638mil,750.394mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A8(247.638mil,730.709mil) on L1 And Pad J3-B5(247.638mil,711.024mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-A8(247.638mil,730.709mil) on L1 And Pad J3-B6(247.638mil,750.394mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-B1A12(247.638mil,653.937mil) on L1 And Pad J3-B4A9(247.638mil,685.433mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J3-B4A9(247.638mil,685.433mil) on L1 And Pad J3-B5(247.638mil,711.024mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A1B12(247.638mil,346.063mil) on L1 And Pad J4-A4B9(247.638mil,314.567mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A4B9(247.638mil,314.567mil) on L1 And Pad J4-B8(247.638mil,288.976mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A5(247.638mil,269.291mil) on L1 And Pad J4-B7(247.638mil,249.606mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A5(247.638mil,269.291mil) on L1 And Pad J4-B8(247.638mil,288.976mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A6(247.638mil,229.921mil) on L1 And Pad J4-A7(247.638mil,210.236mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A6(247.638mil,229.921mil) on L1 And Pad J4-B7(247.638mil,249.606mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A7(247.638mil,210.236mil) on L1 And Pad J4-B6(247.638mil,190.551mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A8(247.638mil,170.866mil) on L1 And Pad J4-B5(247.638mil,151.181mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-A8(247.638mil,170.866mil) on L1 And Pad J4-B6(247.638mil,190.551mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-B1A12(247.638mil,94.094mil) on L1 And Pad J4-B4A9(247.638mil,125.591mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J4-B4A9(247.638mil,125.591mil) on L1 And Pad J4-B5(247.638mil,151.181mil) on L1 [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J5-1(375mil,550mil) on Multi-Layer And Pad J5-2(375mil,500mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J5-2(375mil,500mil) on Multi-Layer And Pad J5-3(375mil,450mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad J6-1(1375mil,500mil) on Multi-Layer And Pad J6-2(1425mil,500mil) on Multi-Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R10-1(868.976mil,641.654mil) on L1 And Pad R10-2(902.992mil,641.654mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R1-1(622.992mil,500mil) on L1 And Pad R1-2(657.008mil,500mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R11-1(430mil,720mil) on L1 And Pad R11-2(430mil,685.984mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.622mil < 10mil) Between Pad R11-1(430mil,720mil) on L1 And Via (398.826mil,735.638mil) from L1 to L4 [Top Solder] Mask Sliver [3.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R12-1(430mil,802.992mil) on L1 And Pad R12-2(430mil,837.008mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad R12-1(430mil,802.992mil) on L1 And Via (398.189mil,810mil) from L1 to L4 [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.038mil < 10mil) Between Pad R12-2(430mil,837.008mil) on L1 And Via (398.189mil,810mil) from L1 to L4 [Top Solder] Mask Sliver [9.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R13-1(868.976mil,591.654mil) on L1 And Pad R13-2(902.992mil,591.654mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.177mil < 10mil) Between Pad R13-2(902.992mil,591.654mil) on L1 And Via (937.746mil,607mil) from L1 to L4 [Top Solder] Mask Sliver [8.177mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R14-1(410mil,174.016mil) on L1 And Pad R14-2(410mil,140mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.189mil < 10mil) Between Pad R14-1(410mil,174.016mil) on L1 And Via (380mil,170mil) from L1 to L4 [Top Solder] Mask Sliver [2.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.937mil < 10mil) Between Pad R14-1(410mil,174.016mil) on L1 And Via (439.748mil,163.368mil) from L1 to L4 [Top Solder] Mask Sliver [1.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.745mil < 10mil) Between Pad R14-2(410mil,140mil) on L1 And Via (380mil,170mil) from L1 to L4 [Top Solder] Mask Sliver [9.745mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.217mil < 10mil) Between Pad R14-2(410mil,140mil) on L1 And Via (439.748mil,163.368mil) from L1 to L4 [Top Solder] Mask Sliver [5.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R15-1(410mil,240mil) on L1 And Pad R15-2(410mil,274.016mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.602mil < 10mil) Between Pad R15-1(410mil,240mil) on L1 And Via (377.105mil,257.105mil) from L1 to L4 [Top Solder] Mask Sliver [5.602mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.75mil < 10mil) Between Pad R15-1(410mil,240mil) on L1 And Via (443.439mil,259.36mil) from L1 to L4 [Top Solder] Mask Sliver [6.75mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.559mil < 10mil) Between Pad R15-2(410mil,274.016mil) on L1 And Via (377.105mil,257.105mil) from L1 to L4 [Top Solder] Mask Sliver [5.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.733mil < 10mil) Between Pad R15-2(410mil,274.016mil) on L1 And Via (443.439mil,259.36mil) from L1 to L4 [Top Solder] Mask Sliver [5.733mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R16-1(986.7mil,696.876mil) on L1 And Pad R16-2(986.7mil,662.861mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R17-1(1648.976mil,220.945mil) on L1 And Pad R17-2(1648.976mil,186.929mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R18-1(1000mil,802.992mil) on L1 And Pad R18-2(1000mil,837.008mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R19-1(2030mil,140mil) on L1 And Pad R19-2(1995.984mil,140mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R20-1(2120mil,140mil) on L1 And Pad R20-2(2085.984mil,140mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R2-1(736.142mil,500mil) on L1 And Pad R2-2(702.126mil,500mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R21-1(1952.992mil,840mil) on L1 And Pad R21-2(1987.008mil,840mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R22-1(1952.992mil,790mil) on L1 And Pad R22-2(1987.008mil,790mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Pad R23-2(1904.016mil,510mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.732mil < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Pad R25-2(1902.992mil,510mil) on L1 [Top Solder] Mask Sliver [7.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.732mil < 10mil) Between Pad R23-2(1904.016mil,510mil) on L1 And Pad R25-1(1937.008mil,510mil) on L1 [Top Solder] Mask Sliver [7.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Pad R24-2(1904.016mil,430mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Pad R26-2(1904.016mil,430mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R24-2(1904.016mil,430mil) on L1 And Pad R26-1(1938.032mil,430mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R25-1(1937.008mil,510mil) on L1 And Pad R25-2(1902.992mil,510mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R26-1(1938.032mil,430mil) on L1 And Pad R26-2(1904.016mil,430mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R3-1(1800mil,230mil) on L1 And Pad R3-2(1800mil,195.984mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R4-1(1800mil,742.992mil) on L1 And Pad R4-2(1800mil,777.008mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R5-1(917.008mil,851.654mil) on L1 And Pad R5-2(882.992mil,851.654mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R6-1(515.984mil,740mil) on L1 And Pad R6-2(550mil,740mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.931mil < 10mil) Between Pad R6-1(515.984mil,740mil) on L1 And Via (494.673mil,703.889mil) from L1 to L4 [Top Solder] Mask Sliver [9.93mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R7-1(515.984mil,790mil) on L1 And Pad R7-2(550mil,790mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R8-1(578.74mil,572.913mil) on L1 And Pad R8-2(578.74mil,606.929mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad R9-1(868.976mil,541.654mil) on L1 And Pad R9-2(902.992mil,541.654mil) on L1 [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.803mil < 10mil) Between Pad U1-1(2629.291mil,760.551mil) on L1 And Via (2630mil,720mil) from L1 to L4 [Top Solder] Mask Sliver [8.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.236mil < 10mil) Between Pad U1-16(2119.449mil,719.213mil) on L1 And Via (2160.433mil,710.433mil) from L1 to L4 [Top Solder] Mask Sliver [9.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Pad U1-2(2595.827mil,760.551mil) on L1 And Via (2595.433mil,720.433mil) from L1 to L4 [Top Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.825mil < 10mil) Between Pad U1-28(2119.449mil,317.638mil) on L1 And Via (2159.567mil,299.567mil) from L1 to L4 [Top Solder] Mask Sliver [9.825mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.041mil < 10mil) Between Pad U1-29(2119.449mil,284.173mil) on L1 And Via (2159.567mil,299.567mil) from L1 to L4 [Top Solder] Mask Sliver [9.041mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.002mil < 10mil) Between Pad U1-45(2629.291mil,209.37mil) on L1 And Via (2621.878mil,249.12mil) from L1 to L4 [Top Solder] Mask Sliver [8.002mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.882mil < 10mil) Between Pad U1-60(2670.63mil,719.213mil) on L1 And Via (2630mil,720mil) from L1 to L4 [Top Solder] Mask Sliver [8.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.91mil < 10mil) Between Pad U1-65(2670.63mil,209.37mil) on L1 And Via (2662.712mil,172.712mil) from L1 to L4 [Top Solder] Mask Sliver [4.91mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.824mil < 10mil) Between Pad U2-13(710.63mil,689.173mil) on L1 And Via (718.075mil,658.212mil) from L1 to L4 [Top Solder] Mask Sliver [1.824mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U2-14(730.315mil,689.173mil) on L1 And Via (718.075mil,658.212mil) from L1 to L4 [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1020mil,310mil) from L1 to L4 And Via (1050mil,310mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1020mil,310mil) from L1 to L4 And Via (990mil,310mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1020mil,380mil) from L1 to L4 And Via (1050mil,380mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1020mil,380mil) from L1 to L4 And Via (990mil,380mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1020mil,450mil) from L1 to L4 And Via (1050mil,450mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1020mil,450mil) from L1 to L4 And Via (990mil,450mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1050mil,310mil) from L1 to L4 And Via (1080mil,310mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1050mil,380mil) from L1 to L4 And Via (1080mil,380mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1050mil,450mil) from L1 to L4 And Via (1080mil,450mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1080mil,310mil) from L1 to L4 And Via (1110mil,310mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1080mil,380mil) from L1 to L4 And Via (1110mil,380mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1080mil,450mil) from L1 to L4 And Via (1110mil,450mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Via (1809.989mil,410.043mil) from L1 to L4 And Via (1818mil,377mil) from L1 to L4 [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.854mil < 10mil) Between Via (1943.468mil,283mil) from L1 to L4 And Via (1970mil,310mil) from L1 to L4 [Top Solder] Mask Sliver [9.854mil] / [Bottom Solder] Mask Sliver [9.854mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.327mil < 10mil) Between Via (1994.545mil,620.977mil) from L1 to L4 And Via (2010mil,587mil) from L1 to L4 [Top Solder] Mask Sliver [9.327mil] / [Bottom Solder] Mask Sliver [9.327mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.822mil < 10mil) Between Via (2507.495mil,880mil) from L1 to L4 And Via (2535.433mil,890.433mil) from L1 to L4 [Top Solder] Mask Sliver [1.822mil] / [Bottom Solder] Mask Sliver [1.822mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.406mil < 10mil) Between Via (2529.567mil,264.567mil) from L1 to L4 And Via (2562.955mil,263.477mil) from L1 to L4 [Top Solder] Mask Sliver [5.406mil] / [Bottom Solder] Mask Sliver [5.406mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.569mil < 10mil) Between Via (2595.433mil,720.433mil) from L1 to L4 And Via (2630mil,720mil) from L1 to L4 [Top Solder] Mask Sliver [6.57mil] / [Bottom Solder] Mask Sliver [6.57mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2615.433mil,319.567mil) from L1 to L4 And Via (2615.433mil,349.567mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Via (2615.433mil,319.567mil) from L1 to L4 And Via (2620.715mil,288.065mil) from L1 to L4 [Top Solder] Mask Sliver [3.941mil] / [Bottom Solder] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2615.433mil,349.567mil) from L1 to L4 And Via (2615.433mil,384.567mil) from L1 to L4 [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2615.433mil,384.567mil) from L1 to L4 And Via (2615.433mil,419.567mil) from L1 to L4 [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2615.433mil,419.567mil) from L1 to L4 And Via (2615.433mil,449.567mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2615.433mil,449.567mil) from L1 to L4 And Via (2615.433mil,484.567mil) from L1 to L4 [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2615.433mil,484.567mil) from L1 to L4 And Via (2615.433mil,519.567mil) from L1 to L4 [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2615.433mil,519.567mil) from L1 to L4 And Via (2615.433mil,549.567mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2615.433mil,549.567mil) from L1 to L4 And Via (2615.433mil,584.567mil) from L1 to L4 [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2615.433mil,584.567mil) from L1 to L4 And Via (2615.433mil,619.567mil) from L1 to L4 [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2615.433mil,619.567mil) from L1 to L4 And Via (2615.433mil,649.567mil) from L1 to L4 [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2615.433mil,649.567mil) from L1 to L4 And Via (2615.433mil,684.567mil) from L1 to L4 [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (470mil,200mil) from L1 to L4 And Via (470mil,232mil) from L1 to L4 [Top Solder] Mask Sliver [4mil] / [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.66mil < 10mil) Between Via (476.399mil,813.601mil) from L1 to L4 And Via (477.686mil,849.238mil) from L1 to L4 [Top Solder] Mask Sliver [7.66mil] / [Bottom Solder] Mask Sliver [7.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.055mil < 10mil) Between Via (690mil,740mil) from L1 to L4 And Via (710mil,770mil) from L1 to L4 [Top Solder] Mask Sliver [8.056mil] / [Bottom Solder] Mask Sliver [8.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (690mil,790mil) from L1 to L4 And Via (710mil,770mil) from L1 to L4 [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.055mil < 10mil) Between Via (710mil,770mil) from L1 to L4 And Via (730mil,740mil) from L1 to L4 [Top Solder] Mask Sliver [8.056mil] / [Bottom Solder] Mask Sliver [8.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (710mil,770mil) from L1 to L4 And Via (730mil,790mil) from L1 to L4 [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.055mil < 10mil) Between Via (750mil,210mil) from L1 to L4 And Via (770mil,240mil) from L1 to L4 [Top Solder] Mask Sliver [8.056mil] / [Bottom Solder] Mask Sliver [8.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.055mil < 10mil) Between Via (820mil,240mil) from L1 to L4 And Via (840mil,210mil) from L1 to L4 [Top Solder] Mask Sliver [8.056mil] / [Bottom Solder] Mask Sliver [8.056mil]
Rule Violations :148

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.925mil < 10mil) Between Area Fill (1742.718mil,132.982mil) (1757.282mil,188.982mil) on Top Overlay And Pad D1-1(1750mil,190mil) on L1 [Top Overlay] to [Top Solder] clearance [9.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.925mil < 10mil) Between Area Fill (1742.718mil,778.419mil) (1757.282mil,834.419mil) on Top Overlay And Pad D2-1(1750mil,777.402mil) on L1 [Top Overlay] to [Top Solder] clearance [9.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-1(460mil,370mil) on L1 And Track (406.071mil,349mil)(480.071mil,349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-1(460mil,370mil) on L1 And Track (406.071mil,391mil)(480.071mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C10-1(460mil,370mil) on L1 And Track (480.071mil,349mil)(480.071mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C10-2(426.142mil,370mil) on L1 And Track (406.071mil,349mil)(406.071mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-2(426.142mil,370mil) on L1 And Track (406.071mil,349mil)(480.071mil,349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C10-2(426.142mil,370mil) on L1 And Track (406.071mil,391mil)(480.071mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-1(456.929mil,630mil) on L1 And Track (403mil,609mil)(477mil,609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-1(456.929mil,630mil) on L1 And Track (403mil,651mil)(477mil,651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C1-1(456.929mil,630mil) on L1 And Track (477mil,609mil)(477mil,651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-1(570mil,340mil) on L1 And Track (549mil,319.929mil)(549mil,393.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C11-1(570mil,340mil) on L1 And Track (549mil,319.929mil)(591mil,319.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-1(570mil,340mil) on L1 And Track (591mil,319.929mil)(591mil,393.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-2(570mil,373.858mil) on L1 And Track (549mil,319.929mil)(549mil,393.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C11-2(570mil,373.858mil) on L1 And Track (549mil,393.929mil)(591mil,393.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C11-2(570mil,373.858mil) on L1 And Track (591mil,319.929mil)(591mil,393.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C1-2(423.071mil,630mil) on L1 And Track (403mil,609mil)(403mil,651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-2(423.071mil,630mil) on L1 And Track (403mil,609mil)(477mil,609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C1-2(423.071mil,630mil) on L1 And Track (403mil,651mil)(477mil,651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-1(510mil,226.929mil) on L1 And Track (489mil,173mil)(489mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C12-1(510mil,226.929mil) on L1 And Track (489mil,247mil)(531mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-1(510mil,226.929mil) on L1 And Track (531mil,173mil)(531mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-2(510mil,193.071mil) on L1 And Track (489mil,173mil)(489mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C12-2(510mil,193.071mil) on L1 And Track (489mil,173mil)(531mil,173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C12-2(510mil,193.071mil) on L1 And Track (531mil,173mil)(531mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-1(560mil,226.929mil) on L1 And Track (539mil,173mil)(539mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C13-1(560mil,226.929mil) on L1 And Track (539mil,247mil)(581mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-1(560mil,226.929mil) on L1 And Track (581mil,173mil)(581mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-2(560mil,193.071mil) on L1 And Track (539mil,173mil)(539mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C13-2(560mil,193.071mil) on L1 And Track (539mil,173mil)(581mil,173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C13-2(560mil,193.071mil) on L1 And Track (581mil,173mil)(581mil,247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C14-1(2453.071mil,858.976mil) on L1 And Track (2433mil,837.976mil)(2433mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-1(2453.071mil,858.976mil) on L1 And Track (2433mil,837.976mil)(2507mil,837.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-1(2453.071mil,858.976mil) on L1 And Track (2433mil,879.976mil)(2507mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-2(2486.929mil,858.976mil) on L1 And Track (2433mil,837.976mil)(2507mil,837.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C14-2(2486.929mil,858.976mil) on L1 And Track (2433mil,879.976mil)(2507mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C14-2(2486.929mil,858.976mil) on L1 And Track (2507mil,837.976mil)(2507mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-1(2573.858mil,858.976mil) on L1 And Track (2519.929mil,837.976mil)(2593.929mil,837.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-1(2573.858mil,858.976mil) on L1 And Track (2519.929mil,879.976mil)(2593.929mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C15-1(2573.858mil,858.976mil) on L1 And Track (2593.929mil,837.976mil)(2593.929mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C15-2(2540mil,858.976mil) on L1 And Track (2519.929mil,837.976mil)(2519.929mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-2(2540mil,858.976mil) on L1 And Track (2519.929mil,837.976mil)(2593.929mil,837.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C15-2(2540mil,858.976mil) on L1 And Track (2519.929mil,879.976mil)(2593.929mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-1(1648.976mil,316.929mil) on L1 And Track (1627.976mil,263mil)(1627.976mil,337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C16-1(1648.976mil,316.929mil) on L1 And Track (1627.976mil,337mil)(1669.976mil,337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-1(1648.976mil,316.929mil) on L1 And Track (1669.976mil,263mil)(1669.976mil,337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-2(1648.976mil,283.071mil) on L1 And Track (1627.976mil,263mil)(1627.976mil,337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C16-2(1648.976mil,283.071mil) on L1 And Track (1627.976mil,263mil)(1669.976mil,263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C16-2(1648.976mil,283.071mil) on L1 And Track (1669.976mil,263mil)(1669.976mil,337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-1(1660mil,686.929mil) on L1 And Track (1639mil,633mil)(1639mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C17-1(1660mil,686.929mil) on L1 And Track (1639mil,707mil)(1681mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-1(1660mil,686.929mil) on L1 And Track (1681mil,633mil)(1681mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-2(1660mil,653.071mil) on L1 And Track (1639mil,633mil)(1639mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C17-2(1660mil,653.071mil) on L1 And Track (1639mil,633mil)(1681mil,633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C17-2(1660mil,653.071mil) on L1 And Track (1681mil,633mil)(1681mil,707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-1(736.063mil,550mil) on L1 And Track (682.134mil,529mil)(756.134mil,529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-1(736.063mil,550mil) on L1 And Track (682.134mil,571mil)(756.134mil,571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C2-1(736.063mil,550mil) on L1 And Track (756.134mil,529mil)(756.134mil,571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C2-2(702.205mil,550mil) on L1 And Track (682.134mil,529mil)(682.134mil,571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-2(702.205mil,550mil) on L1 And Track (682.134mil,529mil)(756.134mil,529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C2-2(702.205mil,550mil) on L1 And Track (682.134mil,571mil)(756.134mil,571mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-1(736.063mil,600mil) on L1 And Track (682.134mil,579mil)(756.134mil,579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-1(736.063mil,600mil) on L1 And Track (682.134mil,621mil)(756.134mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C3-1(736.063mil,600mil) on L1 And Track (756.134mil,579mil)(756.134mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C3-2(702.205mil,600mil) on L1 And Track (682.134mil,579mil)(682.134mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-2(702.205mil,600mil) on L1 And Track (682.134mil,579mil)(756.134mil,579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C3-2(702.205mil,600mil) on L1 And Track (682.134mil,621mil)(756.134mil,621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C4-1(2616.142mil,140mil) on L1 And Track (2596.071mil,119mil)(2596.071mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-1(2616.142mil,140mil) on L1 And Track (2596.071mil,119mil)(2670.071mil,119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-1(2616.142mil,140mil) on L1 And Track (2596.071mil,161mil)(2670.071mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-2(2650mil,140mil) on L1 And Track (2596.071mil,119mil)(2670.071mil,119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C4-2(2650mil,140mil) on L1 And Track (2596.071mil,161mil)(2670.071mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C4-2(2650mil,140mil) on L1 And Track (2670.071mil,119mil)(2670.071mil,161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-1(2660.787mil,858.976mil) on L1 And Track (2606.858mil,837.976mil)(2680.858mil,837.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-1(2660.787mil,858.976mil) on L1 And Track (2606.858mil,879.976mil)(2680.858mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C5-1(2660.787mil,858.976mil) on L1 And Track (2680.858mil,837.976mil)(2680.858mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C5-2(2626.929mil,858.976mil) on L1 And Track (2606.858mil,837.976mil)(2606.858mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-2(2626.929mil,858.976mil) on L1 And Track (2606.858mil,837.976mil)(2680.858mil,837.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C5-2(2626.929mil,858.976mil) on L1 And Track (2606.858mil,879.976mil)(2680.858mil,879.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-1(916.85mil,801.654mil) on L1 And Track (862.921mil,780.654mil)(936.921mil,780.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-1(916.85mil,801.654mil) on L1 And Track (862.921mil,822.654mil)(936.921mil,822.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C6-1(916.85mil,801.654mil) on L1 And Track (936.921mil,780.654mil)(936.921mil,822.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C6-2(882.992mil,801.654mil) on L1 And Track (862.921mil,780.654mil)(862.921mil,822.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-2(882.992mil,801.654mil) on L1 And Track (862.921mil,780.654mil)(936.921mil,780.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C6-2(882.992mil,801.654mil) on L1 And Track (862.921mil,822.654mil)(936.921mil,822.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-1(628.74mil,573.071mil) on L1 And Track (607.74mil,553mil)(607.74mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C7-1(628.74mil,573.071mil) on L1 And Track (607.74mil,553mil)(649.74mil,553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-1(628.74mil,573.071mil) on L1 And Track (649.74mil,553mil)(649.74mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-2(628.74mil,606.929mil) on L1 And Track (607.74mil,553mil)(607.74mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C7-2(628.74mil,606.929mil) on L1 And Track (607.74mil,627mil)(649.74mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C7-2(628.74mil,606.929mil) on L1 And Track (649.74mil,553mil)(649.74mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C8-1(516.142mil,690mil) on L1 And Track (496.071mil,669mil)(496.071mil,711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-1(516.142mil,690mil) on L1 And Track (496.071mil,669mil)(570.071mil,669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-1(516.142mil,690mil) on L1 And Track (496.071mil,711mil)(570.071mil,711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-2(550mil,690mil) on L1 And Track (496.071mil,669mil)(570.071mil,669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C8-2(550mil,690mil) on L1 And Track (496.071mil,711mil)(570.071mil,711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C8-2(550mil,690mil) on L1 And Track (570.071mil,669mil)(570.071mil,711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C9-1(516.142mil,850mil) on L1 And Track (496.071mil,829mil)(496.071mil,871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-1(516.142mil,850mil) on L1 And Track (496.071mil,829mil)(570.071mil,829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-1(516.142mil,850mil) on L1 And Track (496.071mil,871mil)(570.071mil,871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-2(550mil,850mil) on L1 And Track (496.071mil,829mil)(570.071mil,829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.185mil < 10mil) Between Pad C9-2(550mil,850mil) on L1 And Track (496.071mil,871mil)(570.071mil,871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.437mil < 10mil) Between Pad C9-2(550mil,850mil) on L1 And Track (570.071mil,829mil)(570.071mil,871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-1(1750mil,190mil) on L1 And Track (1725mil,157.701mil)(1725mil,251.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-1(1750mil,190mil) on L1 And Track (1775mil,157.701mil)(1775mil,251.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-2(1750mil,227.402mil) on L1 And Track (1725mil,157.701mil)(1725mil,251.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.488mil < 10mil) Between Pad D1-2(1750mil,227.402mil) on L1 And Track (1725mil,251.701mil)(1775mil,251.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D1-2(1750mil,227.402mil) on L1 And Track (1775mil,157.701mil)(1775mil,251.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-1(1750mil,777.402mil) on L1 And Track (1725mil,715.701mil)(1725mil,809.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-1(1750mil,777.402mil) on L1 And Track (1775mil,715.701mil)(1775mil,809.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-2(1750mil,740mil) on L1 And Track (1725mil,715.701mil)(1725mil,809.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.488mil < 10mil) Between Pad D2-2(1750mil,740mil) on L1 And Track (1725mil,715.701mil)(1775mil,715.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad D2-2(1750mil,740mil) on L1 And Track (1775mil,715.701mil)(1775mil,809.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-1(337.205mil,630mil) on L1 And Track (319mil,607mil)(319mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-1(337.205mil,630mil) on L1 And Track (319mil,607mil)(381mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-1(337.205mil,630mil) on L1 And Track (319mil,653mil)(381mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-2(362.795mil,630mil) on L1 And Track (319mil,607mil)(381mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D3-2(362.795mil,630mil) on L1 And Track (319mil,653mil)(381mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D3-2(362.795mil,630mil) on L1 And Track (381mil,607mil)(381mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-1(350mil,830mil) on L1 And Track (327mil,786.205mil)(327mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-1(350mil,830mil) on L1 And Track (327mil,848.205mil)(373mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-1(350mil,830mil) on L1 And Track (373mil,786.205mil)(373mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-2(350mil,804.409mil) on L1 And Track (327mil,786.205mil)(327mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D4-2(350mil,804.409mil) on L1 And Track (327mil,786.205mil)(373mil,786.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D4-2(350mil,804.409mil) on L1 And Track (373mil,786.205mil)(373mil,848.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-1(350mil,714.409mil) on L1 And Track (327mil,696.205mil)(327mil,758.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-1(350mil,714.409mil) on L1 And Track (327mil,696.205mil)(373mil,696.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-1(350mil,714.409mil) on L1 And Track (373mil,696.205mil)(373mil,758.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-2(350mil,740mil) on L1 And Track (327mil,696.205mil)(327mil,758.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D5-2(350mil,740mil) on L1 And Track (327mil,758.205mil)(373mil,758.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D5-2(350mil,740mil) on L1 And Track (373mil,696.205mil)(373mil,758.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-1(334.409mil,370mil) on L1 And Track (316.205mil,347mil)(316.205mil,393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-1(334.409mil,370mil) on L1 And Track (316.205mil,347mil)(378.205mil,347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-1(334.409mil,370mil) on L1 And Track (316.205mil,393mil)(378.205mil,393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-2(360mil,370mil) on L1 And Track (316.205mil,347mil)(378.205mil,347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D6-2(360mil,370mil) on L1 And Track (316.205mil,393mil)(378.205mil,393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D6-2(360mil,370mil) on L1 And Track (378.205mil,347mil)(378.205mil,393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-1(340mil,255.591mil) on L1 And Track (317mil,211.795mil)(317mil,273.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-1(340mil,255.591mil) on L1 And Track (317mil,273.795mil)(363mil,273.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-1(340mil,255.591mil) on L1 And Track (363mil,211.795mil)(363mil,273.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-2(340mil,230mil) on L1 And Track (317mil,211.795mil)(317mil,273.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D7-2(340mil,230mil) on L1 And Track (317mil,211.795mil)(363mil,211.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D7-2(340mil,230mil) on L1 And Track (363mil,211.795mil)(363mil,273.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-1(340mil,164.409mil) on L1 And Track (317mil,146.205mil)(317mil,208.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-1(340mil,164.409mil) on L1 And Track (317mil,146.205mil)(363mil,146.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-1(340mil,164.409mil) on L1 And Track (363mil,146.205mil)(363mil,208.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-2(340mil,190mil) on L1 And Track (317mil,146.205mil)(317mil,208.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad D8-2(340mil,190mil) on L1 And Track (317mil,208.205mil)(363mil,208.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad D8-2(340mil,190mil) on L1 And Track (363mil,146.205mil)(363mil,208.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q1-1(1065.154mil,657.402mil) on L1 And Track (1102.577mil,677.087mil)(1128.167mil,677.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.687mil < 10mil) Between Pad Q2-1(1065.154mil,837.402mil) on L1 And Track (1102.577mil,857.087mil)(1128.167mil,857.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R10-1(868.976mil,641.654mil) on L1 And Track (847.984mil,619.654mil)(847.984mil,663.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(868.976mil,641.654mil) on L1 And Track (847.984mil,619.654mil)(923.984mil,619.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-1(868.976mil,641.654mil) on L1 And Track (847.984mil,663.654mil)(923.984mil,663.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(902.992mil,641.654mil) on L1 And Track (847.984mil,619.654mil)(923.984mil,619.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R10-2(902.992mil,641.654mil) on L1 And Track (847.984mil,663.654mil)(923.984mil,663.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R10-2(902.992mil,641.654mil) on L1 And Track (923.984mil,619.654mil)(923.984mil,663.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R1-1(622.992mil,500mil) on L1 And Track (602mil,478mil)(602mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(622.992mil,500mil) on L1 And Track (602mil,478mil)(678mil,478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-1(622.992mil,500mil) on L1 And Track (602mil,522mil)(678mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(430mil,720mil) on L1 And Track (408mil,664.992mil)(408mil,740.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R11-1(430mil,720mil) on L1 And Track (408mil,740.992mil)(452mil,740.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-1(430mil,720mil) on L1 And Track (452mil,664.992mil)(452mil,740.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(430mil,685.984mil) on L1 And Track (408mil,664.992mil)(408mil,740.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R11-2(430mil,685.984mil) on L1 And Track (408mil,664.992mil)(452mil,664.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R11-2(430mil,685.984mil) on L1 And Track (452mil,664.992mil)(452mil,740.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(657.008mil,500mil) on L1 And Track (602mil,478mil)(678mil,478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R1-2(657.008mil,500mil) on L1 And Track (602mil,522mil)(678mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R1-2(657.008mil,500mil) on L1 And Track (678mil,478mil)(678mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(430mil,802.992mil) on L1 And Track (408mil,782mil)(408mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R12-1(430mil,802.992mil) on L1 And Track (408mil,782mil)(452mil,782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-1(430mil,802.992mil) on L1 And Track (452mil,782mil)(452mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(430mil,837.008mil) on L1 And Track (408mil,782mil)(408mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R12-2(430mil,837.008mil) on L1 And Track (408mil,858mil)(452mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R12-2(430mil,837.008mil) on L1 And Track (452mil,782mil)(452mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R13-1(868.976mil,591.654mil) on L1 And Track (847.984mil,569.654mil)(847.984mil,613.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(868.976mil,591.654mil) on L1 And Track (847.984mil,569.654mil)(923.984mil,569.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-1(868.976mil,591.654mil) on L1 And Track (847.984mil,613.654mil)(923.984mil,613.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(902.992mil,591.654mil) on L1 And Track (847.984mil,569.654mil)(923.984mil,569.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R13-2(902.992mil,591.654mil) on L1 And Track (847.984mil,613.654mil)(923.984mil,613.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R13-2(902.992mil,591.654mil) on L1 And Track (923.984mil,569.654mil)(923.984mil,613.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-1(410mil,174.016mil) on L1 And Track (388mil,119.008mil)(388mil,195.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R14-1(410mil,174.016mil) on L1 And Track (388mil,195.008mil)(432mil,195.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-1(410mil,174.016mil) on L1 And Track (432mil,119.008mil)(432mil,195.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-2(410mil,140mil) on L1 And Track (388mil,119.008mil)(388mil,195.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R14-2(410mil,140mil) on L1 And Track (388mil,119.008mil)(432mil,119.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R14-2(410mil,140mil) on L1 And Track (432mil,119.008mil)(432mil,195.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(410mil,240mil) on L1 And Track (388mil,219.008mil)(388mil,295.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R15-1(410mil,240mil) on L1 And Track (388mil,219.008mil)(432mil,219.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-1(410mil,240mil) on L1 And Track (432mil,219.008mil)(432mil,295.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(410mil,274.016mil) on L1 And Track (388mil,219.008mil)(388mil,295.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R15-2(410mil,274.016mil) on L1 And Track (388mil,295.008mil)(432mil,295.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R15-2(410mil,274.016mil) on L1 And Track (432mil,219.008mil)(432mil,295.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(986.7mil,696.876mil) on L1 And Track (1008.7mil,641.868mil)(1008.7mil,717.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-1(986.7mil,696.876mil) on L1 And Track (964.7mil,641.868mil)(964.7mil,717.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R16-1(986.7mil,696.876mil) on L1 And Track (964.7mil,717.868mil)(1008.7mil,717.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(986.7mil,662.861mil) on L1 And Track (1008.7mil,641.868mil)(1008.7mil,717.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R16-2(986.7mil,662.861mil) on L1 And Track (964.7mil,641.868mil)(1008.7mil,641.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R16-2(986.7mil,662.861mil) on L1 And Track (964.7mil,641.868mil)(964.7mil,717.868mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(1648.976mil,220.945mil) on L1 And Track (1626.976mil,165.937mil)(1626.976mil,241.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R17-1(1648.976mil,220.945mil) on L1 And Track (1626.976mil,241.937mil)(1670.976mil,241.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-1(1648.976mil,220.945mil) on L1 And Track (1670.976mil,165.937mil)(1670.976mil,241.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(1648.976mil,186.929mil) on L1 And Track (1626.976mil,165.937mil)(1626.976mil,241.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R17-2(1648.976mil,186.929mil) on L1 And Track (1626.976mil,165.937mil)(1670.976mil,165.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R17-2(1648.976mil,186.929mil) on L1 And Track (1670.976mil,165.937mil)(1670.976mil,241.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(1000mil,802.992mil) on L1 And Track (1022mil,782mil)(1022mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R18-1(1000mil,802.992mil) on L1 And Track (978mil,782mil)(1022mil,782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-1(1000mil,802.992mil) on L1 And Track (978mil,782mil)(978mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(1000mil,837.008mil) on L1 And Track (1022mil,782mil)(1022mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R18-2(1000mil,837.008mil) on L1 And Track (978mil,782mil)(978mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R18-2(1000mil,837.008mil) on L1 And Track (978mil,858mil)(1022mil,858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(2030mil,140mil) on L1 And Track (1974.992mil,118mil)(2050.992mil,118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-1(2030mil,140mil) on L1 And Track (1974.992mil,162mil)(2050.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R19-1(2030mil,140mil) on L1 And Track (2050.992mil,118mil)(2050.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R19-2(1995.984mil,140mil) on L1 And Track (1974.992mil,118mil)(1974.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(1995.984mil,140mil) on L1 And Track (1974.992mil,118mil)(2050.992mil,118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R19-2(1995.984mil,140mil) on L1 And Track (1974.992mil,162mil)(2050.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-1(2120mil,140mil) on L1 And Track (2064.992mil,118mil)(2140.992mil,118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-1(2120mil,140mil) on L1 And Track (2064.992mil,162mil)(2140.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R20-1(2120mil,140mil) on L1 And Track (2140.992mil,118mil)(2140.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R20-2(2085.984mil,140mil) on L1 And Track (2064.992mil,118mil)(2064.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-2(2085.984mil,140mil) on L1 And Track (2064.992mil,118mil)(2140.992mil,118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R20-2(2085.984mil,140mil) on L1 And Track (2064.992mil,162mil)(2140.992mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(736.142mil,500mil) on L1 And Track (681.134mil,478mil)(757.134mil,478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-1(736.142mil,500mil) on L1 And Track (681.134mil,522mil)(757.134mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R2-1(736.142mil,500mil) on L1 And Track (757.134mil,478mil)(757.134mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R21-1(1952.992mil,840mil) on L1 And Track (1932mil,818mil)(1932mil,862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1952.992mil,840mil) on L1 And Track (1932mil,818mil)(2008mil,818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-1(1952.992mil,840mil) on L1 And Track (1932mil,862mil)(2008mil,862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1987.008mil,840mil) on L1 And Track (1932mil,818mil)(2008mil,818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R21-2(1987.008mil,840mil) on L1 And Track (1932mil,862mil)(2008mil,862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R21-2(1987.008mil,840mil) on L1 And Track (2008mil,818mil)(2008mil,862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R2-2(702.126mil,500mil) on L1 And Track (681.134mil,478mil)(681.134mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(702.126mil,500mil) on L1 And Track (681.134mil,478mil)(757.134mil,478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R2-2(702.126mil,500mil) on L1 And Track (681.134mil,522mil)(757.134mil,522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R22-1(1952.992mil,790mil) on L1 And Track (1932mil,768mil)(1932mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(1952.992mil,790mil) on L1 And Track (1932mil,768mil)(2008mil,768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-1(1952.992mil,790mil) on L1 And Track (1932mil,812mil)(2008mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1987.008mil,790mil) on L1 And Track (1932mil,768mil)(2008mil,768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R22-2(1987.008mil,790mil) on L1 And Track (1932mil,812mil)(2008mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R22-2(1987.008mil,790mil) on L1 And Track (2008mil,768mil)(2008mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Track (1849.008mil,488mil)(1849.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Track (1849.008mil,488mil)(1925.008mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Track (1849.008mil,532mil)(1925.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Track (1882mil,488mil)(1882mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.281mil < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Track (1882mil,488mil)(1958mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.281mil < 10mil) Between Pad R23-1(1870mil,510mil) on L1 And Track (1882mil,532mil)(1958mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1904.016mil,510mil) on L1 And Track (1849.008mil,488mil)(1925.008mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1904.016mil,510mil) on L1 And Track (1849.008mil,532mil)(1925.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad R23-2(1904.016mil,510mil) on L1 And Track (1882mil,488mil)(1882mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1904.016mil,510mil) on L1 And Track (1882mil,488mil)(1958mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R23-2(1904.016mil,510mil) on L1 And Track (1882mil,532mil)(1958mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R23-2(1904.016mil,510mil) on L1 And Track (1925.008mil,488mil)(1925.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Track (1849.008mil,408mil)(1849.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Track (1849.008mil,408mil)(1925.008mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Track (1849.008mil,452mil)(1925.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Track (1883.024mil,408mil)(1883.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Track (1883.024mil,408mil)(1959.024mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R24-1(1870mil,430mil) on L1 And Track (1883.024mil,452mil)(1959.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1904.016mil,430mil) on L1 And Track (1849.008mil,408mil)(1925.008mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1904.016mil,430mil) on L1 And Track (1849.008mil,452mil)(1925.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R24-2(1904.016mil,430mil) on L1 And Track (1883.024mil,408mil)(1883.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1904.016mil,430mil) on L1 And Track (1883.024mil,408mil)(1959.024mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R24-2(1904.016mil,430mil) on L1 And Track (1883.024mil,452mil)(1959.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R24-2(1904.016mil,430mil) on L1 And Track (1925.008mil,408mil)(1925.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.281mil < 10mil) Between Pad R25-1(1937.008mil,510mil) on L1 And Track (1849.008mil,488mil)(1925.008mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.281mil < 10mil) Between Pad R25-1(1937.008mil,510mil) on L1 And Track (1849.008mil,532mil)(1925.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(1937.008mil,510mil) on L1 And Track (1882mil,488mil)(1958mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-1(1937.008mil,510mil) on L1 And Track (1882mil,532mil)(1958mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(1937.008mil,510mil) on L1 And Track (1925.008mil,488mil)(1925.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R25-1(1937.008mil,510mil) on L1 And Track (1958mil,488mil)(1958mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1902.992mil,510mil) on L1 And Track (1849.008mil,488mil)(1925.008mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1902.992mil,510mil) on L1 And Track (1849.008mil,532mil)(1925.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R25-2(1902.992mil,510mil) on L1 And Track (1882mil,488mil)(1882mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1902.992mil,510mil) on L1 And Track (1882mil,488mil)(1958mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R25-2(1902.992mil,510mil) on L1 And Track (1882mil,532mil)(1958mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad R25-2(1902.992mil,510mil) on L1 And Track (1925.008mil,488mil)(1925.008mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R26-1(1938.032mil,430mil) on L1 And Track (1849.008mil,408mil)(1925.008mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.466mil < 10mil) Between Pad R26-1(1938.032mil,430mil) on L1 And Track (1849.008mil,452mil)(1925.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1938.032mil,430mil) on L1 And Track (1883.024mil,408mil)(1959.024mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-1(1938.032mil,430mil) on L1 And Track (1883.024mil,452mil)(1959.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(1938.032mil,430mil) on L1 And Track (1925.008mil,408mil)(1925.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R26-1(1938.032mil,430mil) on L1 And Track (1959.024mil,408mil)(1959.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1904.016mil,430mil) on L1 And Track (1849.008mil,408mil)(1925.008mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1904.016mil,430mil) on L1 And Track (1849.008mil,452mil)(1925.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R26-2(1904.016mil,430mil) on L1 And Track (1883.024mil,408mil)(1883.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1904.016mil,430mil) on L1 And Track (1883.024mil,408mil)(1959.024mil,408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R26-2(1904.016mil,430mil) on L1 And Track (1883.024mil,452mil)(1959.024mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R26-2(1904.016mil,430mil) on L1 And Track (1925.008mil,408mil)(1925.008mil,452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(1800mil,230mil) on L1 And Track (1778mil,174.992mil)(1778mil,250.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R3-1(1800mil,230mil) on L1 And Track (1778mil,250.992mil)(1822mil,250.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-1(1800mil,230mil) on L1 And Track (1822mil,174.992mil)(1822mil,250.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(1800mil,195.984mil) on L1 And Track (1778mil,174.992mil)(1778mil,250.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R3-2(1800mil,195.984mil) on L1 And Track (1778mil,174.992mil)(1822mil,174.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R3-2(1800mil,195.984mil) on L1 And Track (1822mil,174.992mil)(1822mil,250.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(1800mil,742.992mil) on L1 And Track (1778mil,722mil)(1778mil,798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R4-1(1800mil,742.992mil) on L1 And Track (1778mil,722mil)(1822mil,722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-1(1800mil,742.992mil) on L1 And Track (1822mil,722mil)(1822mil,798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(1800mil,777.008mil) on L1 And Track (1778mil,722mil)(1778mil,798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R4-2(1800mil,777.008mil) on L1 And Track (1778mil,798mil)(1822mil,798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R4-2(1800mil,777.008mil) on L1 And Track (1822mil,722mil)(1822mil,798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(917.008mil,851.654mil) on L1 And Track (862mil,829.654mil)(938mil,829.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-1(917.008mil,851.654mil) on L1 And Track (862mil,873.654mil)(938mil,873.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R5-1(917.008mil,851.654mil) on L1 And Track (938mil,829.654mil)(938mil,873.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R5-2(882.992mil,851.654mil) on L1 And Track (862mil,829.654mil)(862mil,873.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(882.992mil,851.654mil) on L1 And Track (862mil,829.654mil)(938mil,829.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R5-2(882.992mil,851.654mil) on L1 And Track (862mil,873.654mil)(938mil,873.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R6-1(515.984mil,740mil) on L1 And Track (494.992mil,718mil)(494.992mil,762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(515.984mil,740mil) on L1 And Track (494.992mil,718mil)(570.992mil,718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-1(515.984mil,740mil) on L1 And Track (494.992mil,762mil)(570.992mil,762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(550mil,740mil) on L1 And Track (494.992mil,718mil)(570.992mil,718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R6-2(550mil,740mil) on L1 And Track (494.992mil,762mil)(570.992mil,762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R6-2(550mil,740mil) on L1 And Track (570.992mil,718mil)(570.992mil,762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R7-1(515.984mil,790mil) on L1 And Track (494.992mil,768mil)(494.992mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(515.984mil,790mil) on L1 And Track (494.992mil,768mil)(570.992mil,768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-1(515.984mil,790mil) on L1 And Track (494.992mil,812mil)(570.992mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(550mil,790mil) on L1 And Track (494.992mil,768mil)(570.992mil,768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R7-2(550mil,790mil) on L1 And Track (494.992mil,812mil)(570.992mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R7-2(550mil,790mil) on L1 And Track (570.992mil,768mil)(570.992mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(578.74mil,572.913mil) on L1 And Track (556.74mil,551.921mil)(556.74mil,627.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R8-1(578.74mil,572.913mil) on L1 And Track (556.74mil,551.921mil)(600.74mil,551.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-1(578.74mil,572.913mil) on L1 And Track (600.74mil,551.921mil)(600.74mil,627.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(578.74mil,606.929mil) on L1 And Track (556.74mil,551.921mil)(556.74mil,627.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R8-2(578.74mil,606.929mil) on L1 And Track (556.74mil,627.921mil)(600.74mil,627.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R8-2(578.74mil,606.929mil) on L1 And Track (600.74mil,551.921mil)(600.74mil,627.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R9-1(868.976mil,541.654mil) on L1 And Track (847.984mil,519.654mil)(847.984mil,563.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(868.976mil,541.654mil) on L1 And Track (847.984mil,519.654mil)(923.984mil,519.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-1(868.976mil,541.654mil) on L1 And Track (847.984mil,563.654mil)(923.984mil,563.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(902.992mil,541.654mil) on L1 And Track (847.984mil,519.654mil)(923.984mil,519.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad R9-2(902.992mil,541.654mil) on L1 And Track (847.984mil,563.654mil)(923.984mil,563.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad R9-2(902.992mil,541.654mil) on L1 And Track (923.984mil,519.654mil)(923.984mil,563.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-1(656.968mil,380.551mil) on L1 And Track (703.228mil,158.11mil)(703.228mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-2(656.968mil,290mil) on L1 And Track (703.228mil,158.11mil)(703.228mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-3(656.968mil,199.449mil) on L1 And Track (703.228mil,158.11mil)(703.228mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Pad U3-4(903.032mil,290mil) on L1 And Track (856.772mil,158.11mil)(856.772mil,421.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.87mil]
Rule Violations :336

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : FTDI_Room (Bounding Region = (10609.912mil, 10650mil, 10820mil, 10879.912mil) (False)
Rule Violations :0

Processing Rule : Room USB2 (Bounding Region = (10200mil, 10080mil, 10310mil, 10370mil) (False)
Rule Violations :0

Processing Rule : Room USB3 (Bounding Region = (10200mil, 10640mil, 10320mil, 10930mil) (False)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0mil, Vertical Gap = 0mil ) (InComponent('R1')),(InComponent('R2')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 10mil, Vertical Gap = 10mil ) (All),(All) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('R24')),(InComponent('R26')) 
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = -1mil, Vertical Gap = -1mil ) (InComponent('R23')),(InComponent('R25')) 
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 484
Waived Violations : 0
Time Elapsed        : 00:00:01