$date
	Sat Sep  3 14:32:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! rhs $end
$var wire 1 " lhs $end
$var reg 1 # a $end
$scope module q_1 $end
$var wire 1 # a $end
$var wire 1 " lhs $end
$var wire 1 ! rhs $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1"
1!
1#
#40
