// Seed: 313396998
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4
);
  logic id_5;
  assign id_5 = id_3;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_8 = 1;
endmodule
