# Tiny Tapeout project information
project:
  title:        "Tim BÃ¶scke's MCPU"      # Project title
  author:       "Maximiliam Luppe"      # Your name
  discord:      "maxluppe"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A Minimal 8Bit CPU in a 32 Macrocell CPLD"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_maxluppe_mcpu"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_maxluppe_mcpu.v" "mcpu.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Memory Address 0"
  uo[1]: "Memory Address 1"
  uo[2]: "Memory Address 2"
  uo[3]: "Memory Address 3"
  uo[4]: "Memory Address 4"
  uo[5]: "Memory Address 5"
  uo[6]: "Memory OE"
  uo[7]: "Memory WE"

  # Bidirectional pins
  uio[0]: "Data I/O 0"
  uio[1]: "Data I/O 1"
  uio[2]: "Data I/O 2"
  uio[3]: "Data I/O 3"
  uio[4]: "Data I/O 4"
  uio[5]: "Data I/O 5"
  uio[6]: "Data I/O 6"
  uio[7]: "Data I/O 7"

# Do not change!
yaml_version: 6
