<html>
<head><meta charset="utf-8"><title>wasmtime / Issue #1448 Cranelift: clz miscompilation when... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html">wasmtime / Issue #1448 Cranelift: clz miscompilation when...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="192435558"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192435558" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192435558">(Mar 31 2020 at 19:09)</a>:</h4>
<p>bjorn3 opened <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I tried to <a href="https://github.com/bjorn3/rustc_codegen_cranelift/compare/master...cd7a270e02de947afb86b15bd4931ba931f4b4d6" title="https://github.com/bjorn3/rustc_codegen_cranelift/compare/master...cd7a270e02de947afb86b15bd4931ba931f4b4d6">switch to the <code>haswell</code> preset</a> for SIMD support in <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951" title="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a>. On Linux everything is fine, however on macOS <code>clz</code> returns the wrong result. (At least on github actions) As I currently don't have access to a mac, I used github actions to bisect the change from <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951" title="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a> and to minimize the test case to basically</p>
<div class="codehilite"><pre><span></span><span class="k">fn</span> <span class="nf">main</span><span class="p">()</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">assert_eq</span><span class="o">!</span><span class="p">(</span><span class="n">intrinsics</span>::<span class="n">ctlz</span><span class="p">(</span><span class="mb">0b0000000000000000000000000010000010000000000000000000000000000000_0000000000100000000000000000000000001000000000000100000000000000</span><span class="kt">u128</span><span class="p">)</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="kt">u32</span><span class="p">,</span><span class="w"> </span><span class="mi">26</span><span class="k">u32</span><span class="p">);</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>


<p>in 5f58262982a8b36b4c5cf5b7f1c515c77ac0c65b.</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir before compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2() system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64) system_v
    sig1 = (i64) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0:
                                    nop
                                    jump block1

                                block1:
                                    nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002                               v0 = iconst.i64 0x0020_0000_0800_4000
@0002                               v1 = iconst.i64 0x0020_8000_0000
@0002                               v2 = iconcat v0, v1
@0002                               v3, v4 = isplit v2
@0002                               v5 = clz v3
@0002                               v6 = clz v4
@0002                               v7 = icmp_imm eq v4, 0
@0002                               v8 = iadd_imm v5, 64
@0002                               v9 = select v7, v8, v6
@0002                               v10 = uextend.i128 v9
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002                               jump block2

                                block2:
@0002                               nop
@0001                               v12, v13 = isplit.i128 v11
@0001                               v14 = ireduce.i32 v12
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004                               v15 = iconst.i32 26
@0004                               v16 = icmp ne v14, v15
@0004                               v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006                               v18 = uextend.i32 v17
@0006                               brz v18, block3
@0006                               jump block4

                                block3:
@0006                               nop
;
; return
@0008                               return

                                block4:
@0008                               nop
@0009                               v19 = global_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009                               v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a                               call fn0(v20)
@000a                               v21 = global_value.i64 gv1
@000a                               call fn1(v21)
@000a                               trap unreachable
}
</pre></div>


<p>&lt;/details&gt;</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir after compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2(i64 fp [%rbp]) -&gt; i64 fp [%rbp] system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    ss0 = incoming_arg 16, offset -16
    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64 [%rdi]) system_v
    sig1 = (i64 [%rdi]) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0(v24: i64 [%rbp]):
[RexOp1pushq#50]                    x86_push v24
[RexOp1copysp#8089]                 copy_special %rsp -&gt; %rbp
[-]                                 nop
[-]                                 fallthrough block1

                                block1:
[-]                                 nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002 [RexOp1pu_iq#80b8,%rax]       v0 = iconst.i64 0x0020_0000_0800_4000
                                    v3 -&gt; v0
@0002 [RexOp1pu_iq#80b8,%rcx]       v1 = iconst.i64 0x0020_8000_0000
                                    v4 -&gt; v1
@0002 [-,-]                         v2 = iconcat v0, v1
@0002 [RexMp2urm#86bd,%rax]         v5 = clz v0
@0002 [RexMp2urm#86bd,%rdx]         v6 = clz v1
@0002 [DynRexOp1icscc_ib#f083,%rcx] v7 = icmp_imm eq v1, 0
@0002 [DynRexOp1r_ib#8083,%rax]     v8 = iadd_imm v5, 64
@0002 [RexOp1t8jccb#75]             brnz v7, block5(v8)
[-]                                 fallthrough block7

                                block7:
@0002 [DynRexOp1umr#8089,%rax]      v23 = copy.i64 v6
@0002 [-]                           fallthrough block5(v23)

                                block5(v9: i64 [%rax]):
                                    v12 -&gt; v9
@0002 [RexOp1pu_id#b8,%rcx]         v22 = iconst.i64 0
                                    v13 -&gt; v22
@0002 [-,-]                         v10 = iconcat v9, v22
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002 [-]                           fallthrough block2

                                block2:
@0002 [-]                           nop
@0001 [null#00,%rax]                v14 = ireduce.i32 v9
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004 [RexOp1pu_id#b8,%rcx]         v15 = iconst.i32 26
@0004 [DynRexOp1icscc#39,%rax]      v16 = icmp ne v14, v15
@0004 [RexOp2urm_noflags#4b6,%rax]  v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006 [RexOp2urm_noflags#4b6,%rax]  v18 = uextend.i32 v17
;                                                            ;  val1@%rax
@0006 [RexOp1tjccb#74]              brz v18, block3
@0006 [Op1jmpb#eb]                  jump block4

                                block3:
@0006 [-]                           nop
;
; return
[RexOp1popq#58,%rbp]                v25 = x86_pop.i64
@0008 [Op1ret#c3]                   return v25

                                block4:
@0008 [-]                           nop
@0009 [RexOp1pcrel_gvaddr8#808d,%rax] v19 = symbol_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009 [RexOp1ld#808b,%rax]          v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a [RexOp1rmov#8089]             regmove v20, %rax -&gt; %rdi
;                                                            ;  val4@%rdi
@000a [Op1call_plt_id#e8]           call fn0(v20)
;                                                            ;  val4â˜
@000a [RexOp1pcrel_gvaddr8#808d,%rax] v21 = symbol_value.i64 gv1
@000a [RexOp1rmov#8089]             regmove v21, %rax -&gt; %rdi
@000a [Op1call_plt_id#e8]           call fn1(v21)
@000a [Op2trap#40b]                 trap unreachable
;                                                            ;  val1â˜
}
</pre></div>


<p>&lt;/details&gt;</p>
<ul>
<li>Which Cranelift version / commit hash / branch are you using? ac7cd4c46abdc9d4f3ef3230386afd52177e5f7c</li>
<li>If relevant, can you include some extra information about your environment? x86_64 macOS</li>
</ul>
</blockquote>



<a name="192435559"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192435559" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192435559">(Mar 31 2020 at 19:09)</a>:</h4>
<p>bjorn3 labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I tried to <a href="https://github.com/bjorn3/rustc_codegen_cranelift/compare/master...cd7a270e02de947afb86b15bd4931ba931f4b4d6" title="https://github.com/bjorn3/rustc_codegen_cranelift/compare/master...cd7a270e02de947afb86b15bd4931ba931f4b4d6">switch to the <code>haswell</code> preset</a> for SIMD support in <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951" title="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a>. On Linux everything is fine, however on macOS <code>clz</code> returns the wrong result. (At least on github actions) As I currently don't have access to a mac, I used github actions to bisect the change from <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951" title="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a> and to minimize the test case to basically</p>
<div class="codehilite"><pre><span></span><span class="k">fn</span> <span class="nf">main</span><span class="p">()</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">assert_eq</span><span class="o">!</span><span class="p">(</span><span class="n">intrinsics</span>::<span class="n">ctlz</span><span class="p">(</span><span class="mb">0b0000000000000000000000000010000010000000000000000000000000000000_0000000000100000000000000000000000001000000000000100000000000000</span><span class="kt">u128</span><span class="p">)</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="kt">u32</span><span class="p">,</span><span class="w"> </span><span class="mi">26</span><span class="k">u32</span><span class="p">);</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>


<p>in 5f58262982a8b36b4c5cf5b7f1c515c77ac0c65b.</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir before compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2() system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64) system_v
    sig1 = (i64) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0:
                                    nop
                                    jump block1

                                block1:
                                    nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002                               v0 = iconst.i64 0x0020_0000_0800_4000
@0002                               v1 = iconst.i64 0x0020_8000_0000
@0002                               v2 = iconcat v0, v1
@0002                               v3, v4 = isplit v2
@0002                               v5 = clz v3
@0002                               v6 = clz v4
@0002                               v7 = icmp_imm eq v4, 0
@0002                               v8 = iadd_imm v5, 64
@0002                               v9 = select v7, v8, v6
@0002                               v10 = uextend.i128 v9
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002                               jump block2

                                block2:
@0002                               nop
@0001                               v12, v13 = isplit.i128 v11
@0001                               v14 = ireduce.i32 v12
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004                               v15 = iconst.i32 26
@0004                               v16 = icmp ne v14, v15
@0004                               v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006                               v18 = uextend.i32 v17
@0006                               brz v18, block3
@0006                               jump block4

                                block3:
@0006                               nop
;
; return
@0008                               return

                                block4:
@0008                               nop
@0009                               v19 = global_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009                               v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a                               call fn0(v20)
@000a                               v21 = global_value.i64 gv1
@000a                               call fn1(v21)
@000a                               trap unreachable
}
</pre></div>


<p>&lt;/details&gt;</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir after compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2(i64 fp [%rbp]) -&gt; i64 fp [%rbp] system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    ss0 = incoming_arg 16, offset -16
    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64 [%rdi]) system_v
    sig1 = (i64 [%rdi]) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0(v24: i64 [%rbp]):
[RexOp1pushq#50]                    x86_push v24
[RexOp1copysp#8089]                 copy_special %rsp -&gt; %rbp
[-]                                 nop
[-]                                 fallthrough block1

                                block1:
[-]                                 nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002 [RexOp1pu_iq#80b8,%rax]       v0 = iconst.i64 0x0020_0000_0800_4000
                                    v3 -&gt; v0
@0002 [RexOp1pu_iq#80b8,%rcx]       v1 = iconst.i64 0x0020_8000_0000
                                    v4 -&gt; v1
@0002 [-,-]                         v2 = iconcat v0, v1
@0002 [RexMp2urm#86bd,%rax]         v5 = clz v0
@0002 [RexMp2urm#86bd,%rdx]         v6 = clz v1
@0002 [DynRexOp1icscc_ib#f083,%rcx] v7 = icmp_imm eq v1, 0
@0002 [DynRexOp1r_ib#8083,%rax]     v8 = iadd_imm v5, 64
@0002 [RexOp1t8jccb#75]             brnz v7, block5(v8)
[-]                                 fallthrough block7

                                block7:
@0002 [DynRexOp1umr#8089,%rax]      v23 = copy.i64 v6
@0002 [-]                           fallthrough block5(v23)

                                block5(v9: i64 [%rax]):
                                    v12 -&gt; v9
@0002 [RexOp1pu_id#b8,%rcx]         v22 = iconst.i64 0
                                    v13 -&gt; v22
@0002 [-,-]                         v10 = iconcat v9, v22
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002 [-]                           fallthrough block2

                                block2:
@0002 [-]                           nop
@0001 [null#00,%rax]                v14 = ireduce.i32 v9
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004 [RexOp1pu_id#b8,%rcx]         v15 = iconst.i32 26
@0004 [DynRexOp1icscc#39,%rax]      v16 = icmp ne v14, v15
@0004 [RexOp2urm_noflags#4b6,%rax]  v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006 [RexOp2urm_noflags#4b6,%rax]  v18 = uextend.i32 v17
;                                                            ;  val1@%rax
@0006 [RexOp1tjccb#74]              brz v18, block3
@0006 [Op1jmpb#eb]                  jump block4

                                block3:
@0006 [-]                           nop
;
; return
[RexOp1popq#58,%rbp]                v25 = x86_pop.i64
@0008 [Op1ret#c3]                   return v25

                                block4:
@0008 [-]                           nop
@0009 [RexOp1pcrel_gvaddr8#808d,%rax] v19 = symbol_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009 [RexOp1ld#808b,%rax]          v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a [RexOp1rmov#8089]             regmove v20, %rax -&gt; %rdi
;                                                            ;  val4@%rdi
@000a [Op1call_plt_id#e8]           call fn0(v20)
;                                                            ;  val4â˜
@000a [RexOp1pcrel_gvaddr8#808d,%rax] v21 = symbol_value.i64 gv1
@000a [RexOp1rmov#8089]             regmove v21, %rax -&gt; %rdi
@000a [Op1call_plt_id#e8]           call fn1(v21)
@000a [Op2trap#40b]                 trap unreachable
;                                                            ;  val1â˜
}
</pre></div>


<p>&lt;/details&gt;</p>
<ul>
<li>Which Cranelift version / commit hash / branch are you using? ac7cd4c46abdc9d4f3ef3230386afd52177e5f7c</li>
<li>If relevant, can you include some extra information about your environment? x86_64 macOS</li>
</ul>
</blockquote>



<a name="192435560"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192435560" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192435560">(Mar 31 2020 at 19:09)</a>:</h4>
<p>bjorn3 labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I tried to <a href="https://github.com/bjorn3/rustc_codegen_cranelift/compare/master...cd7a270e02de947afb86b15bd4931ba931f4b4d6" title="https://github.com/bjorn3/rustc_codegen_cranelift/compare/master...cd7a270e02de947afb86b15bd4931ba931f4b4d6">switch to the <code>haswell</code> preset</a> for SIMD support in <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951" title="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a>. On Linux everything is fine, however on macOS <code>clz</code> returns the wrong result. (At least on github actions) As I currently don't have access to a mac, I used github actions to bisect the change from <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951" title="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a> and to minimize the test case to basically</p>
<div class="codehilite"><pre><span></span><span class="k">fn</span> <span class="nf">main</span><span class="p">()</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">assert_eq</span><span class="o">!</span><span class="p">(</span><span class="n">intrinsics</span>::<span class="n">ctlz</span><span class="p">(</span><span class="mb">0b0000000000000000000000000010000010000000000000000000000000000000_0000000000100000000000000000000000001000000000000100000000000000</span><span class="kt">u128</span><span class="p">)</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="kt">u32</span><span class="p">,</span><span class="w"> </span><span class="mi">26</span><span class="k">u32</span><span class="p">);</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>


<p>in 5f58262982a8b36b4c5cf5b7f1c515c77ac0c65b.</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir before compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2() system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64) system_v
    sig1 = (i64) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0:
                                    nop
                                    jump block1

                                block1:
                                    nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002                               v0 = iconst.i64 0x0020_0000_0800_4000
@0002                               v1 = iconst.i64 0x0020_8000_0000
@0002                               v2 = iconcat v0, v1
@0002                               v3, v4 = isplit v2
@0002                               v5 = clz v3
@0002                               v6 = clz v4
@0002                               v7 = icmp_imm eq v4, 0
@0002                               v8 = iadd_imm v5, 64
@0002                               v9 = select v7, v8, v6
@0002                               v10 = uextend.i128 v9
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002                               jump block2

                                block2:
@0002                               nop
@0001                               v12, v13 = isplit.i128 v11
@0001                               v14 = ireduce.i32 v12
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004                               v15 = iconst.i32 26
@0004                               v16 = icmp ne v14, v15
@0004                               v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006                               v18 = uextend.i32 v17
@0006                               brz v18, block3
@0006                               jump block4

                                block3:
@0006                               nop
;
; return
@0008                               return

                                block4:
@0008                               nop
@0009                               v19 = global_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009                               v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a                               call fn0(v20)
@000a                               v21 = global_value.i64 gv1
@000a                               call fn1(v21)
@000a                               trap unreachable
}
</pre></div>


<p>&lt;/details&gt;</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir after compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2(i64 fp [%rbp]) -&gt; i64 fp [%rbp] system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    ss0 = incoming_arg 16, offset -16
    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64 [%rdi]) system_v
    sig1 = (i64 [%rdi]) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0(v24: i64 [%rbp]):
[RexOp1pushq#50]                    x86_push v24
[RexOp1copysp#8089]                 copy_special %rsp -&gt; %rbp
[-]                                 nop
[-]                                 fallthrough block1

                                block1:
[-]                                 nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002 [RexOp1pu_iq#80b8,%rax]       v0 = iconst.i64 0x0020_0000_0800_4000
                                    v3 -&gt; v0
@0002 [RexOp1pu_iq#80b8,%rcx]       v1 = iconst.i64 0x0020_8000_0000
                                    v4 -&gt; v1
@0002 [-,-]                         v2 = iconcat v0, v1
@0002 [RexMp2urm#86bd,%rax]         v5 = clz v0
@0002 [RexMp2urm#86bd,%rdx]         v6 = clz v1
@0002 [DynRexOp1icscc_ib#f083,%rcx] v7 = icmp_imm eq v1, 0
@0002 [DynRexOp1r_ib#8083,%rax]     v8 = iadd_imm v5, 64
@0002 [RexOp1t8jccb#75]             brnz v7, block5(v8)
[-]                                 fallthrough block7

                                block7:
@0002 [DynRexOp1umr#8089,%rax]      v23 = copy.i64 v6
@0002 [-]                           fallthrough block5(v23)

                                block5(v9: i64 [%rax]):
                                    v12 -&gt; v9
@0002 [RexOp1pu_id#b8,%rcx]         v22 = iconst.i64 0
                                    v13 -&gt; v22
@0002 [-,-]                         v10 = iconcat v9, v22
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002 [-]                           fallthrough block2

                                block2:
@0002 [-]                           nop
@0001 [null#00,%rax]                v14 = ireduce.i32 v9
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004 [RexOp1pu_id#b8,%rcx]         v15 = iconst.i32 26
@0004 [DynRexOp1icscc#39,%rax]      v16 = icmp ne v14, v15
@0004 [RexOp2urm_noflags#4b6,%rax]  v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006 [RexOp2urm_noflags#4b6,%rax]  v18 = uextend.i32 v17
;                                                            ;  val1@%rax
@0006 [RexOp1tjccb#74]              brz v18, block3
@0006 [Op1jmpb#eb]                  jump block4

                                block3:
@0006 [-]                           nop
;
; return
[RexOp1popq#58,%rbp]                v25 = x86_pop.i64
@0008 [Op1ret#c3]                   return v25

                                block4:
@0008 [-]                           nop
@0009 [RexOp1pcrel_gvaddr8#808d,%rax] v19 = symbol_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009 [RexOp1ld#808b,%rax]          v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a [RexOp1rmov#8089]             regmove v20, %rax -&gt; %rdi
;                                                            ;  val4@%rdi
@000a [Op1call_plt_id#e8]           call fn0(v20)
;                                                            ;  val4â˜
@000a [RexOp1pcrel_gvaddr8#808d,%rax] v21 = symbol_value.i64 gv1
@000a [RexOp1rmov#8089]             regmove v21, %rax -&gt; %rdi
@000a [Op1call_plt_id#e8]           call fn1(v21)
@000a [Op2trap#40b]                 trap unreachable
;                                                            ;  val1â˜
}
</pre></div>


<p>&lt;/details&gt;</p>
<ul>
<li>Which Cranelift version / commit hash / branch are you using? ac7cd4c46abdc9d4f3ef3230386afd52177e5f7c</li>
<li>If relevant, can you include some extra information about your environment? x86_64 macOS</li>
</ul>
</blockquote>



<a name="192436225"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192436225" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192436225">(Mar 31 2020 at 19:15)</a>:</h4>
<p>github-actions[bot] <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606820369" title="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606820369">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<h4>Subscribe to Label Action</h4>
<p>This issue or pull request has been labeled: "cranelift"</p>
<p>&lt;details&gt; &lt;summary&gt;Users Subscribed to "cranelift"&lt;/summary&gt;</p>
<ul>
<li>@bnjbvr</li>
</ul>
<p>&lt;/details&gt;</p>
<p>To subscribe or unsubscribe from this label, edit the &lt;code&gt;.github/subscribe-to-label.json&lt;/code&gt; configuration file.</p>
<p><a href="https://github.com/bytecodealliance/subscribe-to-label-action" title="https://github.com/bytecodealliance/subscribe-to-label-action">Learn more.</a></p>
</blockquote>



<a name="192445624"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192445624" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192445624">(Mar 31 2020 at 20:33)</a>:</h4>
<p>abrown <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606858985" title="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606858985">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>That is very weird; what are the chances that <code>has_lzcnt</code> is not getting <a href="https://github.com/bytecodealliance/wasmtime/blob/2c416484710ae64b7237597dbf6a321b5ca4662c/cranelift/native/src/lib.rs#L97" title="https://github.com/bytecodealliance/wasmtime/blob/2c416484710ae64b7237597dbf6a321b5ca4662c/cranelift/native/src/lib.rs#L97">enabled in the settings</a> for some reason? I've had that problem before. Maybe the <code>#[cfg...]</code> is preventing that function from being compiled on the macOS target?</p>
</blockquote>



<a name="192446621"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192446621" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192446621">(Mar 31 2020 at 20:41)</a>:</h4>
<p>bjorn3 <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606863370" title="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606863370">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I am not using <code>cranelift-native</code>. Instead I take the target triple from rustc, parse it and pass it to <code>cranelift_codegen::isa::lookup</code>. In the failing PR I then tried to enable the <code>haswell</code> preset.</p>
</blockquote>



<a name="192447326"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192447326" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192447326">(Mar 31 2020 at 20:47)</a>:</h4>
<p>abrown <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606866575" title="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606866575">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>Yeah, but if you are running <code>test compile</code> filetests then you might be: see the <code>TargetIsa</code> passed in to <code>TestCompile::run</code>?</p>
</blockquote>



<a name="192448536"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192448536" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192448536">(Mar 31 2020 at 20:58)</a>:</h4>
<p>bjorn3 <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606871442" title="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606871442">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I haven't run it as <code>test compile</code>. I just made the clif ir printer in cg_clif always include that directive to make running it that way faster. Due to the several minute CI feedback loop, I haven't made a standalone repro yet.</p>
</blockquote>



<a name="192448551"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192448551" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192448551">(Mar 31 2020 at 20:58)</a>:</h4>
<p>bjorn3 <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606871508" title="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606871508">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I haven't run it as <code>test compile</code>. I just made the clif ir printer in cg_clif always include that directive to make running it that way faster. Due to the several minute CI feedback loop, I haven't made a standalone repro yet.</p>
</blockquote>



<a name="192448570"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/192448570" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#192448570">(Mar 31 2020 at 20:58)</a>:</h4>
<p>bjorn3 deleted a <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606871508" title="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-606871508">comment</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448" title="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I haven't run it as <code>test compile</code>. I just made the clif ir printer in cg_clif always include that directive to make running it that way faster. Due to the several minute CI feedback loop, I haven't made a standalone repro yet.</p>
</blockquote>



<a name="205004065"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/205004065" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#205004065">(Jul 25 2020 at 13:31)</a>:</h4>
<p>bjorn3 <a href="https://github.com/bytecodealliance/wasmtime/issues/1448#issuecomment-663855962">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>Found the problem: The macOS CI uses an "Intel(R) Xeon(R) CPU E5-1650 v2 @ 3.50GHz" This is a Ivy Bridge EP, which means that <code>lzcnt</code> is not yet supported.</p>
</blockquote>



<a name="205004066"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20Issue%20%231448%20Cranelift%3A%20clz%20miscompilation%20when.../near/205004066" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20Issue.20.231448.20Cranelift.3A.20clz.20miscompilation.20when.2E.2E.2E.html#205004066">(Jul 25 2020 at 13:31)</a>:</h4>
<p>bjorn3 closed <a href="https://github.com/bytecodealliance/wasmtime/issues/1448">Issue #1448</a>:</p>
<blockquote>
<p>I tried to <a href="https://github.com/bjorn3/rustc_codegen_cranelift/compare/master...cd7a270e02de947afb86b15bd4931ba931f4b4d6">switch to the <code>haswell</code> preset</a> for SIMD support in <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a>. On Linux everything is fine, however on macOS <code>clz</code> returns the wrong result. (At least on github actions) As I currently don't have access to a mac, I used github actions to bisect the change from <a href="https://github.com/bjorn3/rustc_codegen_cranelift/pull/951">https://github.com/bjorn3/rustc_codegen_cranelift/pull/951</a> and to minimize the test case to basically</p>
<div class="codehilite"><pre><span></span><code><span class="k">fn</span> <span class="nf">main</span><span class="p">()</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">assert_eq</span><span class="o">!</span><span class="p">(</span><span class="n">intrinsics</span>::<span class="n">ctlz</span><span class="p">(</span><span class="mb">0b0000000000000000000000000010000010000000000000000000000000000000_0000000000100000000000000000000000001000000000000100000000000000</span><span class="kt">u128</span><span class="p">)</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="kt">u32</span><span class="p">,</span><span class="w"> </span><span class="mi">26</span><span class="k">u32</span><span class="p">);</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</code></pre></div>


<p>in 5f58262982a8b36b4c5cf5b7f1c515c77ac0c65b.</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir before compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span><code>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2() system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64) system_v
    sig1 = (i64) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0:
                                    nop
                                    jump block1

                                block1:
                                    nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002                               v0 = iconst.i64 0x0020_0000_0800_4000
@0002                               v1 = iconst.i64 0x0020_8000_0000
@0002                               v2 = iconcat v0, v1
@0002                               v3, v4 = isplit v2
@0002                               v5 = clz v3
@0002                               v6 = clz v4
@0002                               v7 = icmp_imm eq v4, 0
@0002                               v8 = iadd_imm v5, 64
@0002                               v9 = select v7, v8, v6
@0002                               v10 = uextend.i128 v9
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002                               jump block2

                                block2:
@0002                               nop
@0001                               v12, v13 = isplit.i128 v11
@0001                               v14 = ireduce.i32 v12
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004                               v15 = iconst.i32 26
@0004                               v16 = icmp ne v14, v15
@0004                               v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006                               v18 = uextend.i32 v17
@0006                               brz v18, block3
@0006                               jump block4

                                block3:
@0006                               nop
;
; return
@0008                               return

                                block4:
@0008                               nop
@0009                               v19 = global_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009                               v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a                               call fn0(v20)
@000a                               v21 = global_value.i64 gv1
@000a                               call fn1(v21)
@000a                               trap unreachable
}
</code></pre></div>


<p>&lt;/details&gt;</p>
<p>&lt;details&gt;&lt;summary&gt;Clif ir after compilation&lt;/summary&gt;</p>
<div class="codehilite"><pre><span></span><code>test compile
set is_pic
set enable_simd
target x86_64-apple-macosx10.7.0 haswell

function u0:2(i64 fp [%rbp]) -&gt; i64 fp [%rbp] system_v {
; symbol _ZN21mini_core_hello_world4main17h0e7acfb4fe46b048E
; instance Instance { def: Item(DefId(0:11 ~ mini_core_hello_world[317d]::main[0])), substs: [] }
; sig ([]; c_variadic: false)-&gt;()

; kind  loc.idx   param    pass mode                            ty
; ret   _0      -          NoPass                               ()

; kind  local ty                              size align (abi,pref)
; ssa   _1    bool                              1b 1, 1
; ssa   _2    u32                               4b 4, 4
; ssa   _3    u128                             16b 8, 8
; ssa   _4    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _5    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8
; ssa   _6    &amp;(&amp;str, &amp;str, u32, u32)           8b 8, 8

    ss0 = incoming_arg 16, offset -16
    gv0 = symbol colocated u1:0
    gv1 = symbol colocated u1:1 ; [corruption] Diverging function returned
    sig0 = (i64 [%rdi]) system_v
    sig1 = (i64 [%rdi]) system_v
    fn0 = u0:3 sig0 ; Instance { def: Item(DefId(1:226 ~ mini_core[8787]::panic[0])), substs: [] }
    fn1 = u0:4 sig1 ; puts

                                block0(v24: i64 [%rbp]):
[RexOp1pushq#50]                    x86_push v24
[RexOp1copysp#8089]                 copy_special %rsp -&gt; %rbp
[-]                                 nop
[-]                                 fallthrough block1

                                block1:
[-]                                 nop
;
; _3 = const mini_core::intrinsics::ctlz::&lt;u128&gt;(const 2574915281713599978989567361024u128)
@0002 [RexOp1pu_iq#80b8,%rax]       v0 = iconst.i64 0x0020_0000_0800_4000
                                    v3 -&gt; v0
@0002 [RexOp1pu_iq#80b8,%rcx]       v1 = iconst.i64 0x0020_8000_0000
                                    v4 -&gt; v1
@0002 [-,-]                         v2 = iconcat v0, v1
@0002 [RexMp2urm#86bd,%rax]         v5 = clz v0
@0002 [RexMp2urm#86bd,%rdx]         v6 = clz v1
@0002 [DynRexOp1icscc_ib#f083,%rcx] v7 = icmp_imm eq v1, 0
@0002 [DynRexOp1r_ib#8083,%rax]     v8 = iadd_imm v5, 64
@0002 [RexOp1t8jccb#75]             brnz v7, block5(v8)
[-]                                 fallthrough block7

                                block7:
@0002 [DynRexOp1umr#8089,%rax]      v23 = copy.i64 v6
@0002 [-]                           fallthrough block5(v23)

                                block5(v9: i64 [%rax]):
                                    v12 -&gt; v9
@0002 [RexOp1pu_id#b8,%rcx]         v22 = iconst.i64 0
                                    v13 -&gt; v22
@0002 [-,-]                         v10 = iconcat v9, v22
                                    v11 -&gt; v10
; write_cvalue: Var(_3): u128 &lt;- ByVal(v10): u128
@0002 [-]                           fallthrough block2

                                block2:
@0002 [-]                           nop
@0001 [null#00,%rax]                v14 = ireduce.i32 v9
; write_cvalue: Var(_2): u32 &lt;- ByVal(v14): u32
@0004 [RexOp1pu_id#b8,%rcx]         v15 = iconst.i32 26
@0004 [DynRexOp1icscc#39,%rax]      v16 = icmp ne v14, v15
@0004 [RexOp2urm_noflags#4b6,%rax]  v17 = bint.i8 v16
; write_cvalue: Var(_1): bool &lt;- ByVal(v17): bool
;
; switchInt(_1)
@0006 [RexOp2urm_noflags#4b6,%rax]  v18 = uextend.i32 v17
;                                                            ;  val1@%rax
@0006 [RexOp1tjccb#74]              brz v18, block3
@0006 [Op1jmpb#eb]                  jump block4

                                block3:
@0006 [-]                           nop
;
; return
[RexOp1popq#58,%rbp]                v25 = x86_pop.i64
@0008 [Op1ret#c3]                   return v25

                                block4:
@0008 [-]                           nop
@0009 [RexOp1pcrel_gvaddr8#808d,%rax] v19 = symbol_value.i64 gv0
; write_cvalue: Var(_6): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByRef(Pointer { base: Addr(v19), offset: Offset32(0) }, None): &amp;(&amp;str, &amp;str, u32, u32)
@0009 [RexOp1ld#808b,%rax]          v20 = load.i64 v19
; write_cvalue: Var(_5): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
; write_cvalue: Var(_4): &amp;(&amp;str, &amp;str, u32, u32) &lt;- ByVal(v20): &amp;(&amp;str, &amp;str, u32, u32)
;
; const mini_core::panic(move _4)
@000a [RexOp1rmov#8089]             regmove v20, %rax -&gt; %rdi
;                                                            ;  val4@%rdi
@000a [Op1call_plt_id#e8]           call fn0(v20)
;                                                            ;  val4â˜
@000a [RexOp1pcrel_gvaddr8#808d,%rax] v21 = symbol_value.i64 gv1
@000a [RexOp1rmov#8089]             regmove v21, %rax -&gt; %rdi
@000a [Op1call_plt_id#e8]           call fn1(v21)
@000a [Op2trap#40b]                 trap unreachable
;                                                            ;  val1â˜
}
</code></pre></div>


<p>&lt;/details&gt;</p>
<ul>
<li>Which Cranelift version / commit hash / branch are you using? ac7cd4c46abdc9d4f3ef3230386afd52177e5f7c</li>
<li>If relevant, can you include some extra information about your environment? x86_64 macOS</li>
</ul>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>