Restore Archived Project report for niosii_top
Mon Jan 04 01:28:29 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Mon Jan 04 01:28:29 2016 ;
; Revision Name                   ; niosii_top                            ;
; Top-level Entity Name           ; niosii_top                            ;
; Family                          ; Cyclone IV E                          ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_pll/prj_niosii_pll_tmp_archive.qar' into the 'C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/' directory
Info: Generated report 'niosii_top.restore.rpt'


+-------------------------------------------------------------------------------------------+
; Files Restored                                                                            ;
+-------------------------------------------------------------------------------------------+
; File Name                                                                                 ;
+-------------------------------------------------------------------------------------------+
; qar_info.json                                                                             ;
; assignment_defaults.qdf                                                                   ;
; niosii.qsys                                                                               ;
; niosii/niosii.bsf                                                                         ;
; niosii/niosii.cmp                                                                         ;
; niosii/niosii.html                                                                        ;
; niosii/niosii.xml                                                                         ;
; niosii/niosii_bb.v                                                                        ;
; niosii/niosii_generation.rpt                                                              ;
; niosii/niosii_generation_previous.rpt                                                     ;
; niosii/niosii_inst.v                                                                      ;
; niosii/niosii_inst.vhd                                                                    ;
; niosii/synthesis/niosii.debuginfo                                                         ;
; niosii/synthesis/niosii.qip                                                               ;
; niosii/synthesis/niosii.regmap                                                            ;
; niosii/synthesis/niosii.vhd                                                               ;
; niosii/synthesis/niosii_rst_controller.vhd                                                ;
; niosii/synthesis/niosii_rst_controller_001.vhd                                            ;
; niosii/synthesis/submodules/altera_avalon_sc_fifo.v                                       ;
; niosii/synthesis/submodules/altera_avalon_st_clock_crosser.v                              ;
; niosii/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                  ;
; niosii/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                    ;
; niosii/synthesis/submodules/altera_avalon_st_pipeline_base.v                              ;
; niosii/synthesis/submodules/altera_irq_clock_crosser.sv                                   ;
; niosii/synthesis/submodules/altera_merlin_arbitrator.sv                                   ;
; niosii/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ;
; niosii/synthesis/submodules/altera_merlin_master_agent.sv                                 ;
; niosii/synthesis/submodules/altera_merlin_master_translator.sv                            ;
; niosii/synthesis/submodules/altera_merlin_reorder_memory.sv                               ;
; niosii/synthesis/submodules/altera_merlin_slave_agent.sv                                  ;
; niosii/synthesis/submodules/altera_merlin_slave_translator.sv                             ;
; niosii/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ;
; niosii/synthesis/submodules/altera_reset_controller.sdc                                   ;
; niosii/synthesis/submodules/altera_reset_controller.v                                     ;
; niosii/synthesis/submodules/altera_reset_synchronizer.v                                   ;
; niosii/synthesis/submodules/altera_std_synchronizer_nocut.v                               ;
; niosii/synthesis/submodules/niosii_altpll_0.v                                             ;
; niosii/synthesis/submodules/niosii_irq_mapper.sv                                          ;
; niosii/synthesis/submodules/niosii_jtag_uart_0.v                                          ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0.v                                    ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                  ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux.sv                         ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux.sv                           ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_router.sv                            ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_router_002.sv                        ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux.sv                         ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv                     ;
; niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux.sv                           ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0.v                                         ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu.ocp                                   ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu.sdc                                   ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu.v                                     ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_bht_ram.mif                           ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_dc_tag_ram.mif                        ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v                     ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_ic_tag_ram.mif                        ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v                           ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_ociram_default_contents.mif           ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_rf_ram_a.mif                          ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_rf_ram_b.mif                          ;
; niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_test_bench.v                          ;
; niosii/synthesis/submodules/niosii_onchip_memory2_0.hex                                   ;
; niosii/synthesis/submodules/niosii_onchip_memory2_0.v                                     ;
; niosii/synthesis/submodules/niosii_pio_0.v                                                ;
; niosii_top.qsf                                                                            ;
; niosii_top.vhd                                                                            ;
; prj_niosii_pll.qpf                                                                        ;
+-------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


