<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd&quot;:19:2:19:8|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd&quot;:28:12:28:19|Referenced variable codigoop is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd</Navigation>
            <Navigation>28</Navigation>
            <Navigation>12</Navigation>
            <Navigation>28</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Referenced variable codigoop is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL265 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd&quot;:21:4:21:5|Removing unused bit 4 of band_6(4 downto 2). Either assign all bits or reduce the width of the signal.</Dynamic>
            <Navigation>CL265</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd</Navigation>
            <Navigation>21</Navigation>
            <Navigation>4</Navigation>
            <Navigation>21</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing unused bit 4 of band_6(4 downto 2). Either assign all bits or reduce the width of the signal.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd&quot;:27:4:27:5|Latch generated from process for signal alu(4 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd</Navigation>
            <Navigation>27</Navigation>
            <Navigation>4</Navigation>
            <Navigation>27</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Latch generated from process for signal alu(4 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL179 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd&quot;:21:4:21:5|Found combinational loop at band[0]</Dynamic>
            <Navigation>CL179</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd</Navigation>
            <Navigation>21</Navigation>
            <Navigation>4</Navigation>
            <Navigation>21</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found combinational loop at band[0]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL179 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd&quot;:21:4:21:5|Found combinational loop at band[3]</Dynamic>
            <Navigation>CL179</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd</Navigation>
            <Navigation>21</Navigation>
            <Navigation>4</Navigation>
            <Navigation>21</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found combinational loop at band[3]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL179 :&quot;C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd&quot;:21:4:21:5|Found combinational loop at band[2]</Dynamic>
            <Navigation>CL179</Navigation>
            <Navigation>C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\UnidadDeControl\CU.vhd</Navigation>
            <Navigation>21</Navigation>
            <Navigation>4</Navigation>
            <Navigation>21</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found combinational loop at band[2]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\unidaddecontrol\cu.vhd&quot;:27:4:27:5|Found inferred clock unidadControl|clk which controls 5 sequential elements including alu[4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\unidaddecontrol\cu.vhd</Navigation>
            <Navigation>27</Navigation>
            <Navigation>4</Navigation>
            <Navigation>27</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock unidadControl|clk which controls 5 sequential elements including alu[4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock unidadControl|clk with period 10.00ns. Please declare a user-defined clock on port clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock unidadControl|clk with period 10.00ns. Please declare a user-defined clock on port clk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>