Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 27 19:17:59 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.255       -1.151                     16                 6885        0.089        0.000                      0                 6885        1.100        0.000                       0                  2871  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           5.969        0.000                      0                   14        0.089        0.000                      0                   14        4.232        0.000                       0                   108  
  clkout2          34.982        0.000                      0                  298        0.097        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          39.007        0.000                      0                 4997        0.117        0.000                      0                 4997       49.600        0.000                       0                  2597  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.769        0.000                      0                  265        0.247        0.000                      0                  265  
clkout3       clkout0            -0.255       -1.151                     16                   32        0.980        0.000                      0                   32  
clkout0       clkout2             6.258        0.000                      0                   12        0.308        0.000                      0                   12  
clkout3       clkout2            13.444        0.000                      0                  135        2.049        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.521        0.000                      0                 1278        0.146        0.000                      0                 1278  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.116ns (27.853%)  route 2.891ns (72.147%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.642    -1.952    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.250 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830    -0.420    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043    -0.377 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    -0.377    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120    -0.257 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     0.808    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     0.930 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.378     1.308    vga/U12/num2str1
    SLICE_X6Y55          LUT2 (Prop_lut2_I0_O)        0.043     1.351 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.342     1.693    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.043     1.736 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.276     2.012    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.043     2.055 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     2.055    vga/U12_n_114
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.599     8.057    
                         clock uncertainty           -0.066     7.991    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.033     8.024    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.116ns (27.958%)  route 2.876ns (72.042%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.642    -1.952    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.250 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830    -0.420    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043    -0.377 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    -0.377    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120    -0.257 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     0.808    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     0.930 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.378     1.308    vga/U12/num2str1
    SLICE_X6Y55          LUT2 (Prop_lut2_I0_O)        0.043     1.351 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.373     1.724    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I3_O)        0.043     1.767 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.230     1.997    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X7Y55          LUT4 (Prop_lut4_I0_O)        0.043     2.040 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     2.040    vga/U12_n_115
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.599     8.057    
                         clock uncertainty           -0.066     7.991    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.034     8.025    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.116ns (27.967%)  route 2.874ns (72.033%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.642    -1.952    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.250 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830    -0.420    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043    -0.377 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    -0.377    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120    -0.257 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     0.808    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     0.930 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.444     1.373    vga/U12/num2str1
    SLICE_X7Y56          LUT4 (Prop_lut4_I3_O)        0.043     1.416 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.269     1.686    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.043     1.729 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.266     1.995    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.043     2.038 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     2.038    vga/U12_n_118
    SLICE_X7Y57          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.560     8.654    vga/CLK_OUT1
    SLICE_X7Y57          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.599     8.056    
                         clock uncertainty           -0.066     7.990    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.034     8.024    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.116ns (28.865%)  route 2.750ns (71.135%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.642    -1.952    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.250 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830    -0.420    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043    -0.377 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    -0.377    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120    -0.257 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     0.808    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     0.930 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.197     1.126    vga/U12/num2str1
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.043     1.169 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.303     1.473    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.043     1.516 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.355     1.871    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.043     1.914 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.914    vga/U12_n_116
    SLICE_X7Y50          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y50          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.599     8.057    
                         clock uncertainty           -0.066     7.991    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.034     8.025    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.217ns (31.650%)  route 2.628ns (68.350%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.642    -1.952    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.250 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830    -0.420    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043    -0.377 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    -0.377    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120    -0.257 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     0.808    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     0.930 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.444     1.373    vga/U12/num2str1
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.051     1.424 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.192     1.616    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.136     1.752 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.098     1.850    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.043     1.893 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    vga/U12_n_117
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.599     8.057    
                         clock uncertainty           -0.066     7.991    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)        0.034     8.025    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.073ns (29.225%)  route 2.599ns (70.775%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.642    -1.952    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.250 r  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830    -0.420    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043    -0.377 r  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    -0.377    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120    -0.257 r  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     0.808    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     0.930 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.377     1.307    vga/U12/num2str1
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.043     1.350 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.327     1.676    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X7Y52          LUT5 (Prop_lut5_I0_O)        0.043     1.719 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.719    vga/U12_n_113
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.599     8.057    
                         clock uncertainty           -0.066     7.991    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.034     8.025    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.073ns (30.254%)  route 2.474ns (69.746%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.642    -1.952    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.250 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830    -0.420    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043    -0.377 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000    -0.377    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120    -0.257 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     0.808    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     0.930 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.194     1.123    vga/U12/num2str1
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.043     1.166 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.385     1.552    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.043     1.595 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.595    vga/U12_n_119
    SLICE_X8Y50          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.507     8.601    vga/CLK_OUT1
    SLICE_X8Y50          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.599     8.003    
                         clock uncertainty           -0.066     7.937    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.064     8.001    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.001    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.223ns (27.764%)  route 0.580ns (72.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.698    -1.896    vga/CLK_OUT1
    SLICE_X7Y57          FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.223    -1.673 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.093    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.537     8.631    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.032    
                         clock uncertainty           -0.066     7.966    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.550    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.223ns (34.493%)  route 0.424ns (65.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.699    -1.895    vga/CLK_OUT1
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.223    -1.672 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.424    -1.249    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.537     8.631    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.032    
                         clock uncertainty           -0.066     7.966    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.550    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.223ns (34.575%)  route 0.422ns (65.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.699    -1.895    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.672 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.422    -1.250    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.537     8.631    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.032    
                         clock uncertainty           -0.066     7.966    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     7.550    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  8.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.504%)  route 0.197ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.697    -0.496    vga/CLK_OUT1
    SLICE_X8Y50          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.118    -0.378 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.197    -0.181    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.453    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.536%)  route 0.239ns (70.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.239    -0.127    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.435    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.252    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.310%)  route 0.241ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.728    -0.465    vga/CLK_OUT1
    SLICE_X7Y50          FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.241    -0.123    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.435    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.252    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.310%)  route 0.241ns (70.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.728    -0.465    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.241    -0.123    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.435    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.252    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.197%)  route 0.243ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.243    -0.123    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.435    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.252    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.241%)  route 0.242ns (70.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.728    -0.465    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.242    -0.123    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.435    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.252    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.100ns (23.574%)  route 0.324ns (76.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X7Y57          FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.324    -0.042    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.435    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.252    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 vga/strdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.275ns (38.913%)  route 0.432ns (61.087%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X5Y55          FDRE                                         r  vga/strdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/strdata_reg[24]/Q
                         net (fo=1, routed)           0.095    -0.271    vga/U12/strdata[21]
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.028    -0.243 f  vga/U12/ascii_code[0]_inv_i_16/O
                         net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[0]_inv_i_16_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I1_O)      0.051    -0.192 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.116    -0.076    vga/U12/ascii_code0[0]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.068    -0.008 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.221     0.213    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.028     0.241 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.241    vga/U12_n_119
    SLICE_X8Y50          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.937    -0.521    vga/CLK_OUT1
    SLICE_X8Y50          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.058    -0.464    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.087    -0.377    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 vga/strdata_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.282ns (38.886%)  route 0.443ns (61.114%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X4Y59          FDRE                                         r  vga/strdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  vga/strdata_reg[44]/Q
                         net (fo=1, routed)           0.098    -0.268    vga/U12/strdata[39]
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.028    -0.240 r  vga/U12/ascii_code[4]_i_10/O
                         net (fo=1, routed)           0.000    -0.240    vga/U12/ascii_code[4]_i_10_n_0
    SLICE_X3Y59          MUXF7 (Prop_muxf7_I1_O)      0.059    -0.181 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.228     0.047    vga/U12/ascii_code0[4]
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.067     0.114 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.117     0.231    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X7Y55          LUT4 (Prop_lut4_I0_O)        0.028     0.259 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    vga/U12_n_115
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.040    -0.452    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.061    -0.391    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 vga/strdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.274ns (36.712%)  route 0.472ns (63.288%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X4Y58          FDRE                                         r  vga/strdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  vga/strdata_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.219    vga/U12/strdata[2]
    SLICE_X4Y55          LUT6 (Prop_lut6_I5_O)        0.028    -0.191 r  vga/U12/ascii_code[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.191    vga/U12/ascii_code[2]_i_10_n_0
    SLICE_X4Y55          MUXF7 (Prop_muxf7_I0_O)      0.050    -0.141 r  vga/U12/ascii_code_reg[2]_i_4/O
                         net (fo=1, routed)           0.276     0.135    vga/U12/ascii_code0[2]
    SLICE_X7Y54          LUT5 (Prop_lut5_I1_O)        0.068     0.203 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.049     0.252    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.028     0.280 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    vga/U12_n_117
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.040    -0.452    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.061    -0.391    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y20     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y57      vga/strdata_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y56      vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y56      vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y55      vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y55      vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y57      vga/strdata_reg[48]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y57      vga/strdata_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y86     vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y92     vga/data_buf_reg_0_3_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y92     vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.982ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.493ns (10.880%)  route 4.038ns (89.120%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.385    -0.663    vga/U12/h_count[8]_i_2_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.043    -0.620 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          1.334     0.714    vga/U12/col_addr__0[7]
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.043     0.757 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.365     1.122    vga/U12/p_39_in
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.043     1.165 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.469     1.633    vga/U12/dout640_out
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.043     1.676 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.561     2.238    vga/U12/dout1
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.055     2.293 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.515     2.808    vga/U12/G[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.672    37.985    
                         clock uncertainty           -0.081    37.903    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.113    37.790    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 34.982    

Slack (MET) :             35.099ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.493ns (11.144%)  route 3.931ns (88.856%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.385    -0.663    vga/U12/h_count[8]_i_2_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.043    -0.620 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          1.334     0.714    vga/U12/col_addr__0[7]
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.043     0.757 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.365     1.122    vga/U12/p_39_in
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.043     1.165 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.469     1.633    vga/U12/dout640_out
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.043     1.676 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.561     2.238    vga/U12/dout1
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.055     2.293 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.408     2.701    vga/U12/G[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.672    37.985    
                         clock uncertainty           -0.081    37.903    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.104    37.799    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.799    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                 35.099    

Slack (MET) :             35.175ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.481ns (10.860%)  route 3.948ns (89.140%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.385    -0.663    vga/U12/h_count[8]_i_2_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.043    -0.620 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          1.334     0.714    vga/U12/col_addr__0[7]
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.043     0.757 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.365     1.122    vga/U12/p_39_in
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.043     1.165 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.469     1.633    vga/U12/dout640_out
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.043     1.676 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.561     2.238    vga/U12/dout1
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.043     2.281 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.425     2.706    vga/U12/B[2]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.672    37.985    
                         clock uncertainty           -0.081    37.903    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)       -0.022    37.881    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.881    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 35.175    

Slack (MET) :             35.268ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.487ns (11.438%)  route 3.771ns (88.562%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.385    -0.663    vga/U12/h_count[8]_i_2_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.043    -0.620 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          1.334     0.714    vga/U12/col_addr__0[7]
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.043     0.757 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.365     1.122    vga/U12/p_39_in
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.043     1.165 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.469     1.633    vga/U12/dout640_out
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.043     1.676 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.587     2.264    vga/U12/dout1
    SLICE_X1Y55          LUT2 (Prop_lut2_I0_O)        0.049     2.313 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.222     2.534    vga/U12/R[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.672    37.985    
                         clock uncertainty           -0.081    37.903    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.101    37.802    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.802    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                 35.268    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.487ns (11.747%)  route 3.659ns (88.253%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.385    -0.663    vga/U12/h_count[8]_i_2_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.043    -0.620 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          1.334     0.714    vga/U12/col_addr__0[7]
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.043     0.757 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.365     1.122    vga/U12/p_39_in
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.043     1.165 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.469     1.633    vga/U12/dout640_out
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.043     1.676 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.587     2.264    vga/U12/dout1
    SLICE_X1Y55          LUT2 (Prop_lut2_I0_O)        0.049     2.313 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.110     2.423    vga/U12/R[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.672    37.985    
                         clock uncertainty           -0.081    37.903    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.101    37.802    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.802    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             36.543ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.352ns (10.602%)  route 2.968ns (89.398%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699    -1.895    vga/U12/CLK_OUT3
    SLICE_X5Y52          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.672 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.904    -0.768    vga/U12/PRow[2]
    SLICE_X3Y52          LUT5 (Prop_lut5_I3_O)        0.043    -0.725 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.622    -0.103    vga/U12/G[3]_i_7_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.043    -0.060 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.828     0.768    vga/U12/v_count_reg[8]_17
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.043     0.811 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.614     1.425    vga/U12/B[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    38.058    
                         clock uncertainty           -0.081    37.976    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.009    37.967    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.967    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                 36.543    

Slack (MET) :             36.543ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.352ns (10.606%)  route 2.967ns (89.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699    -1.895    vga/U12/CLK_OUT3
    SLICE_X5Y52          FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.672 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.904    -0.768    vga/U12/PRow[2]
    SLICE_X3Y52          LUT5 (Prop_lut5_I3_O)        0.043    -0.725 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.622    -0.103    vga/U12/G[3]_i_7_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.043    -0.060 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.828     0.768    vga/U12/v_count_reg[8]_17
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.043     0.811 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.613     1.424    vga/U12/B[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    38.058    
                         clock uncertainty           -0.081    37.976    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.010    37.966    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.966    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 36.543    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.604ns (18.943%)  route 2.585ns (81.057%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.893ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.701    -1.893    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.223    -1.670 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.753    -0.917    vga/U12/PRow[1]
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.051    -0.866 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.354    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I1_O)        0.136    -0.376 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.545     0.168    vga/U12/G[3]_i_4_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.051     0.219 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          0.464     0.683    vga/U12/G[3]_i_2_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.143     0.826 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.469     1.295    vga/U12/G[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.575    38.082    
                         clock uncertainty           -0.081    38.000    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.098    37.902    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.902    
                         arrival time                          -1.295    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.611ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.604ns (18.965%)  route 2.581ns (81.035%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.893ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.701    -1.893    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.223    -1.670 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.753    -0.917    vga/U12/PRow[1]
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.051    -0.866 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.354    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I1_O)        0.136    -0.376 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.545     0.168    vga/U12/G[3]_i_4_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.051     0.219 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          0.464     0.683    vga/U12/G[3]_i_2_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.143     0.826 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.465     1.292    vga/U12/G[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.575    38.082    
                         clock uncertainty           -0.081    38.000    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.098    37.902    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.902    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 36.611    

Slack (MET) :             36.611ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.597ns (18.361%)  route 2.654ns (81.639%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.893ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.701    -1.893    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.223    -1.670 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.753    -0.917    vga/U12/PRow[1]
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.051    -0.866 r  vga/U12/v_count[5]_i_2/O
                         net (fo=2, routed)           0.354    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I1_O)        0.136    -0.376 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.545     0.168    vga/U12/G[3]_i_4_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.051     0.219 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          0.464     0.683    vga/U12/G[3]_i_2_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.136     0.819 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.539     1.358    vga/U12/B[3]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.575    38.082    
                         clock uncertainty           -0.081    38.000    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)       -0.031    37.969    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.969    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 36.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.763%)  route 0.138ns (60.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDSE (Prop_fdse_C_Q)         0.091    -0.427 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.138    -0.289    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X6Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.504    
    SLICE_X6Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.386    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDSE (Prop_fdse_C_Q)         0.091    -0.427 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.095    -0.331    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X6Y102         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y102         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.056    -0.507    
    SLICE_X6Y102         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.443    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDSE (Prop_fdse_C_Q)         0.091    -0.427 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.095    -0.331    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X6Y102         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y102         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.056    -0.507    
    SLICE_X6Y102         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.444    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.396%)  route 0.154ns (60.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDSE (Prop_fdse_C_Q)         0.100    -0.418 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.264    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X6Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.504    
    SLICE_X6Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.402    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.196ns (39.094%)  route 0.305ns (60.906%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.676    -0.517    BTN_SCAN/CLK_OUT3
    SLICE_X2Y103         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.118    -0.399 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=25, routed)          0.305    -0.093    BTN_SCAN/p_0_in
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.028    -0.065 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.065    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.015 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.015    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X2Y99          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.969    -0.489    BTN_SCAN/CLK_OUT3
    SLICE_X2Y99          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism              0.238    -0.252    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.092    -0.160    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  DISPLAY/P2S_LED/buff_reg[2]/Q
                         net (fo=1, routed)           0.094    -0.356    DISPLAY/P2S_LED/buff[2]
    SLICE_X9Y103         LUT6 (Prop_lut6_I0_O)        0.028    -0.328 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.864    -0.594    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism              0.059    -0.536    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.060    -0.476    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.130ns (55.267%)  route 0.105ns (44.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.674    -0.519    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.105    -0.313    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X5Y103         LUT5 (Prop_lut5_I1_O)        0.030    -0.283 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_0
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.056    -0.508    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.075    -0.433    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.972%)  route 0.137ns (60.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDSE (Prop_fdse_C_Q)         0.091    -0.427 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.137    -0.290    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X6Y102         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y102         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.504    
    SLICE_X6Y102         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.446    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.750%)  route 0.138ns (60.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDSE (Prop_fdse_C_Q)         0.091    -0.427 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.138    -0.289    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X6Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.504    
    SLICE_X6Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.448    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.674    -0.519    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.107    -0.311    DISPLAY/P2S_LED/buff[15]
    SLICE_X6Y104         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.056    -0.508    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.037    -0.471    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y55      vga/U12/G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y55      vga/U12/G_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y55      vga/U12/R_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y55      vga/U12/R_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y104     DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X8Y104     DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X8Y104     DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y105     DISPLAY/P2S_LED/data_count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y102     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y102     DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y102     DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y102     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y102     DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y102     DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.007ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[42][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 0.496ns (4.540%)  route 10.429ns (95.460%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 50.439 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          2.207     9.173    core/data_ram/i___64_i_1_n_0
    SLICE_X26Y66         LUT4 (Prop_lut4_I3_O)        0.136     9.309 r  core/data_ram/data[43][6]_i_2/O
                         net (fo=6, routed)           0.678     9.987    core/data_ram/data[43][6]_i_2_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I1_O)        0.043    10.030 f  core/data_ram/data[42][1]_i_2/O
                         net (fo=1, routed)           0.983    11.013    core/data_ram/data[42][1]_i_2_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I1_O)        0.043    11.056 r  core/data_ram/data[42][1]_i_1/O
                         net (fo=1, routed)           0.000    11.056    core/data_ram/data[42][1]_i_1_n_0
    SLICE_X20Y83         FDRE                                         r  core/data_ram/data_reg[42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.498    50.439    core/data_ram/debug_clk
    SLICE_X20Y83         FDRE                                         r  core/data_ram/data_reg[42][1]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.090    
                         clock uncertainty           -0.095    49.995    
    SLICE_X20Y83         FDRE (Setup_fdre_C_D)        0.068    50.063    core/data_ram/data_reg[42][1]
  -------------------------------------------------------------------
                         required time                         50.063    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                 39.007    

Slack (MET) :             39.269ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[42][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.620ns  (logic 0.496ns (4.670%)  route 10.124ns (95.330%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.426ns = ( 50.426 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          2.207     9.173    core/data_ram/i___64_i_1_n_0
    SLICE_X26Y66         LUT4 (Prop_lut4_I3_O)        0.136     9.309 r  core/data_ram/data[43][6]_i_2/O
                         net (fo=6, routed)           0.924    10.233    core/data_ram/data[43][6]_i_2_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.043    10.276 f  core/data_ram/data[42][4]_i_2/O
                         net (fo=1, routed)           0.432    10.708    core/data_ram/data[42][4]_i_2_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.043    10.751 r  core/data_ram/data[42][4]_i_1/O
                         net (fo=1, routed)           0.000    10.751    core/data_ram/data[42][4]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  core/data_ram/data_reg[42][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.485    50.426    core/data_ram/debug_clk
    SLICE_X34Y76         FDRE                                         r  core/data_ram/data_reg[42][4]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.077    
                         clock uncertainty           -0.095    49.982    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.038    50.020    core/data_ram/data_reg[42][4]
  -------------------------------------------------------------------
                         required time                         50.020    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 39.269    

Slack (MET) :             39.296ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[43][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.585ns  (logic 0.453ns (4.280%)  route 10.132ns (95.720%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.418ns = ( 50.418 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          2.207     9.173    core/data_ram/i___64_i_1_n_0
    SLICE_X26Y66         LUT4 (Prop_lut4_I3_O)        0.136     9.309 r  core/data_ram/data[43][6]_i_2/O
                         net (fo=6, routed)           1.364    10.673    core/data_ram/data[43][6]_i_2_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I2_O)        0.043    10.716 r  core/data_ram/data[43][5]_i_1/O
                         net (fo=1, routed)           0.000    10.716    core/data_ram/data[43][5]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  core/data_ram/data_reg[43][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.477    50.418    core/data_ram/debug_clk
    SLICE_X45Y75         FDRE                                         r  core/data_ram/data_reg[43][5]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.069    
                         clock uncertainty           -0.095    49.974    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)        0.038    50.012    core/data_ram/data_reg[43][5]
  -------------------------------------------------------------------
                         required time                         50.012    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                 39.296    

Slack (MET) :             39.358ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[40][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 0.453ns (4.278%)  route 10.137ns (95.722%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          3.231    10.197    core/data_ram/i___64_i_1_n_0
    SLICE_X20Y76         LUT5 (Prop_lut5_I3_O)        0.136    10.333 f  core/data_ram/data[40][1]_i_2/O
                         net (fo=1, routed)           0.345    10.678    core/data_ram/data[40][1]_i_2_n_0
    SLICE_X18Y76         LUT6 (Prop_lut6_I0_O)        0.043    10.721 r  core/data_ram/data[40][1]_i_1/O
                         net (fo=1, routed)           0.000    10.721    core/data_ram/data[40][1]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  core/data_ram/data_reg[40][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.492    50.433    core/data_ram/debug_clk
    SLICE_X18Y76         FDRE                                         r  core/data_ram/data_reg[40][1]/C  (IS_INVERTED)
                         clock pessimism             -0.326    50.107    
                         clock uncertainty           -0.095    50.012    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)        0.067    50.079    core/data_ram/data_reg[40][1]
  -------------------------------------------------------------------
                         required time                         50.079    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                 39.358    

Slack (MET) :             39.389ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[43][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.493ns  (logic 0.453ns (4.317%)  route 10.040ns (95.683%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.419ns = ( 50.419 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          2.207     9.173    core/data_ram/i___64_i_1_n_0
    SLICE_X26Y66         LUT4 (Prop_lut4_I3_O)        0.136     9.309 r  core/data_ram/data[43][6]_i_2/O
                         net (fo=6, routed)           1.272    10.581    core/data_ram/data[43][6]_i_2_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.043    10.624 r  core/data_ram/data[43][6]_i_1/O
                         net (fo=1, routed)           0.000    10.624    core/data_ram/data[43][6]_i_1_n_0
    SLICE_X43Y76         FDRE                                         r  core/data_ram/data_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.478    50.419    core/data_ram/debug_clk
    SLICE_X43Y76         FDRE                                         r  core/data_ram/data_reg[43][6]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.070    
                         clock uncertainty           -0.095    49.975    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.038    50.013    core/data_ram/data_reg[43][6]
  -------------------------------------------------------------------
                         required time                         50.013    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                 39.389    

Slack (MET) :             39.434ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[43][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.455ns  (logic 0.453ns (4.333%)  route 10.002ns (95.667%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.425ns = ( 50.425 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          2.207     9.173    core/data_ram/i___64_i_1_n_0
    SLICE_X26Y66         LUT4 (Prop_lut4_I3_O)        0.136     9.309 r  core/data_ram/data[43][6]_i_2/O
                         net (fo=6, routed)           1.234    10.542    core/data_ram/data[43][6]_i_2_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I2_O)        0.043    10.585 r  core/data_ram/data[43][1]_i_1/O
                         net (fo=1, routed)           0.000    10.585    core/data_ram/data[43][1]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  core/data_ram/data_reg[43][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.484    50.425    core/data_ram/debug_clk
    SLICE_X32Y74         FDRE                                         r  core/data_ram/data_reg[43][1]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.076    
                         clock uncertainty           -0.095    49.981    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.038    50.019    core/data_ram/data_reg[43][1]
  -------------------------------------------------------------------
                         required time                         50.019    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 39.434    

Slack (MET) :             39.628ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[43][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 0.453ns (4.412%)  route 9.814ns (95.588%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 50.432 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          2.893     9.859    core/data_ram/i___64_i_1_n_0
    SLICE_X24Y70         LUT6 (Prop_lut6_I2_O)        0.136     9.995 r  core/data_ram/i___87/O
                         net (fo=1, routed)           0.360    10.355    core/data_ram/i___87_n_0
    SLICE_X24Y70         LUT6 (Prop_lut6_I3_O)        0.043    10.398 r  core/data_ram/data[43][0]_i_1/O
                         net (fo=1, routed)           0.000    10.398    core/data_ram/data[43][0]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  core/data_ram/data_reg[43][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.491    50.432    core/data_ram/debug_clk
    SLICE_X24Y70         FDRE                                         r  core/data_ram/data_reg[43][0]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.083    
                         clock uncertainty           -0.095    49.988    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)        0.038    50.026    core/data_ram/data_reg[43][0]
  -------------------------------------------------------------------
                         required time                         50.026    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                 39.628    

Slack (MET) :             39.648ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[40][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 0.453ns (4.405%)  route 9.830ns (95.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 50.439 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          2.902     9.868    core/data_ram/i___64_i_1_n_0
    SLICE_X20Y83         LUT5 (Prop_lut5_I2_O)        0.136    10.004 r  core/data_ram/data[40][7]_i_2/O
                         net (fo=1, routed)           0.367    10.371    core/data_ram/data[40][7]_i_2_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I1_O)        0.043    10.414 r  core/data_ram/data[40][7]_i_1/O
                         net (fo=1, routed)           0.000    10.414    core/data_ram/data[40][7]_i_1_n_0
    SLICE_X20Y83         FDRE                                         r  core/data_ram/data_reg[40][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.498    50.439    core/data_ram/debug_clk
    SLICE_X20Y83         FDRE                                         r  core/data_ram/data_reg[40][7]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.090    
                         clock uncertainty           -0.095    49.995    
    SLICE_X20Y83         FDRE (Setup_fdre_C_D)        0.067    50.062    core/data_ram/data_reg[40][7]
  -------------------------------------------------------------------
                         required time                         50.062    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 39.648    

Slack (MET) :             39.759ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 0.352ns (3.459%)  route 9.824ns (96.541%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 50.441 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.043     6.958 r  core/data_ram/i___28_i_3/O
                         net (fo=51, routed)          2.900     9.858    core/data_ram/i___28_i_3_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I1_O)        0.043     9.901 r  core/data_ram/data[1][1]_i_2/O
                         net (fo=1, routed)           0.363    10.264    core/data_ram/data[1][1]_i_2_n_0
    SLICE_X22Y64         LUT5 (Prop_lut5_I2_O)        0.043    10.307 r  core/data_ram/data[1][1]_i_1/O
                         net (fo=1, routed)           0.000    10.307    core/data_ram/data[1][1]_i_1_n_0
    SLICE_X22Y64         FDRE                                         r  core/data_ram/data_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.500    50.441    core/data_ram/debug_clk
    SLICE_X22Y64         FDRE                                         r  core/data_ram/data_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.092    
                         clock uncertainty           -0.095    49.997    
    SLICE_X22Y64         FDRE (Setup_fdre_C_D)        0.068    50.065    core/data_ram/data_reg[1][1]
  -------------------------------------------------------------------
                         required time                         50.065    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                 39.759    

Slack (MET) :             39.896ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[46][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.995ns  (logic 0.453ns (4.532%)  route 9.542ns (95.468%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.427ns = ( 50.427 - 50.000 ) 
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.629     0.131    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y78         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.223     0.354 f  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=473, routed)         6.561     6.915    core/data_ram/Q[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.051     6.966 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          1.953     8.919    core/data_ram/i___64_i_1_n_0
    SLICE_X30Y69         LUT4 (Prop_lut4_I3_O)        0.136     9.055 r  core/data_ram/data[46][0]_i_3/O
                         net (fo=3, routed)           1.027    10.083    core/data_ram/data[46][0]_i_3_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I2_O)        0.043    10.126 r  core/data_ram/data[46][0]_i_1/O
                         net (fo=1, routed)           0.000    10.126    core/data_ram/data[46][0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  core/data_ram/data_reg[46][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.486    50.427    core/data_ram/debug_clk
    SLICE_X36Y70         FDRE                                         r  core/data_ram/data_reg[46][0]/C  (IS_INVERTED)
                         clock pessimism             -0.349    50.078    
                         clock uncertainty           -0.095    49.983    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.038    50.021    core/data_ram/data_reg[46][0]
  -------------------------------------------------------------------
                         required time                         50.021    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 39.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.727     0.479    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y94          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.100     0.579 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.064     0.643    core/reg_MEM_WB/PC_MEM[20]
    SLICE_X5Y94          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.967     0.722    core/reg_MEM_WB/debug_clk
    SLICE_X5Y94          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/C
                         clock pessimism             -0.243     0.479    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.047     0.526    core/reg_MEM_WB/PCurrent_WB_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/hazard_unit/hazard_optype_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/hazard_unit/hazard_optype_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.613%)  route 0.068ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.441ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.689     0.441    core/hazard_unit/debug_clk
    SLICE_X24Y90         FDRE                                         r  core/hazard_unit/hazard_optype_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_fdre_C_Q)         0.100     0.541 r  core/hazard_unit/hazard_optype_EX_reg[0]/Q
                         net (fo=5, routed)           0.068     0.608    core/hazard_unit/hazard_optype_EX[0]
    SLICE_X24Y90         FDRE                                         r  core/hazard_unit/hazard_optype_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.929     0.684    core/hazard_unit/debug_clk
    SLICE_X24Y90         FDRE                                         r  core/hazard_unit/hazard_optype_MEM_reg[0]/C
                         clock pessimism             -0.243     0.441    
    SLICE_X24Y90         FDRE (Hold_fdre_C_D)         0.047     0.488    core/hazard_unit/hazard_optype_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.694%)  route 0.065ns (39.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.727     0.479    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y94          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.100     0.579 r  core/reg_EXE_MEM/IR_MEM_reg[21]/Q
                         net (fo=2, routed)           0.065     0.643    core/reg_MEM_WB/inst_MEM[15]
    SLICE_X5Y94          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.967     0.722    core/reg_MEM_WB/debug_clk
    SLICE_X5Y94          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[21]/C
                         clock pessimism             -0.243     0.479    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.044     0.523    core/reg_MEM_WB/IR_WB_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns
    Source Clock Delay      (SCD):    0.438ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.686     0.438    core/reg_ID_EX/debug_clk
    SLICE_X25Y86         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_fdre_C_Q)         0.100     0.538 r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/Q
                         net (fo=1, routed)           0.094     0.631    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]_1[2]
    SLICE_X26Y86         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.925     0.680    core/reg_EXE_MEM/debug_clk
    SLICE_X26Y86         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/C
                         clock pessimism             -0.229     0.451    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.038     0.489    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.682     0.434    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y93         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.100     0.534 r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/Q
                         net (fo=2, routed)           0.102     0.636    core/reg_MEM_WB/PC_MEM[29]
    SLICE_X43Y93         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.921     0.676    core/reg_MEM_WB/debug_clk
    SLICE_X43Y93         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[29]/C
                         clock pessimism             -0.242     0.434    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.043     0.477    core/reg_MEM_WB/PCurrent_WB_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.695     0.447    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y92          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.100     0.547 r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/Q
                         net (fo=2, routed)           0.104     0.651    core/reg_MEM_WB/PC_MEM[11]
    SLICE_X9Y92          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.935     0.690    core/reg_MEM_WB/debug_clk
    SLICE_X9Y92          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[11]/C
                         clock pessimism             -0.243     0.447    
    SLICE_X9Y92          FDCE (Hold_fdce_C_D)         0.043     0.490    core/reg_MEM_WB/PCurrent_WB_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rst_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.581%)  route 0.110ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  rst_count_reg[14]/Q
                         net (fo=2, routed)           0.110    -0.202    rst_count[14]
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.040    -0.418    clk_cpu
    SLICE_X0Y45          FDRE                                         r  rst_count_reg[15]/C
                         clock pessimism              0.006    -0.413    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.047    -0.366    rst_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.153%)  route 0.117ns (49.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.691ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.696     0.448    core/REG_PC/debug_clk
    SLICE_X8Y94          FDCE                                         r  core/REG_PC/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.118     0.566 r  core/REG_PC/Q_reg[18]/Q
                         net (fo=4, routed)           0.117     0.683    core/reg_IF_ID/PCurrent_ID_reg[31]_2[18]
    SLICE_X10Y93         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.936     0.691    core/reg_IF_ID/debug_clk
    SLICE_X10Y93         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.211     0.480    
    SLICE_X10Y93         FDCE (Hold_fdce_C_D)         0.037     0.517    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rst_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.492%)  route 0.120ns (54.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.780    -0.413    clk_cpu
    SLICE_X1Y46          FDRE                                         r  rst_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  rst_count_reg[5]/Q
                         net (fo=2, routed)           0.120    -0.193    rst_count[5]
    SLICE_X0Y46          FDRE                                         r  rst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.040    -0.418    clk_cpu
    SLICE_X0Y46          FDRE                                         r  rst_count_reg[6]/C
                         clock pessimism              0.017    -0.402    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.040    -0.362    rst_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.147%)  route 0.100ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.682     0.434    core/reg_EXE_MEM/debug_clk
    SLICE_X42Y93         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_fdce_C_Q)         0.118     0.552 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.100     0.652    core/reg_MEM_WB/PC_MEM[27]
    SLICE_X42Y93         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.921     0.676    core/reg_MEM_WB/debug_clk
    SLICE_X42Y93         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/C
                         clock pessimism             -0.242     0.434    
    SLICE_X42Y93         FDCE (Hold_fdce_C_D)         0.045     0.479    core/reg_MEM_WB/PCurrent_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X24Y91     core/reg_IF_ID/IR_ID_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X24Y89     core/reg_IF_ID/IR_ID_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X8Y95      core/reg_IF_ID/IR_ID_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X35Y91     core/register/register_reg[11][26]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X22Y103    core/register/register_reg[11][27]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X22Y103    core/register/register_reg[11][2]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X15Y97     core/register/register_reg[11][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X8Y95      core/reg_IF_ID/IR_ID_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X8Y95      core/reg_IF_ID/IR_ID_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X37Y90     core/register/register_reg[27][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X37Y90     core/register/register_reg[27][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X38Y94     core/register/register_reg[27][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y100    core/register/register_reg[12][9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y100    core/register/register_reg[12][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X39Y89     core/register/register_reg[28][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X39Y89     core/register/register_reg[28][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X16Y102    core/register/register_reg[13][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X24Y70     core/data_ram/data_reg[43][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X32Y74     core/data_ram/data_reg[43][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y81     core/data_ram/data_reg[43][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X42Y75     core/data_ram/data_reg[43][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X45Y75     core/data_ram/data_reg[43][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X27Y72     core/data_ram/data_reg[44][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X37Y81     core/data_ram/data_reg[44][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X24Y91     core/reg_IF_ID/IR_ID_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X24Y91     core/reg_IF_ID/IR_ID_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X24Y91     core/reg_IF_ID/IR_ID_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 1.296ns (15.053%)  route 7.314ns (84.947%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=5 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.395    -0.653    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.043    -0.610 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.398    -0.212    vga/U12/R[3]_i_15_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=2, routed)           0.534     0.365    vga/U12/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.043     0.408 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.347     0.754    vga/U12/ascii_code[6]_i_72_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.797 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     0.797    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.914 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.457     1.371    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.122     1.493 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=1, routed)           0.242     1.736    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.201     1.979    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.043     2.022 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.533     3.555    vga/data_buf_reg_0_3_12_17/ADDRC0
    SLICE_X18Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.601 f  vga/data_buf_reg_0_3_12_17/RAMC/O
                         net (fo=1, routed)           0.594     4.195    vga/U12/number0[16]
    SLICE_X10Y88         LUT6 (Prop_lut6_I3_O)        0.132     4.327 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     4.327    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y88         MUXF7 (Prop_muxf7_I1_O)      0.103     4.430 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.307     5.738    vga/U12/number__0[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.123     5.861 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.279     6.139    vga/U12/num2str0[6]
    SLICE_X6Y55          LUT2 (Prop_lut2_I1_O)        0.043     6.182 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.342     6.525    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.043     6.568 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.276     6.843    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.043     6.886 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.886    vga/U12_n_114
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.033     7.655    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.296ns (15.079%)  route 7.298ns (84.921%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=5 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.395    -0.653    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.043    -0.610 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.398    -0.212    vga/U12/R[3]_i_15_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=2, routed)           0.534     0.365    vga/U12/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.043     0.408 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.347     0.754    vga/U12/ascii_code[6]_i_72_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.797 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     0.797    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.914 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.457     1.371    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.122     1.493 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=1, routed)           0.242     1.736    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.201     1.979    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.043     2.022 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.533     3.555    vga/data_buf_reg_0_3_12_17/ADDRC0
    SLICE_X18Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.601 f  vga/data_buf_reg_0_3_12_17/RAMC/O
                         net (fo=1, routed)           0.594     4.195    vga/U12/number0[16]
    SLICE_X10Y88         LUT6 (Prop_lut6_I3_O)        0.132     4.327 f  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     4.327    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y88         MUXF7 (Prop_muxf7_I1_O)      0.103     4.430 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.307     5.738    vga/U12/number__0[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.123     5.861 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.279     6.139    vga/U12/num2str0[6]
    SLICE_X6Y55          LUT2 (Prop_lut2_I1_O)        0.043     6.182 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.373     6.556    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I3_O)        0.043     6.599 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.230     6.828    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X7Y55          LUT4 (Prop_lut4_I0_O)        0.043     6.871 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.871    vga/U12_n_115
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y55          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.034     7.656    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 1.220ns (14.305%)  route 7.308ns (85.695%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.395    -0.653    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.043    -0.610 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.398    -0.212    vga/U12/R[3]_i_15_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=2, routed)           0.534     0.365    vga/U12/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.043     0.408 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.347     0.754    vga/U12/ascii_code[6]_i_72_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.797 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     0.797    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.914 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.457     1.371    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.122     1.493 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=1, routed)           0.242     1.736    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.201     1.979    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.043     2.022 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.451     3.474    vga/data_buf_reg_0_3_12_17/ADDRB0
    SLICE_X18Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.517 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830     4.347    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043     4.390 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000     4.390    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120     4.510 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     5.575    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     5.697 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.444     6.140    vga/U12/num2str1
    SLICE_X7Y56          LUT4 (Prop_lut4_I3_O)        0.043     6.183 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.269     6.453    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.043     6.496 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.266     6.762    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.043     6.805 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.805    vga/U12_n_118
    SLICE_X7Y57          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.560     8.654    vga/CLK_OUT1
    SLICE_X7Y57          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.823    
                         clock uncertainty           -0.201     7.621    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.034     7.655    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 1.220ns (14.517%)  route 7.184ns (85.484%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.395    -0.653    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.043    -0.610 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.398    -0.212    vga/U12/R[3]_i_15_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=2, routed)           0.534     0.365    vga/U12/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.043     0.408 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.347     0.754    vga/U12/ascii_code[6]_i_72_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.797 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     0.797    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.914 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.457     1.371    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.122     1.493 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=1, routed)           0.242     1.736    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.201     1.979    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.043     2.022 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.451     3.474    vga/data_buf_reg_0_3_12_17/ADDRB0
    SLICE_X18Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.517 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830     4.347    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043     4.390 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000     4.390    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120     4.510 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     5.575    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     5.697 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.197     5.893    vga/U12/num2str1
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.043     5.936 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.303     6.240    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.043     6.283 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.355     6.638    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.043     6.681 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.681    vga/U12_n_116
    SLICE_X7Y50          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y50          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.034     7.656    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 1.321ns (15.758%)  route 7.062ns (84.242%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.395    -0.653    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.043    -0.610 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.398    -0.212    vga/U12/R[3]_i_15_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=2, routed)           0.534     0.365    vga/U12/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.043     0.408 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.347     0.754    vga/U12/ascii_code[6]_i_72_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.797 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     0.797    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.914 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.457     1.371    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.122     1.493 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=1, routed)           0.242     1.736    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.201     1.979    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.043     2.022 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.451     3.474    vga/data_buf_reg_0_3_12_17/ADDRB0
    SLICE_X18Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.517 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830     4.347    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043     4.390 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000     4.390    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120     4.510 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     5.575    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     5.697 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.444     6.140    vga/U12/num2str1
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.051     6.191 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.192     6.383    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.136     6.519 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.098     6.617    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.043     6.660 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.660    vga/U12_n_117
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)        0.034     7.656    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 1.253ns (15.149%)  route 7.018ns (84.851%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT4=4 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.395    -0.653    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.043    -0.610 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.398    -0.212    vga/U12/R[3]_i_15_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=2, routed)           0.534     0.365    vga/U12/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.043     0.408 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.347     0.754    vga/U12/ascii_code[6]_i_72_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.797 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     0.797    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.914 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.457     1.371    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.122     1.493 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=1, routed)           0.242     1.736    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.201     1.979    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.043     2.022 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.533     3.555    vga/data_buf_reg_0_3_12_17/ADDRC0
    SLICE_X18Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.601 r  vga/data_buf_reg_0_3_12_17/RAMC/O
                         net (fo=1, routed)           0.594     4.195    vga/U12/number0[16]
    SLICE_X10Y88         LUT6 (Prop_lut6_I3_O)        0.132     4.327 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     4.327    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X10Y88         MUXF7 (Prop_muxf7_I1_O)      0.103     4.430 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.307     5.738    vga/U12/number__0[0]
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.123     5.861 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.275     6.135    vga/U12/num2str0[6]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.043     6.178 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.327     6.505    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X7Y52          LUT5 (Prop_lut5_I0_O)        0.043     6.548 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.548    vga/U12_n_113
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.034     7.656    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 1.177ns (14.559%)  route 6.908ns (85.441%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.871    -1.723    vga/U12/CLK_OUT3
    SLICE_X4Y49          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.223    -1.500 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.409    -1.091    vga/U12/h_count_reg_n_0_[2]
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.043    -1.048 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.395    -0.653    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.043    -0.610 f  vga/U12/R[3]_i_15/O
                         net (fo=66, routed)          0.398    -0.212    vga/U12/R[3]_i_15_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.169 r  vga/U12/data_buf_reg_0_3_0_5_i_102/O
                         net (fo=2, routed)           0.534     0.365    vga/U12/data_buf_reg_0_3_0_5_i_102_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I1_O)        0.043     0.408 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.347     0.754    vga/U12/ascii_code[6]_i_72_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.043     0.797 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     0.797    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.914 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.457     1.371    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.122     1.493 r  vga/U12/data_buf_reg_0_3_0_5_i_100/O
                         net (fo=1, routed)           0.242     1.736    vga/U12/data_buf_reg_0_3_0_5_i_100_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.201     1.979    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.043     2.022 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.451     3.474    vga/data_buf_reg_0_3_12_17/ADDRB0
    SLICE_X18Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.517 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.830     4.347    vga/U12/number0[15]
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.043     4.390 f  vga/U12/ascii_code[6]_i_55/O
                         net (fo=1, routed)           0.000     4.390    vga/U12/ascii_code[6]_i_55_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I0_O)      0.120     4.510 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           1.065     5.575    vga/U12/number__0[3]
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.122     5.697 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.194     5.890    vga/U12/num2str1
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.043     5.933 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.385     6.318    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.043     6.361 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.361    vga/U12_n_119
    SLICE_X8Y50          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.507     8.601    vga/CLK_OUT1
    SLICE_X8Y50          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.770    
                         clock uncertainty           -0.201     7.568    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.064     7.632    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 0.580ns (8.231%)  route 6.466ns (91.769%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699    -1.895    vga/U12/CLK_OUT3
    SLICE_X5Y52          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.672 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.772    -0.900    vga/U12/PRow[3]
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.043    -0.857 r  vga/U12/strdata[41]_i_3/O
                         net (fo=286, routed)         3.765     2.909    core/register/debug_addr[2]
    SLICE_X39Y89         MUXF7 (Prop_muxf7_S_O)       0.147     3.056 r  core/register/data_buf_reg_0_3_24_29_i_25/O
                         net (fo=1, routed)           0.427     3.482    core/register/data_buf_reg_0_3_24_29_i_25_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.606 r  core/register/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           1.170     4.776    vga/U12/Debug_regs[25]
    SLICE_X17Y98         LUT6 (Prop_lut6_I2_O)        0.043     4.819 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.332     5.151    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.505     8.599    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.768    
                         clock uncertainty           -0.201     7.566    
    SLICE_X16Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.426    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 0.580ns (8.231%)  route 6.466ns (91.769%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699    -1.895    vga/U12/CLK_OUT3
    SLICE_X5Y52          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.672 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.772    -0.900    vga/U12/PRow[3]
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.043    -0.857 r  vga/U12/strdata[41]_i_3/O
                         net (fo=286, routed)         3.682     2.826    core/register/debug_addr[2]
    SLICE_X37Y92         MUXF7 (Prop_muxf7_S_O)       0.147     2.973 r  core/register/data_buf_reg_0_3_24_29_i_64/O
                         net (fo=1, routed)           0.674     3.647    core/register/data_buf_reg_0_3_24_29_i_64_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.771 r  core/register/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.970     4.741    vga/U12/Debug_regs[26]
    SLICE_X16Y95         LUT6 (Prop_lut6_I2_O)        0.043     4.784 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.367     5.151    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.505     8.599    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.768    
                         clock uncertainty           -0.201     7.566    
    SLICE_X16Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.455    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.241%)  route 6.458ns (91.759%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.895ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699    -1.895    vga/U12/CLK_OUT3
    SLICE_X5Y52          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.672 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.772    -0.900    vga/U12/PRow[3]
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.043    -0.857 r  vga/U12/strdata[41]_i_3/O
                         net (fo=286, routed)         3.862     3.005    core/register/debug_addr[2]
    SLICE_X41Y94         MUXF7 (Prop_muxf7_S_O)       0.147     3.152 r  core/register/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.412     3.564    core/register/data_buf_reg_0_3_0_5_i_90_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.688 r  core/register/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=1, routed)           1.117     4.805    vga/U12/Debug_regs[4]
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.043     4.848 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.295     5.142    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.503     8.597    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.832     7.766    
                         clock uncertainty           -0.201     7.564    
    SLICE_X12Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.452    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.100ns (11.238%)  route 0.790ns (88.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.780    -0.413    vga/U12/CLK_OUT3
    SLICE_X4Y48          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.790     0.477    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.047    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.227ns (24.652%)  route 0.694ns (75.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.210    -0.154    vga/U12/PRow[1]
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.028    -0.126 r  vga/U12/G[3]_i_5/O
                         net (fo=12, routed)          0.291     0.166    vga/U12/p_0_in__1[1]
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.030     0.196 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          0.193     0.388    vga/U12/G[3]_i_2_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I2_O)        0.069     0.457 r  vga/U12/strdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.457    vga/U12_n_91
    SLICE_X2Y55          FDRE                                         r  vga/strdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.968    -0.490    vga/CLK_OUT1
    SLICE_X2Y55          FDRE                                         r  vga/strdata_reg[18]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.087     0.137    vga/strdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.212ns (23.565%)  route 0.688ns (76.435%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y52          FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.129    -0.235    vga/U12/PRow[7]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.028    -0.207 f  vga/U12/ascii_code[6]_i_12/O
                         net (fo=1, routed)           0.222     0.016    vga/U12/ascii_code[6]_i_12_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I1_O)        0.028     0.044 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.288     0.331    vga/U12/flag117_out
    SLICE_X7Y54          LUT5 (Prop_lut5_I3_O)        0.028     0.359 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.049     0.408    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.028     0.436 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.436    vga/U12_n_117
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X7Y54          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.061     0.110    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.156ns (17.110%)  route 0.756ns (82.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.254    -0.110    vga/U12/PRow[1]
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.028    -0.082 f  vga/U12/strdata[41]_i_3/O
                         net (fo=286, routed)         0.502     0.420    vga/U12/v_count_reg[3]_1
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.028     0.448 r  vga/U12/strdata[53]_i_2/O
                         net (fo=1, routed)           0.000     0.448    vga/U12_n_12
    SLICE_X4Y57          FDRE                                         r  vga/strdata_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.492    vga/CLK_OUT1
    SLICE_X4Y57          FDRE                                         r  vga/strdata_reg[53]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.061     0.109    vga/strdata_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.156ns (17.069%)  route 0.758ns (82.931%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.254    -0.110    vga/U12/PRow[1]
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.028    -0.082 r  vga/U12/strdata[41]_i_3/O
                         net (fo=286, routed)         0.504     0.422    vga/U12/v_count_reg[3]_1
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.028     0.450 r  vga/U12/strdata[37]_i_1/O
                         net (fo=1, routed)           0.000     0.450    vga/U12_n_10
    SLICE_X4Y57          FDRE                                         r  vga/strdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.492    vga/CLK_OUT1
    SLICE_X4Y57          FDRE                                         r  vga/strdata_reg[37]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.061     0.109    vga/strdata_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.228ns (23.474%)  route 0.743ns (76.526%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.210    -0.154    vga/U12/PRow[1]
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.028    -0.126 r  vga/U12/G[3]_i_5/O
                         net (fo=12, routed)          0.291     0.166    vga/U12/p_0_in__1[1]
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.030     0.196 r  vga/U12/G[3]_i_2/O
                         net (fo=98, routed)          0.242     0.438    vga/U12/G[3]_i_2_n_0
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.070     0.508 r  vga/U12/strdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.508    vga/U12_n_100
    SLICE_X2Y56          FDRE                                         r  vga/strdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.968    -0.490    vga/CLK_OUT1
    SLICE_X2Y56          FDRE                                         r  vga/strdata_reg[28]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.096     0.146    vga/strdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.185ns (19.462%)  route 0.766ns (80.538%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y52          FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.091    -0.373 r  vga/U12/v_count_reg[8]/Q
                         net (fo=12, routed)          0.324    -0.049    vga/U12/PRow[8]
    SLICE_X3Y52          LUT6 (Prop_lut6_I1_O)        0.064     0.015 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.442     0.457    vga/U12/v_count_reg[8]_17
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.030     0.487 r  vga/U12/strdata[43]_i_1/O
                         net (fo=1, routed)           0.000     0.487    vga/U12_n_107
    SLICE_X3Y55          FDRE                                         r  vga/strdata_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.968    -0.490    vga/CLK_OUT1
    SLICE_X3Y55          FDRE                                         r  vga/strdata_reg[43]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.075     0.125    vga/strdata_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.222ns (23.702%)  route 0.715ns (76.298%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.210    -0.154    vga/U12/PRow[1]
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.028    -0.126 f  vga/U12/G[3]_i_5/O
                         net (fo=12, routed)          0.344     0.219    vga/U12/p_0_in__1[1]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.026     0.245 r  vga/U12/ascii_code[6]_i_3/O
                         net (fo=9, routed)           0.160     0.405    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I1_O)        0.068     0.473 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.473    vga/U12_n_114
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.968    -0.490    vga/CLK_OUT1
    SLICE_X7Y52          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.060     0.110    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.226ns (24.102%)  route 0.712ns (75.898%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.254    -0.110    vga/U12/PRow[1]
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.028    -0.082 r  vga/U12/strdata[41]_i_3/O
                         net (fo=286, routed)         0.228     0.146    vga/U12/v_count_reg[3]_1
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.030     0.176 f  vga/U12/strdata[4]_i_2/O
                         net (fo=2, routed)           0.230     0.406    vga/U12/strdata[4]_i_2_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.068     0.474 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.474    vga/U12_n_86
    SLICE_X3Y57          FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X3Y57          FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.060     0.109    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.131ns (12.823%)  route 0.891ns (87.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.464    vga/U12/CLK_OUT3
    SLICE_X3Y51          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.395     0.032    vga/U12/PRow[1]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.031     0.063 r  vga/U12/BRAM_PC_VGA_0_i_3/O
                         net (fo=1, routed)           0.495     0.558    vga/FONT_8X16/ADDR[4]
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.966    -0.493    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.047    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.142     0.189    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -0.255ns,  Total Violation       -1.151ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 1.135ns (15.161%)  route 6.351ns (84.839%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.578     6.629    core/U1_3/Branch_ctrl
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.043     6.672 r  core/U1_3/data_buf_reg_0_3_12_17_i_56/O
                         net (fo=1, routed)           0.196     6.867    core/U1_3/data_buf_reg_0_3_12_17_i_56_n_0
    SLICE_X16Y100        LUT6 (Prop_lut6_I5_O)        0.043     6.910 r  core/U1_3/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=1, routed)           0.185     7.095    vga/U12/data_buf_reg_0_3_12_17_5
    SLICE_X18Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.138 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.534     7.672    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.504     8.598    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.832     7.767    
                         clock uncertainty           -0.215     7.552    
    SLICE_X18Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.417    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 1.323ns (17.934%)  route 6.054ns (82.066%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.566     6.616    core/U1_3/Branch_ctrl
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.043     6.659 r  core/U1_3/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=1, routed)           0.000     6.659    core/U1_3/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X9Y87          MUXF7 (Prop_muxf7_I0_O)      0.107     6.766 r  core/U1_3/data_buf_reg_0_3_0_5_i_41/O
                         net (fo=1, routed)           0.237     7.003    core/U1_3/data_buf_reg_0_3_0_5_i_41_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I1_O)        0.124     7.127 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.184     7.311    vga/U12/data_buf_reg_0_3_0_5_1
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.043     7.354 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.209     7.563    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.503     8.597    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.832     7.766    
                         clock uncertainty           -0.215     7.551    
    SLICE_X12Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.411    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 1.135ns (15.394%)  route 6.238ns (84.606%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.536     6.587    core/U1_3/Branch_ctrl
    SLICE_X16Y98         LUT6 (Prop_lut6_I1_O)        0.043     6.630 r  core/U1_3/data_buf_reg_0_3_24_29_i_32/O
                         net (fo=1, routed)           0.282     6.912    core/U1_3/data_buf_reg_0_3_24_29_i_32_n_0
    SLICE_X16Y99         LUT6 (Prop_lut6_I5_O)        0.043     6.955 r  core/U1_3/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.229     7.184    vga/U12/data_buf_reg_0_3_24_29_1
    SLICE_X17Y98         LUT6 (Prop_lut6_I3_O)        0.043     7.227 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.332     7.559    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.505     8.599    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.768    
                         clock uncertainty           -0.215     7.553    
    SLICE_X16Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.413    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 1.135ns (15.307%)  route 6.280ns (84.693%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.593     6.644    core/U1_3/Branch_ctrl
    SLICE_X10Y87         LUT6 (Prop_lut6_I1_O)        0.043     6.687 r  core/U1_3/data_buf_reg_0_3_6_11_i_44/O
                         net (fo=1, routed)           0.244     6.931    core/U1_3/data_buf_reg_0_3_6_11_i_44_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.043     6.974 r  core/U1_3/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.301     7.275    vga/U12/data_buf_reg_0_3_6_11
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.043     7.318 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.283     7.601    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.504     8.598    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.767    
                         clock uncertainty           -0.215     7.552    
    SLICE_X10Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.456    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.135ns (15.497%)  route 6.189ns (84.503%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.573     6.624    core/U1_3/Branch_ctrl
    SLICE_X17Y96         LUT6 (Prop_lut6_I1_O)        0.043     6.667 r  core/U1_3/data_buf_reg_0_3_24_29_i_80/O
                         net (fo=1, routed)           0.232     6.899    core/U1_3/data_buf_reg_0_3_24_29_i_80_n_0
    SLICE_X17Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.942 r  core/U1_3/data_buf_reg_0_3_24_29_i_20/O
                         net (fo=1, routed)           0.232     7.173    vga/U12/data_buf_reg_0_3_24_29_9
    SLICE_X17Y96         LUT6 (Prop_lut6_I3_O)        0.043     7.216 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.294     7.510    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.505     8.599    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.832     7.768    
                         clock uncertainty           -0.215     7.553    
    SLICE_X16Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.406    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.135ns (15.493%)  route 6.191ns (84.507%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.357     6.407    core/U1_3/Branch_ctrl
    SLICE_X12Y93         LUT6 (Prop_lut6_I1_O)        0.043     6.450 r  core/U1_3/data_buf_reg_0_3_18_23_i_92/O
                         net (fo=1, routed)           0.244     6.695    core/U1_3/data_buf_reg_0_3_18_23_i_92_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I5_O)        0.043     6.738 r  core/U1_3/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=1, routed)           0.372     7.110    vga/U12/data_buf_reg_0_3_18_23_7
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.043     7.153 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.359     7.512    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.505     8.599    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.832     7.768    
                         clock uncertainty           -0.215     7.553    
    SLICE_X12Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.441    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.135ns (15.586%)  route 6.147ns (84.414%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.502     6.553    core/U1_3/Branch_ctrl
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.043     6.596 r  core/U1_3/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.244     6.840    core/U1_3/data_buf_reg_0_3_18_23_i_32_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.043     6.883 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.248     7.132    vga/U12/data_buf_reg_0_3_18_23_1
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.043     7.175 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.293     7.468    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.505     8.599    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.832     7.768    
                         clock uncertainty           -0.215     7.553    
    SLICE_X12Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.413    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.135ns (15.613%)  route 6.135ns (84.387%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 8.598 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.541     6.591    core/U1_3/Branch_ctrl
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.043     6.634 r  core/U1_3/data_buf_reg_0_3_6_11_i_80/O
                         net (fo=1, routed)           0.106     6.740    core/U1_3/data_buf_reg_0_3_6_11_i_80_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.043     6.783 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.344     7.127    vga/U12/data_buf_reg_0_3_6_11_9
    SLICE_X9Y91          LUT6 (Prop_lut6_I3_O)        0.043     7.170 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.286     7.456    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.504     8.598    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.832     7.767    
                         clock uncertainty           -0.215     7.552    
    SLICE_X10Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.405    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 1.326ns (18.129%)  route 5.988ns (81.871%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.357     6.408    core/U1_3/Branch_ctrl
    SLICE_X17Y93         LUT5 (Prop_lut5_I0_O)        0.043     6.451 r  core/U1_3/data_buf_reg_0_3_0_5_i_138/O
                         net (fo=1, routed)           0.000     6.451    core/U1_3/data_buf_reg_0_3_0_5_i_138_n_0
    SLICE_X17Y93         MUXF7 (Prop_muxf7_I1_O)      0.108     6.559 r  core/U1_3/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.000     6.559    core/U1_3/data_buf_reg_0_3_0_5_i_56_n_0
    SLICE_X17Y93         MUXF8 (Prop_muxf8_I1_O)      0.043     6.602 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.231     6.833    vga/U12/data_buf_reg_0_3_0_5_0
    SLICE_X17Y92         LUT6 (Prop_lut6_I5_O)        0.126     6.959 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.541     7.500    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.503     8.597    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.766    
                         clock uncertainty           -0.215     7.551    
    SLICE_X12Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.455    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 1.135ns (15.621%)  route 6.131ns (84.379%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.629    -1.591    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.498 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.684     0.186    core/reg_ID_EX/debug_clk
    SLICE_X4Y78          FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.223     0.409 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.285     0.694    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.043     0.737 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.800     1.537    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.043     1.580 r  core/reg_ID_EX/ALUO_MEM[20]_i_20/O
                         net (fo=1, routed)           0.375     1.955    core/reg_ID_EX/ALUO_MEM[20]_i_20_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.043     1.998 r  core/reg_ID_EX/ALUO_MEM[20]_i_18/O
                         net (fo=2, routed)           0.261     2.259    core/reg_ID_EX/ALUO_MEM[20]_i_18_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.043     2.302 r  core/reg_ID_EX/ALUO_MEM[20]_i_11/O
                         net (fo=2, routed)           0.507     2.809    core/reg_ID_EX/ALUO_MEM[20]_i_11_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     2.852 r  core/reg_ID_EX/ALUO_MEM[19]_i_16/O
                         net (fo=1, routed)           0.614     3.466    core/reg_ID_EX/alu/res6[19]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.043     3.509 r  core/reg_ID_EX/ALUO_MEM[19]_i_5/O
                         net (fo=1, routed)           0.186     3.694    core/reg_ID_EX/ALUO_MEM[19]_i_5_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.043     3.737 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.459     4.197    core/reg_IF_ID/B_EX_reg[30]_0[19]
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.240 r  core/reg_IF_ID/B_EX[19]_i_1/O
                         net (fo=4, routed)           0.468     4.707    core/reg_EXE_MEM/rs2_data_ID[19]
    SLICE_X16Y87         LUT4 (Prop_lut4_I1_O)        0.043     4.750 r  core/reg_EXE_MEM/IR_ID[31]_i_52/O
                         net (fo=1, routed)           0.000     4.750    core/cmp_ID/IR_ID_reg[31]_i_19_1[1]
    SLICE_X16Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.006 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.006    core/cmp_ID/IR_ID_reg[31]_i_31_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.060 r  core/cmp_ID/IR_ID_reg[31]_i_19/CO[3]
                         net (fo=3, routed)           0.539     5.599    core/reg_EXE_MEM/i_/IR_ID[31]_i_5[0]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.642 r  core/reg_EXE_MEM/IR_ID[31]_i_12/O
                         net (fo=11, routed)          0.366     6.008    core/ctrl/Q_reg[0]_0
    SLICE_X17Y92         LUT5 (Prop_lut5_I3_O)        0.043     6.051 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=94, routed)          0.484     6.535    core/U1_3/Branch_ctrl
    SLICE_X13Y96         LUT6 (Prop_lut6_I1_O)        0.043     6.578 r  core/U1_3/data_buf_reg_0_3_30_31_i_16/O
                         net (fo=1, routed)           0.193     6.770    core/U1_3/data_buf_reg_0_3_30_31_i_16_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.813 r  core/U1_3/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.194     7.008    vga/U12/data_buf_reg_0_3_30_31_1
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.043     7.051 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.401     7.452    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X14Y92         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.506     8.600    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X14Y92         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.832     7.769    
                         clock uncertainty           -0.215     7.554    
    SLICE_X14Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.414    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 -0.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.255ns (37.058%)  route 0.433ns (62.942%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.695     0.447    core/reg_MEM_WB/debug_clk
    SLICE_X9Y92          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.100     0.547 r  core/reg_MEM_WB/IR_WB_reg[11]/Q
                         net (fo=33, routed)          0.189     0.736    core/U1_3/inst_WB[7]
    SLICE_X12Y89         LUT5 (Prop_lut5_I2_O)        0.028     0.764 r  core/U1_3/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=1, routed)           0.000     0.764    core/U1_3/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X12Y89         MUXF7 (Prop_muxf7_I1_O)      0.043     0.807 r  core/U1_3/data_buf_reg_0_3_0_5_i_94/O
                         net (fo=1, routed)           0.000     0.807    core/U1_3/data_buf_reg_0_3_0_5_i_94_n_0
    SLICE_X12Y89         MUXF8 (Prop_muxf8_I1_O)      0.017     0.824 r  core/U1_3/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=1, routed)           0.095     0.919    vga/U12/data_buf_reg_0_3_0_5_7
    SLICE_X12Y90         LUT6 (Prop_lut6_I3_O)        0.067     0.986 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.149     1.135    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.931    -0.527    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X12Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.155    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.227ns (32.038%)  route 0.482ns (67.962%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.694     0.446    core/REG_PC/debug_clk
    SLICE_X12Y92         FDCE                                         r  core/REG_PC/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDCE (Prop_fdce_C_Q)         0.107     0.553 r  core/REG_PC/Q_reg[23]/Q
                         net (fo=4, routed)           0.127     0.679    core/U1_3/Q[23]
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.064     0.743 r  core/U1_3/data_buf_reg_0_3_18_23_i_84/O
                         net (fo=1, routed)           0.054     0.797    core/U1_3/data_buf_reg_0_3_18_23_i_84_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.028     0.825 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.168     0.993    vga/U12/data_buf_reg_0_3_18_23_10
    SLICE_X13Y92         LUT6 (Prop_lut6_I5_O)        0.028     1.021 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.133     1.154    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.935    -0.523    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X12Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.136    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.184ns (24.801%)  route 0.558ns (75.199%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.695     0.447    core/REG_PC/debug_clk
    SLICE_X15Y96         FDCE                                         r  core/REG_PC/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.100     0.547 r  core/REG_PC/Q_reg[28]/Q
                         net (fo=4, routed)           0.100     0.647    core/U1_3/Q[28]
    SLICE_X15Y95         LUT6 (Prop_lut6_I5_O)        0.028     0.675 r  core/U1_3/data_buf_reg_0_3_24_29_i_96/O
                         net (fo=1, routed)           0.177     0.852    core/U1_3/data_buf_reg_0_3_24_29_i_96_n_0
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.028     0.880 r  core/U1_3/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=1, routed)           0.100     0.979    vga/U12/data_buf_reg_0_3_24_29_8
    SLICE_X18Y95         LUT6 (Prop_lut6_I5_O)        0.028     1.007 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.181     1.189    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.934    -0.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X16Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.158    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.184ns (24.608%)  route 0.564ns (75.393%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.694     0.446    core/REG_PC/debug_clk
    SLICE_X17Y92         FDCE                                         r  core/REG_PC/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDCE (Prop_fdce_C_Q)         0.100     0.546 r  core/REG_PC/Q_reg[16]/Q
                         net (fo=4, routed)           0.179     0.725    core/U1_3/Q[16]
    SLICE_X19Y93         LUT6 (Prop_lut6_I5_O)        0.028     0.753 r  core/U1_3/data_buf_reg_0_3_12_17_i_96/O
                         net (fo=1, routed)           0.113     0.865    core/U1_3/data_buf_reg_0_3_12_17_i_96_n_0
    SLICE_X19Y93         LUT6 (Prop_lut6_I5_O)        0.028     0.893 r  core/U1_3/data_buf_reg_0_3_12_17_i_24/O
                         net (fo=1, routed)           0.132     1.026    vga/U12/data_buf_reg_0_3_12_17_8
    SLICE_X19Y92         LUT6 (Prop_lut6_I5_O)        0.028     1.054 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.140     1.193    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.934    -0.524    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y91         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X18Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.158    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.247ns (34.085%)  route 0.478ns (65.915%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.695     0.447    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y92          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDCE (Prop_fdce_C_Q)         0.100     0.547 r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/Q
                         net (fo=2, routed)           0.188     0.735    core/U1_3/PC_MEM[2]
    SLICE_X9Y92          LUT6 (Prop_lut6_I0_O)        0.028     0.763 r  core/U1_3/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.000     0.763    core/U1_3/data_buf_reg_0_3_6_11_i_82_n_0
    SLICE_X9Y92          MUXF7 (Prop_muxf7_I1_O)      0.051     0.814 r  core/U1_3/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.146     0.959    vga/U12/data_buf_reg_0_3_6_11_10
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.068     1.027 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.144     1.171    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.934    -0.524    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X10Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.135    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.184ns (24.494%)  route 0.567ns (75.506%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.696     0.448    core/reg_ID_EX/debug_clk
    SLICE_X11Y93         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.100     0.548 r  core/reg_ID_EX/IR_EX_reg[20]/Q
                         net (fo=2, routed)           0.242     0.790    core/U1_3/inst_EXE[19]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.028     0.818 r  core/U1_3/data_buf_reg_0_3_18_23_i_70/O
                         net (fo=1, routed)           0.054     0.871    core/U1_3/data_buf_reg_0_3_18_23_i_70_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.028     0.899 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.219     1.118    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.028     1.146 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.053     1.199    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.935    -0.523    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X12Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.162    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.184ns (24.208%)  route 0.576ns (75.792%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.692     0.444    core/reg_IF_ID/debug_clk
    SLICE_X9Y86          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.100     0.544 r  core/reg_IF_ID/PCurrent_ID_reg[1]/Q
                         net (fo=4, routed)           0.151     0.695    core/U1_3/data_buf_reg_0_3_6_11_i_21_0[1]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.028     0.723 r  core/U1_3/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=1, routed)           0.189     0.912    core/U1_3/data_buf_reg_0_3_0_5_i_45_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.028     0.940 r  core/U1_3/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.127     1.067    vga/U12/data_buf_reg_0_3_0_5_2
    SLICE_X11Y86         LUT6 (Prop_lut6_I5_O)        0.028     1.095 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.109     1.204    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.931    -0.527    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X12Y86         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X12Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.134    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.202ns (24.893%)  route 0.609ns (75.107%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.696     0.448    core/REG_PC/debug_clk
    SLICE_X8Y94          FDCE                                         r  core/REG_PC/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.118     0.566 r  core/REG_PC/Q_reg[18]/Q
                         net (fo=4, routed)           0.162     0.727    core/U1_3/Q[18]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.028     0.755 r  core/U1_3/data_buf_reg_0_3_18_23_i_48/O
                         net (fo=1, routed)           0.172     0.927    core/U1_3/data_buf_reg_0_3_18_23_i_48_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I5_O)        0.028     0.955 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.123     1.079    vga/U12/data_buf_reg_0_3_18_23_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I5_O)        0.028     1.107 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.153     1.259    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.935    -0.523    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X12Y91         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X12Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.161    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.184ns (22.241%)  route 0.643ns (77.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.695     0.447    core/reg_ID_EX/debug_clk
    SLICE_X19Y94         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y94         FDCE (Prop_fdce_C_Q)         0.100     0.547 r  core/reg_ID_EX/IR_EX_reg[31]/Q
                         net (fo=6, routed)           0.303     0.850    core/U1_3/inst_EXE[26]
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.028     0.878 r  core/U1_3/data_buf_reg_0_3_24_29_i_58/O
                         net (fo=1, routed)           0.055     0.932    core/U1_3/data_buf_reg_0_3_24_29_i_58_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.028     0.960 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.148     1.108    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.028     1.136 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.138     1.274    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.934    -0.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X16Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X16Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.144    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.184ns (21.745%)  route 0.662ns (78.255%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.595    -0.597    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.569 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.295    -0.274    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.248 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.692     0.444    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y84         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.100     0.544 r  core/reg_EXE_MEM/Datao_MEM_reg[10]/Q
                         net (fo=78, routed)          0.250     0.794    core/U1_3/data_buf_reg_0_3_30_31_i_4_1[6]
    SLICE_X8Y87          LUT4 (Prop_lut4_I0_O)        0.028     0.822 r  core/U1_3/data_buf_reg_0_3_6_11_i_87/O
                         net (fo=1, routed)           0.186     1.008    core/U1_3/data_buf_reg_0_3_6_11_i_87_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.028     1.036 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=1, routed)           0.128     1.164    vga/U12/data_buf_reg_0_3_6_11_7
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.028     1.192 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.098     1.290    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.934    -0.524    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X10Y89         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X10Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.158    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  1.132    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.188ns  (logic 1.852ns (58.102%)  route 1.336ns (41.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.866    30.746    vga/U12/DO[0]
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.052    30.798 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.469    31.267    vga/U12/G[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.098    37.525    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.525    
                         arrival time                         -31.267    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.184ns  (logic 1.852ns (58.168%)  route 1.332ns (41.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.866    30.746    vga/U12/DO[0]
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.052    30.798 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.465    31.263    vga/U12/G[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.098    37.525    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.525    
                         arrival time                         -31.263    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.248ns  (logic 1.843ns (56.735%)  route 1.405ns (43.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.866    30.746    vga/U12/DO[0]
    SLICE_X1Y55          LUT4 (Prop_lut4_I0_O)        0.043    30.789 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.539    31.328    vga/U12/B[3]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)       -0.031    37.592    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                         -31.328    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.202ns  (logic 1.843ns (57.555%)  route 1.359ns (42.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.745    30.624    vga/U12/DO[0]
    SLICE_X1Y55          LUT4 (Prop_lut4_I0_O)        0.043    30.667 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.614    31.282    vga/U12/B[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.009    37.614    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.614    
                         arrival time                         -31.282    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.201ns  (logic 1.843ns (57.575%)  route 1.358ns (42.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.745    30.624    vga/U12/DO[0]
    SLICE_X1Y55          LUT4 (Prop_lut4_I0_O)        0.043    30.667 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.613    31.280    vga/U12/B[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.010    37.613    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.613    
                         arrival time                         -31.280    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.031ns  (logic 1.854ns (61.162%)  route 1.177ns (38.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.662    30.541    vga/U12/DO[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I3_O)        0.054    30.595 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.515    31.111    vga/U12/G[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.113    37.510    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.510    
                         arrival time                         -31.111    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.924ns  (logic 1.854ns (63.406%)  route 1.070ns (36.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.662    30.541    vga/U12/DO[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I3_O)        0.054    30.595 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.408    31.003    vga/U12/G[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.104    37.519    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                         -31.003    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.931ns  (logic 1.843ns (62.890%)  route 1.088ns (37.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.662    30.541    vga/U12/DO[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I3_O)        0.043    30.584 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.425    31.010    vga/U12/B[2]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)       -0.022    37.601    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.601    
                         arrival time                         -31.010    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.819ns  (logic 1.852ns (65.702%)  route 0.967ns (34.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.745    30.624    vga/U12/DO[0]
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.052    30.676 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.222    30.898    vga/U12/R[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.101    37.522    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -30.898    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.707ns  (logic 1.852ns (68.414%)  route 0.855ns (31.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.745    30.624    vga/U12/DO[0]
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.052    30.676 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.110    30.786    vga/U12/R[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562    38.656    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.825    
                         clock uncertainty           -0.201    37.623    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.101    37.522    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -30.786    
  -------------------------------------------------------------------
                         slack                                  6.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.128ns (14.817%)  route 0.736ns (85.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.461     0.096    vga/U12/flag
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.028     0.124 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.274     0.398    vga/U12/B[2]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.040     0.090    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.130ns (15.252%)  route 0.722ns (84.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.461     0.096    vga/U12/flag
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.030     0.126 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.261     0.387    vga/U12/G[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.006     0.056    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.132ns (14.901%)  route 0.754ns (85.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.514     0.149    vga/U12/flag
    SLICE_X1Y55          LUT4 (Prop_lut4_I0_O)        0.032     0.181 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.239     0.420    vga/U12/G[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)        -0.007     0.043    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.132ns (14.856%)  route 0.757ns (85.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.514     0.149    vga/U12/flag
    SLICE_X1Y55          LUT4 (Prop_lut4_I0_O)        0.032     0.181 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.242     0.423    vga/U12/G[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)        -0.007     0.043    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.130ns (14.418%)  route 0.772ns (85.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.461     0.096    vga/U12/flag
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.030     0.126 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.310     0.436    vga/U12/G[3]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.003     0.053    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.128ns (13.272%)  route 0.836ns (86.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.459     0.094    vga/U12/flag
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.028     0.122 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.377     0.499    vga/U12/B[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.032     0.082    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.128ns (13.271%)  route 0.837ns (86.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.459     0.094    vga/U12/flag
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.028     0.122 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.377     0.499    vga/U12/B[1]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X0Y55          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.032     0.082    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.128ns (13.176%)  route 0.843ns (86.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X4Y53          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.514     0.149    vga/U12/flag
    SLICE_X1Y55          LUT4 (Prop_lut4_I2_O)        0.028     0.177 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.329     0.506    vga/U12/B[3]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.038     0.088    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.585ns (59.868%)  route 0.392ns (40.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.726    -0.467    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.118 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.392     0.510    vga/U12/DO[0]
    SLICE_X1Y55          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.041     0.091    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.585ns (58.948%)  route 0.407ns (41.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=106, routed)         0.726    -0.467    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y20         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.118 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.407     0.525    vga/U12/DO[0]
    SLICE_X1Y55          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    vga/U12/CLK_OUT3
    SLICE_X1Y55          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.201     0.050    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.043     0.093    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       13.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.444ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.504ns  (logic 0.273ns (4.960%)  route 5.231ns (95.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391   103.603    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X7Y102         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.603    
  -------------------------------------------------------------------
                         slack                                 13.444    

Slack (MET) :             13.444ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.504ns  (logic 0.273ns (4.960%)  route 5.231ns (95.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391   103.603    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X7Y102         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.603    
  -------------------------------------------------------------------
                         slack                                 13.444    

Slack (MET) :             13.444ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.504ns  (logic 0.273ns (4.960%)  route 5.231ns (95.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391   103.603    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X7Y102         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.603    
  -------------------------------------------------------------------
                         slack                                 13.444    

Slack (MET) :             13.444ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.504ns  (logic 0.273ns (4.960%)  route 5.231ns (95.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391   103.603    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X7Y102         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.603    
  -------------------------------------------------------------------
                         slack                                 13.444    

Slack (MET) :             13.444ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.504ns  (logic 0.273ns (4.960%)  route 5.231ns (95.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.391   103.603    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y102         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X7Y102         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.603    
  -------------------------------------------------------------------
                         slack                                 13.444    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.465ns  (logic 0.273ns (4.995%)  route 5.192ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.353   103.564    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X5Y101         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.564    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.465ns  (logic 0.273ns (4.995%)  route 5.192ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.353   103.564    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X5Y101         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.564    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.465ns  (logic 0.273ns (4.995%)  route 5.192ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.353   103.564    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X5Y101         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.564    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.465ns  (logic 0.273ns (4.995%)  route 5.192ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.353   103.564    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X5Y101         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.564    
  -------------------------------------------------------------------
                         slack                                 13.482    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        5.465ns  (logic 0.273ns (4.995%)  route 5.192ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 118.485 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.901ns = ( 98.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    98.099    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    98.322 f  rst_all_reg/Q
                         net (fo=1327, routed)        4.840   103.161    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.050   103.211 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.353   103.564    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.391   118.485    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism             -0.832   117.654    
                         clock uncertainty           -0.215   117.439    
    SLICE_X5Y101         FDSE (Setup_fdse_C_S)       -0.393   117.046    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                        117.046    
                         arrival time                        -103.564    
  -------------------------------------------------------------------
                         slack                                 13.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.100ns (4.010%)  route 2.394ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.394     2.025    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y103         FDRE (Hold_fdre_C_R)        -0.014    -0.024    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.100ns (4.010%)  route 2.394ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.394     2.025    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y103         FDRE (Hold_fdre_C_R)        -0.014    -0.024    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.100ns (4.010%)  route 2.394ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.394     2.025    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y103         FDRE (Hold_fdre_C_R)        -0.014    -0.024    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.100ns (4.010%)  route 2.394ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.394     2.025    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y103         FDRE (Hold_fdre_C_R)        -0.014    -0.024    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.100ns (4.007%)  route 2.396ns (95.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.396     2.027    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X4Y103         FDRE (Hold_fdre_C_R)        -0.014    -0.024    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.100ns (4.007%)  route 2.396ns (95.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.396     2.027    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y103         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X4Y103         FDRE (Hold_fdre_C_R)        -0.014    -0.024    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.103ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.128ns (4.882%)  route 2.494ns (95.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        2.494     2.125    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y104         LUT4 (Prop_lut4_I2_O)        0.028     2.153 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.153    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X5Y104         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.895    -0.563    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y104         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.225    
                         clock uncertainty            0.215    -0.010    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.060     0.050    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.100ns (3.856%)  route 2.493ns (96.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.493     2.125    DISPLAY/rst_all
    SLICE_X3Y104         FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/CLK_OUT3
    SLICE_X3Y104         FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X3Y104         FDRE (Hold_fdre_C_R)        -0.014    -0.023    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.100ns (3.856%)  route 2.493ns (96.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.493     2.125    DISPLAY/rst_all
    SLICE_X3Y104         FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/CLK_OUT3
    SLICE_X3Y104         FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X3Y104         FDRE (Hold_fdre_C_R)        -0.014    -0.023    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.100ns (3.856%)  route 2.493ns (96.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  rst_all_reg/Q
                         net (fo=1327, routed)        2.493     2.125    DISPLAY/rst_all
    SLICE_X3Y104         FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.896    -0.562    DISPLAY/CLK_OUT3
    SLICE_X3Y104         FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.339    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X3Y104         FDRE (Hold_fdre_C_R)        -0.014    -0.023    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  2.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.521ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.223ns (2.852%)  route 7.596ns (97.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 50.431 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.596     5.918    core/register/rst_all
    SLICE_X39Y88         FDCE                                         f  core/register/register_reg[30][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.490    50.431    core/register/debug_clk
    SLICE_X39Y88         FDCE                                         r  core/register/register_reg[30][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.742    
                         clock uncertainty           -0.095    49.647    
    SLICE_X39Y88         FDCE (Recov_fdce_C_CLR)     -0.208    49.439    core/register/register_reg[30][12]
  -------------------------------------------------------------------
                         required time                         49.439    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 43.521    

Slack (MET) :             43.521ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.223ns (2.852%)  route 7.596ns (97.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 50.431 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.596     5.918    core/register/rst_all
    SLICE_X39Y88         FDCE                                         f  core/register/register_reg[30][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.490    50.431    core/register/debug_clk
    SLICE_X39Y88         FDCE                                         r  core/register/register_reg[30][26]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.742    
                         clock uncertainty           -0.095    49.647    
    SLICE_X39Y88         FDCE (Recov_fdce_C_CLR)     -0.208    49.439    core/register/register_reg[30][26]
  -------------------------------------------------------------------
                         required time                         49.439    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 43.521    

Slack (MET) :             43.521ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.223ns (2.852%)  route 7.596ns (97.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 50.431 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.596     5.918    core/register/rst_all
    SLICE_X39Y88         FDCE                                         f  core/register/register_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.490    50.431    core/register/debug_clk
    SLICE_X39Y88         FDCE                                         r  core/register/register_reg[30][28]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.742    
                         clock uncertainty           -0.095    49.647    
    SLICE_X39Y88         FDCE (Recov_fdce_C_CLR)     -0.208    49.439    core/register/register_reg[30][28]
  -------------------------------------------------------------------
                         required time                         49.439    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 43.521    

Slack (MET) :             43.574ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 0.223ns (2.871%)  route 7.545ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.545     5.867    core/register/rst_all
    SLICE_X40Y91         FDCE                                         f  core/register/register_reg[16][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.492    50.433    core/register/debug_clk
    SLICE_X40Y91         FDCE                                         r  core/register/register_reg[16][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.208    49.441    core/register/register_reg[16][16]
  -------------------------------------------------------------------
                         required time                         49.441    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                 43.574    

Slack (MET) :             43.576ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.223ns (2.871%)  route 7.543ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.543     5.865    core/register/rst_all
    SLICE_X41Y91         FDCE                                         f  core/register/register_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.492    50.433    core/register/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/register/register_reg[10][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.208    49.441    core/register/register_reg[10][21]
  -------------------------------------------------------------------
                         required time                         49.441    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 43.576    

Slack (MET) :             43.576ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.223ns (2.871%)  route 7.543ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.543     5.865    core/register/rst_all
    SLICE_X41Y91         FDCE                                         f  core/register/register_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.492    50.433    core/register/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/register/register_reg[10][25]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.208    49.441    core/register/register_reg[10][25]
  -------------------------------------------------------------------
                         required time                         49.441    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 43.576    

Slack (MET) :             43.576ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.223ns (2.871%)  route 7.543ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.543     5.865    core/register/rst_all
    SLICE_X41Y91         FDCE                                         f  core/register/register_reg[10][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.492    50.433    core/register/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/register/register_reg[10][28]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.208    49.441    core/register/register_reg[10][28]
  -------------------------------------------------------------------
                         required time                         49.441    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 43.576    

Slack (MET) :             43.576ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.223ns (2.871%)  route 7.543ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.543     5.865    core/register/rst_all
    SLICE_X41Y91         FDCE                                         f  core/register/register_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.492    50.433    core/register/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/register/register_reg[10][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.208    49.441    core/register/register_reg[10][30]
  -------------------------------------------------------------------
                         required time                         49.441    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 43.576    

Slack (MET) :             43.576ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.223ns (2.871%)  route 7.543ns (97.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.543     5.865    core/register/rst_all
    SLICE_X41Y91         FDCE                                         f  core/register/register_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.492    50.433    core/register/debug_clk
    SLICE_X41Y91         FDCE                                         r  core/register/register_reg[10][4]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.649    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.208    49.441    core/register/register_reg[10][4]
  -------------------------------------------------------------------
                         required time                         49.441    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 43.576    

Slack (MET) :             43.663ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 0.223ns (2.905%)  route 7.455ns (97.095%))
  Logic Levels:           0  
  Clock Path Skew:        1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 50.431 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.901ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.693    -1.901    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.223    -1.678 f  rst_all_reg/Q
                         net (fo=1327, routed)        7.455     5.777    core/register/rst_all
    SLICE_X44Y90         FDCE                                         f  core/register/register_reg[8][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.543    48.858    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.941 f  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        1.490    50.431    core/register/debug_clk
    SLICE_X44Y90         FDCE                                         r  core/register/register_reg[8][25]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.742    
                         clock uncertainty           -0.095    49.647    
    SLICE_X44Y90         FDCE (Recov_fdce_C_CLR)     -0.208    49.439    core/register/register_reg[8][25]
  -------------------------------------------------------------------
                         required time                         49.439    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 43.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_MEM_WB/rst_all
    SLICE_X6Y73          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_MEM_WB/debug_clk
    SLICE_X6Y73          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[4]/C
                         clock pessimism              0.266     0.973    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.050     0.923    core/reg_MEM_WB/IR_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_MEM_WB/rst_all
    SLICE_X6Y73          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_MEM_WB/debug_clk
    SLICE_X6Y73          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[5]/C
                         clock pessimism              0.266     0.973    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.050     0.923    core/reg_MEM_WB/IR_WB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_MEM_WB/rst_all
    SLICE_X6Y73          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_MEM_WB/debug_clk
    SLICE_X6Y73          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/C
                         clock pessimism              0.266     0.973    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.050     0.923    core/reg_MEM_WB/PCurrent_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_MEM_WB/rst_all
    SLICE_X6Y73          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_MEM_WB/debug_clk
    SLICE_X6Y73          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[5]/C
                         clock pessimism              0.266     0.973    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.050     0.923    core/reg_MEM_WB/PCurrent_WB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_EXE_MEM/rst_all
    SLICE_X7Y73          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y73          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[4]/C
                         clock pessimism              0.266     0.973    
    SLICE_X7Y73          FDCE (Remov_fdce_C_CLR)     -0.069     0.904    core/reg_EXE_MEM/IR_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_EXE_MEM/rst_all
    SLICE_X7Y73          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y73          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[5]/C
                         clock pessimism              0.266     0.973    
    SLICE_X7Y73          FDCE (Remov_fdce_C_CLR)     -0.069     0.904    core/reg_EXE_MEM/IR_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_EXE_MEM/rst_all
    SLICE_X7Y73          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y73          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
                         clock pessimism              0.266     0.973    
    SLICE_X7Y73          FDCE (Remov_fdce_C_CLR)     -0.069     0.904    core/reg_EXE_MEM/PCurrent_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.100ns (6.506%)  route 1.437ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.437     1.069    core/reg_EXE_MEM/rst_all
    SLICE_X7Y73          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.952     0.707    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y73          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                         clock pessimism              0.266     0.973    
    SLICE_X7Y73          FDCE (Remov_fdce_C_CLR)     -0.069     0.904    core/reg_EXE_MEM/PCurrent_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.100ns (6.461%)  route 1.448ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.448     1.079    core/reg_ID_EX/rst_all
    SLICE_X7Y77          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.954     0.709    core/reg_ID_EX/debug_clk
    SLICE_X7Y77          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[19]/C
                         clock pessimism              0.266     0.975    
    SLICE_X7Y77          FDCE (Remov_fdce_C_CLR)     -0.069     0.906    core/reg_ID_EX/PCurrent_EX_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.100ns (5.931%)  route 1.586ns (94.069%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.724    -0.469    clk_cpu
    SLICE_X0Y65          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  rst_all_reg/Q
                         net (fo=1327, routed)        1.586     1.218    core/reg_ID_EX/rst_all
    SLICE_X1Y78          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.802    -0.656    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.621 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.346    -0.275    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.245 r  data_reg[126][7]_i_3/O
                         net (fo=2577, routed)        0.956     0.711    core/reg_ID_EX/debug_clk
    SLICE_X1Y78          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism              0.266     0.977    
    SLICE_X1Y78          FDCE (Remov_fdce_C_CLR)     -0.069     0.908    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.310    





