INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
