Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date              : Fri Dec 08 05:36:00 2017
| Host              : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file mySystem_wrapper_clock_utilization_routed.rpt
| Design            : mySystem_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.20 04-04-2016
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Cell Type Counts per Global Clock: Region X2Y1
12. Cell Type Counts per Global Clock: Region X3Y1
13. Cell Type Counts per Global Clock: Region X2Y2
14. Cell Type Counts per Global Clock: Region X3Y2
15. Cell Type Counts per Global Clock: Region X2Y3
16. Cell Type Counts per Global Clock: Region X3Y3
17. Cell Type Counts per Global Clock: Region X2Y4
18. Cell Type Counts per Global Clock: Region X3Y4
19. Load Cell Placement Summary for Global Clock g0
20. Load Cell Placement Summary for Global Clock g1
21. Load Cell Placement Summary for Global Clock g2
22. Load Cell Placement Summary for Global Clock g3
23. Load Cell Placement Summary for Global Clock g4

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    4 |       240 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        40 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        80 |   0 |            0 |      0 |
| BUFG_GT    |    1 |       120 |   0 |            0 |      0 |
| MMCM       |    0 |        10 |   0 |            0 |      0 |
| PLL        |    1 |        20 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                               | Driver Pin                                                 | Net                                                                       |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+
| g0    | src0  | BUFGCE/O        | None       | BUFGCE_X1Y25  | X2Y1         | X3Y3 | n/a               |             4 |           0 |               1 |       60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O              | dbg_hub/inst/UPDATE_temp                                                  |
| g1    | src0  | BUFGCE/O        | None       | BUFGCE_X1Y26  | X2Y1         | X3Y3 | n/a               |             5 |           0 |             277 |       30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O                     | dbg_hub/inst/idrck                                                        |
| g2    | src1  | BUFGCE/O        | None       | BUFGCE_X0Y35  | X0Y1         | X3Y3 | n/a               |             7 |           0 |             258 |        9.996 | clk_out1_mySystem_clk_wiz_0_0                                       | mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf/O         | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                             |
| g3    | src1  | BUFGCE/O        | None       | BUFGCE_X0Y40  | X0Y1         | X0Y1 | n/a               |             1 |           0 |               8 |        9.996 | clk_out1_mySystem_clk_wiz_0_0                                       | mySystem_i/JesdSubSys/clk_wiz_0/inst/clkout1_buf_en/O      | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0_en_clk |
| g4    | src2  | BUFG_GT/O       | None       | BUFG_GT_X0Y96 | X3Y4         | X2Y2 | n/a               |             7 |           0 |            8068 |        5.209 | txoutclk_out[0]                                                     | mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt/O | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk                           |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                        | Driver Pin                                                                                                                                                                                                                                                                                                                                            | Net                                                                                                                                                                                                                                                                                      |
+-------+--------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0  | g1     | BSCANE2/DRCK           | None                | CONFIG_SITE_X0Y0    | X3Y1         |           1 |               0 |              30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                     | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                 |
| src0  | g0     | BSCANE2/UPDATE         | None                | CONFIG_SITE_X0Y0    | X3Y1         |           1 |               0 |              60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                                                                                                   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                                                               |
| src1  | g2, g3 | PLLE3_ADV/CLKOUT0      | None                | PLLE3_ADV_X0Y3      | X0Y1         |           2 |               0 |               9.996 | clk_out1_mySystem_clk_wiz_0_0                                       | mySystem_i/JesdSubSys/clk_wiz_0/inst/plle3_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                           | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0                                                                                                                                                                                                                       |
| src2  | g4     | GTHE3_CHANNEL/TXOUTCLK | GTHE3_CHANNEL_X0Y16 | GTHE3_CHANNEL_X0Y16 | X3Y4         |           1 |               0 |               5.209 | txoutclk_out[0]                                                     | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
+-------+--------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    2 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    1 |     2 |
| X1Y1              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    4 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    1 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM Tiles |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   25920 |      0 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   24000 |      0 |    3360 |      0 |      72 |      0 |      48 |      0 |       5 |      0 |       1 |
| X0Y1              |      2 |      24 |      8 |   23040 |      0 |    5760 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y1              |      1 |      24 |      0 |   24000 |      0 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      4 |      24 |     24 |   25920 |     24 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y1              |      3 |      24 |      0 |   24000 |      0 |    3360 |      0 |      72 |      0 |      48 |      0 |       5 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      1 |      24 |      0 |   25920 |      0 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y2              |      4 |      24 |      0 |   24000 |      0 |    3360 |      2 |      72 |      0 |      48 |      0 |       5 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      1 |      24 |     87 |   25920 |     37 |    7200 |     13 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y3              |      4 |      24 |   7497 |   24000 |   2336 |    3360 |     32 |      72 |      0 |      48 |     20 |       5 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |     108 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      1 |      24 |      0 |   25920 |      0 |    7200 |      2 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y4              |      3 |      24 |    902 |   24000 |    217 |    3360 |      5 |      72 |      0 |      48 |     20 |       5 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y4 |  0 |  0 |  1 |  3 |
| Y3 |  0 |  0 |  1 |  4 |
| Y2 |  0 |  0 |  1 |  4 |
| Y1 |  2 |  1 |  4 |  3 |
| Y0 |  0 |  0 |  0 |  0 |
+----+----+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y1              |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y4              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g2*   | 11    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                             |
| g3    | 16    | BUFGCE/O        | None       |           0 |               8 |  8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0_en_clk |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Global clock used only to route through the clock region.


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g2*   | 11    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
* Global clock used only to route through the clock region.


11. Cell Type Counts per Global Clock: Region X2Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0*   | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                        |
| g1*   | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                              |
| g2*   | 11    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1   |
| g4    | 0     | BUFG_GT/O       | None       |           0 |              24 | 24 |     24 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Global clock used only to route through the clock region.


12. Cell Type Counts per Global Clock: Region X3Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0*   | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                      |
| g1*   | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                            |
| g2*   | 11    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
* Global clock used only to route through the clock region.


13. Cell Type Counts per Global Clock: Region X2Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g4*   | 0     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Global clock used only to route through the clock region.


14. Cell Type Counts per Global Clock: Region X3Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0*   | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                        |
| g1*   | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                              |
| g2*   | 11    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1   |
| g4    | 0     | BUFG_GT/O       | None       |           0 |               2 |  0 |      0 |    2 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Global clock used only to route through the clock region.


15. Cell Type Counts per Global Clock: Region X2Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g4    | 0     | BUFG_GT/O       | None       |           0 |             100 | 87 |     37 |   13 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+


16. Cell Type Counts per Global Clock: Region X3Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0    | 1     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                        |
| g1    | 2     | BUFGCE/O        | None       |           0 |             217 |  217 |     89 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                              |
| g2    | 11    | BUFGCE/O        | None       |           0 |             245 |  241 |     16 |    0 |   0 |  4 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1   |
| g4    | 0     | BUFG_GT/O       | None       |           0 |            7063 | 7038 |   2231 |   32 |   0 | 16 |    0 |   0 |       0 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------+


17. Cell Type Counts per Global Clock: Region X2Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g4    | 0     | BUFG_GT/O       | None       |           0 |               2 |  0 |      0 |    2 |   0 |  0 |    0 |   0 |       0 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+


18. Cell Type Counts per Global Clock: Region X3Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g1    | 2     | BUFGCE/O        | None       |           0 |              60 |  60 |     48 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                              |
| g2    | 11    | BUFGCE/O        | None       |           0 |              13 |   9 |      5 |    0 |   0 |  4 |    0 |   0 |       0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1   |
| g4    | 0     | BUFG_GT/O       | None       |           0 |             842 | 833 |    164 |    5 |   0 | 16 |    0 |   0 |       0 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------+


19. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                      |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| g0    | BUFGCE/O        | X2Y1              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE |      60.000 | {0.000 30.000} | X3Y3     |           1 |        0 |           0 |  0 | dbg_hub/inst/UPDATE_temp |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+


+----+----+----+--------+-------+
|    | X0 | X1 | X2     | X3    |
+----+----+----+--------+-------+
| Y4 |  0 |  0 |      0 |     0 |
| Y3 |  0 |  0 |      0 | (R) 1 |
| Y2 |  0 |  0 |      0 |     0 |
| Y1 |  0 |  0 |  (D) 0 |     0 |
| Y0 |  0 |  0 |      0 |     0 |
+----+----+----+--------+-------+


20. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| g1    | BUFGCE/O        | X2Y1              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK |      30.000 | {0.000 15.000} | X3Y3     |         277 |        0 |           0 |  0 | dbg_hub/inst/idrck |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+


+----+----+----+--------+---------+
|    | X0 | X1 | X2     | X3      |
+----+----+----+--------+---------+
| Y4 |  0 |  0 |      0 |      60 |
| Y3 |  0 |  0 |      0 | (R) 217 |
| Y2 |  0 |  0 |      0 |       0 |
| Y1 |  0 |  0 |  (D) 0 |       0 |
| Y0 |  0 |  0 |      0 |       0 |
+----+----+----+--------+---------+


21. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                           |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------+
| g2    | BUFGCE/O        | X0Y1              | clk_out1_mySystem_clk_wiz_0_0 |       9.996 | {0.000 4.998} | X3Y3     |         250 |        0 |           0 |  8 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1 |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------+


+----+--------+----+----+---------+
|    | X0     | X1 | X2 | X3      |
+----+--------+----+----+---------+
| Y4 |      0 |  0 |  0 |      13 |
| Y3 |      0 |  0 |  0 | (R) 245 |
| Y2 |      0 |  0 |  0 |       0 |
| Y1 |  (D) 0 |  0 |  0 |       0 |
| Y0 |      0 |  0 |  0 |       0 |
+----+--------+----+----+---------+


22. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                       |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| g3    | BUFGCE/O        | X0Y1              | clk_out1_mySystem_clk_wiz_0_0 |       9.996 | {0.000 4.998} | X0Y1     |           8 |        0 |           0 |  0 | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0_en_clk |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+


+----+-----------+----+----+----+
|    | X0        | X1 | X2 | X3 |
+----+-----------+----+----+----+
| Y4 |         0 |  0 |  0 |  0 |
| Y3 |         0 |  0 |  0 |  0 |
| Y2 |         0 |  0 |  0 |  0 |
| Y1 | (R) (D) 8 |  0 |  0 |  0 |
| Y0 |         0 |  0 |  0 |  0 |
+----+-----------+----+----+----+


23. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                             |
+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------+
| g4    | BUFG_GT/O       | X3Y4              | txoutclk_out[0] |       5.209 | {0.000 2.605} | X2Y2     |        8025 |        0 |           0 |  8 | mySystem_i/JesdSubSys/jesd204_phy/inst/txoutclk |
+-------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------+


+----+----+----+-------+----------+
|    | X0 | X1 | X2    | X3       |
+----+----+----+-------+----------+
| Y4 |  0 |  0 |     2 |  (D) 842 |
| Y3 |  0 |  0 |   100 |     7063 |
| Y2 |  0 |  0 | (R) 0 |        2 |
| Y1 |  0 |  0 |    24 |        0 |
| Y0 |  0 |  0 |     0 |        0 |
+----+----+----+-------+----------+


