Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'System'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s1000-ft256-4 -cm area -ir off -pr off
-c 100 -o System_map.ncd System.ngd System.pcf 
Target Device  : xc3s1000
Target Package : ft256
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Fri Sep 20 20:27:14 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Number of Slice Flip Flops:            80 out of  15,360    1%
  Number of 4 input LUTs:                52 out of  15,360    1%
Logic Distribution:
  Number of occupied Slices:            108 out of   7,680    1%
    Number of Slices containing only related logic:     108 out of     108 100%
    Number of Slices containing unrelated logic:          0 out of     108   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:          52 out of  15,360    1%
  Number of bonded IOBs:                 21 out of     173   12%
  Number of BUFGMUXs:                     1 out of       8   12%

  Number of RPM macros:           16
Average Fanout of Non-Clock Nets:                3.54

Peak Memory Usage:  4412 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_4/XLXN_22 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_32/XLXN_31 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_32/XLXN_24 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_4/XLXN_3 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network XLXI_9/CEO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   4 block(s) removed
  27 block(s) optimized away
   8 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_2/XLXI_1/XLXI_6/XLXI_4" (AND) removed.
Loadless block "XLXI_2/XLXI_2/XLXI_6/XLXI_4" (AND) removed.
The signal "XLXI_32/XLXI_23/XLXN_1" is sourceless and has been removed.
The signal "XLXI_32/XLXI_22/XLXN_1" is sourceless and has been removed.
The signal "XLXI_4/XLXI_20/XLXN_1" is sourceless and has been removed.
The signal "XLXI_4/XLXI_19/XLXN_1" is sourceless and has been removed.
The signal "XLXI_9/CEO" is sourceless and has been removed.
The signal "XLXI_9/TC" is sourceless and has been removed.
 Sourceless block "XLXI_9/I_36_52" (AND) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_32/XLXN_27" is unused and has been removed.
The signal "XLXI_4/XLXN_21" is unused and has been removed.
Unused block "XLXI_9/I_36_37" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
AND3B2 		XLXI_2/XLXI_1/XLXI_10/XLXI_1/I_36_37
AND2B1 		XLXI_2/XLXI_1/XLXI_10/XLXI_4/I_36_43
AND3B2 		XLXI_2/XLXI_1/XLXI_6/XLXI_1/XLXI_1/I_36_37
AND2B1 		XLXI_2/XLXI_1/XLXI_6/XLXI_1/XLXI_1/I_36_43
AND2B1 		XLXI_2/XLXI_1/XLXI_6/XLXI_1/XLXI_2/I_36_43
AND3B2 		XLXI_2/XLXI_2/XLXI_10/XLXI_1/I_36_37
AND2B1 		XLXI_2/XLXI_2/XLXI_10/XLXI_4/I_36_43
AND3B2 		XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/I_36_37
AND2B1 		XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_1/I_36_43
AND2B1 		XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_2/I_36_43
VCC 		XLXI_2/XLXI_2/XLXI_6/XLXI_1/XLXI_6
VCC 		XLXI_32/XLXI_22/I_36_107
VCC 		XLXI_32/XLXI_23/I_36_107
AND3B2 		XLXI_32/XLXI_26/I_36_37
AND2B1 		XLXI_32/XLXI_26/I_36_43
INV 		XLXI_32/XLXI_27
AND3B2 		XLXI_4/XLXI_15/I_36_37
AND2B1 		XLXI_4/XLXI_15/I_36_43
INV 		XLXI_4/XLXI_18
VCC 		XLXI_4/XLXI_19/I_36_107
VCC 		XLXI_4/XLXI_20/I_36_107
GND 		XLXI_44
AND3 		XLXI_7/I_M01/I_36_30
AND3 		XLXI_7/I_M23/I_36_30
AND3 		XLXI_8/I_M01/I_36_30
AND3 		XLXI_8/I_M23/I_36_30
VCC 		XLXI_9/I_36_47

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| A                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| B                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| C                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CLEAR                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLOCK                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| D                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| D14                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| E                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| E13                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| F                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| F14                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| G                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| G14                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| L1                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| L2                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| L3                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| L4                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| M1                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| M2                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| M3                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| M4                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_2/XLXI_1/XLXI_10_XLXI_1_11         
XLXI_2/XLXI_1/XLXI_10_XLXI_2_12         
XLXI_2/XLXI_1/XLXI_10_XLXI_3_9          
XLXI_2/XLXI_1/XLXI_10_XLXI_4_10         
XLXI_2/XLXI_2/XLXI_10_XLXI_1_11         
XLXI_2/XLXI_2/XLXI_10_XLXI_2_12         
XLXI_2/XLXI_2/XLXI_10_XLXI_3_9          
XLXI_2/XLXI_2/XLXI_10_XLXI_4_10         
XLXI_2_XLXI_1_XLXI_6_XLXI_1_XLXI_1_13   
XLXI_2_XLXI_1_XLXI_6_XLXI_1_XLXI_2_14   
XLXI_2_XLXI_2_XLXI_6_XLXI_1_XLXI_1_13   
XLXI_2_XLXI_2_XLXI_6_XLXI_1_XLXI_2_14   
XLXI_32_XLXI_26_4                       
XLXI_4_XLXI_15_17                       
XLXI_9/XLXI_9_I_Q0_7                    
XLXI_9/XLXI_9_I_Q1_8                    

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
