
3
%s %s
*	simulator2
Vivado Simulator2
2012.4
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
þ
Running: %s
333*	simulator2Ò
ÏD:/Xilinx/14.4/ISE_DS/PlanAhead/bin/unwrapped/win64.o/xelab.exe --incremental --debug typical --O2 --relax --mt auto --maxdelay -L work -L simprims_ver -L secureip --snapshot finit_avt_finit_avt_tb_time_impl --prj D:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/timing/finit_avt_finit_avt_tb.prj work.finit_avt_finit_avt_tb work.glbl Z43-3449
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¯
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
ZD:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/timing/finit_avt_finit_avt_tb_time_impl.v2
workZ10-165
“
(Analyzing VHDL file "%s" into library %s163*xsimverific2C
AD:/lab_made/lab_3_of_4/lab_3_of_4.srcs/sim_1/new/sim_addr_sel.vhd2
workZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
B
Compiling %s
389*	simulator2
package std.standardZ43-3505
I
Compiling %s
389*	simulator2
package ieee.std_logic_1164Z43-3505
F
Compiling %s
389*	simulator2
package ieee.numeric_stdZ43-3505
J
Compiling %s
389*	simulator2
package ieee.std_logic_arithZ43-3505
M
Compiling %s
389*	simulator2!
package ieee.std_logic_unsignedZ43-3505
H
Compiling %s
389*	simulator2
package unisim.vcomponentsZ43-3505
A
Compiling %s
389*	simulator2
package vl.vl_typesZ43-3505
>
Compiling module %s405*	simulator2

work.glbl
Z43-3953
E
Compiling module %s405*	simulator2
simprims_ver.VCC
Z43-3953
F
Compiling module %s405*	simulator2
simprims_ver.BUFG
Z43-3953
F
Compiling module %s405*	simulator2
simprims_ver.IBUF
Z43-3953
F
Compiling module %s405*	simulator2
simprims_ver.OBUF
Z43-3953
M
Compiling module %s405*	simulator2
simprims_ver.x_lut2_mux4
Z43-3953
T
Compiling module %s405*	simulator2"
 simprims_ver.LUT2(INIT=4'b1000)
Z43-3953
M
Compiling module %s405*	simulator2
simprims_ver.x_lut3_mux4
Z43-3953
U
Compiling module %s405*	simulator2#
!simprims_ver.LUT3(INIT=8'b01110)
Z43-3953
S
Compiling module %s405*	simulator2!
simprims_ver.LUT2(INIT=4'b010)
Z43-3953
M
Compiling module %s405*	simulator2
simprims_ver.ffsrce_fdce
Z43-3953
F
Compiling module %s405*	simulator2
simprims_ver.FDCE
Z43-3953
\
Compiling module %s405*	simulator2*
(simprims_ver.LUT4(INIT=16'b01001100110)
Z43-3953
Y
Compiling module %s405*	simulator2'
%simprims_ver.LUT4(INIT=16'b01101010)
Z43-3953
`
Compiling module %s405*	simulator2.
,simprims_ver.LUT4(INIT=16'b010000000000100)
Z43-3953
A
Compiling module %s405*	simulator2
work.fin_avt
Z43-3953
k
Compiling %s
389*	simulator2?
=architecture behavioral of entity work.finit_avt_finit_avt_tbZ43-3505
^
Built simulation snapshot %s
278*	simulator2"
 finit_avt_finit_avt_tb_time_implZ43-3394


End Record