/* Generated by Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os) */

module gbox_clk_as_data(clk, din, dout);
  input clk;
  input din;
  output dout;
  wire clk;
  wire clk_clk_buf;
  wire clk_ibuf;
  wire din;
  wire din_ibuf;
  wire dout;
  wire dout_obuf;
  wire temp;
  DFFRE _0_ (
    .C(clk_clk_buf),
    .D(din_ibuf),
    .E(1'b1),
    .Q(temp),
    .R(1'b1)
  );
  LUT2 #(
    .INIT_VALUE(4'b1000)
  ) _1_ (
    .A({ temp, clk_ibuf }),
    .Y(dout_obuf)
  );
  CLK_BUF clk_buf (
    .I(clk_ibuf),
    .O(clk_clk_buf)
  );
  I_BUF clk_i_buf (
    .EN(1'b1),
    .I(clk),
    .O(clk_ibuf)
  );
  I_BUF din_i_buf (
    .EN(1'b1),
    .I(din),
    .O(din_ibuf)
  );
  O_BUFT o_buft (
    .I(dout_obuf),
    .O(dout),
    .T(1'b1)
  );
endmodule
