#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  2 16:33:46 2023
# Process ID: 21364
# Current directory: E:/Desktop/cpu_sim/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20416 E:\Desktop\cpu_sim\cpu\cpu.xpr
# Log file: E:/Desktop/cpu_sim/cpu/vivado.log
# Journal file: E:/Desktop/cpu_sim/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/cpu_sim/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/thisyear/cpu_task/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/APP/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 895.145 ; gain = 263.836
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 941.793 ; gain = 19.863
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 953.234 ; gain = 7.062
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
add_files -norecurse E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 23
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 24
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 25
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 26
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 27
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 28
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 29
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 30
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 31
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 32
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 33
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 34
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 35
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 36
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 37
WARNING: Data truncated while reading Datafile: final_test_bubbleSortCode.txt, while loading at index: 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.539 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.539 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.539 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  2 17:38:58 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.539 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.539 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.539 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.539 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.539 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/APP/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [E:/Desktop/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [E:/Desktop/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.539 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 18:05:00 2023...
