
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#set path
set WDIR "/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine"
/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine
set SYN     "$WDIR/syn"
/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn
set SRC     "$WDIR/src"
/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src
set GUIDE   "$SYN/guidance"
/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn/guidance
set LOG     "$SYN/log"
/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn/log
set MAPPED  "$SYN/mapped"
/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn/mapped
set NETLIST "$SYN/netlist"
/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn/netlist
#specify SVF output file
set_svf $GUIDE/state_machine.svf
1
#read in the entire design
read_verilog $SRC/state_machine.v
Loading db file '/opt/ECE_Lib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db'
Loading db file '/opt/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Loading verilog file '/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src/state_machine.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src/state_machine.v

Statistics for case statements in always block at line 52 in file
	'/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src/state_machine.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 88 in file
	'/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src/state_machine.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine state_machine line 43 in file
		'/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src/state_machine.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pr_state_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pr_state_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src/state_machine.db:state_machine'
Loaded 1 design.
Current design is 'state_machine'.
state_machine
link

  Linking design 'state_machine'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  state_machine               /home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/src/state_machine.db
  saed32rvt_tt1p05v25c (library) /opt/ECE_Lib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db

1
#apply constraints and attributes
create_clock -period 100 [get_ports clk]
1
set_clock_uncertainty 1 [get_ports clk]
1
set_operating_conditions -max "WCCOM"
Warning: Operating conditions 'WCCOM' not found. (UID-63)
Error: No operating conditions were found. (UID-62)
0
#compile the design
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'state_machine'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     113.6      0.00       0.0       0.0                          
    0:00:01     113.6      0.00       0.0       0.0                          
    0:00:01     113.6      0.00       0.0       0.0                          
    0:00:01     113.6      0.00       0.0       0.0                          
    0:00:01     113.6      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
    0:00:01     113.3      0.00       0.0       0.0                          
Loading db file '/opt/ECE_Lib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#analye and debug the design
report_timing > $LOG/state_machine_timing.rpt
report_area > $LOG/state_machine_area.rpt
#save design database
write_file -format ddc -hierarchy -output $MAPPED/state_machine_synthesized.ddc
Writing ddc file '/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn/mapped/state_machine_synthesized.ddc'.
1
write_file -format verilog -hierarchy -output $NETLIST/state_machine_netlist.v
Writing verilog file '/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn/netlist/state_machine_netlist.v'.
1
#write sdf file
write_sdf $SYN/sdf_state_machine.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/users5/ec385912/ECE527LSP22/ECE527L-LAB7/state_machine/syn/sdf_state_machine.sdf'. (WT-3)
1
#exit dc shell
exit

Thank you...
