// Seed: 1980776067
module module_0 (
    output tri   id_0,
    output uwire id_1,
    output wor   id_2,
    output wire  id_3,
    input  wor   id_4
);
  assign id_0 = 1;
  assign module_1.id_2 = 0;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd57,
    parameter id_3 = 32'd36,
    parameter id_5 = 32'd93
) (
    input  wire  id_0,
    output tri0  id_1,
    output uwire _id_2,
    input  tri   _id_3
    , id_7,
    output tri0  id_4,
    input  tri0  _id_5
);
  integer id_8[id_5 : id_2];
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_1,
      id_0
  );
  assign id_7[1'b0 : id_3] = id_0;
endmodule
