set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {clock.vo clock_v.sdo}}
	{{"Fast Model"} {clock_fast.vo clock_v_fast.sdo}}
}
