project -load "E:/Verilog_1st_year/SPI/synthesis/sp_syn.prj"
project -run
project -save
