Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 10 15:58:09 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file upCounter_10k_timing_summary_routed.rpt -pb upCounter_10k_timing_summary_routed.pb -rpx upCounter_10k_timing_summary_routed.rpx -warn_on_violation
| Design       : upCounter_10k
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_ClkDiv_10Hz/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.096        0.000                      0                   43        0.264        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.096        0.000                      0                   43        0.264        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.275ns (25.915%)  route 3.645ns (74.085%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.300     9.951    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.075 r  U_ClkDiv_10Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.075    U_ClkDiv_10Hz/counter[18]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv_10Hz/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.077    15.171    U_ClkDiv_10Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.297ns (26.245%)  route 3.645ns (73.755%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.300     9.951    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.146    10.097 r  U_ClkDiv_10Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.097    U_ClkDiv_10Hz/counter[21]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv_10Hz/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.118    15.212    U_ClkDiv_10Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.275ns (26.730%)  route 3.495ns (73.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.150     9.801    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.925 r  U_ClkDiv_10Hz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.925    U_ClkDiv_10Hz/counter[14]
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.077    15.197    U_ClkDiv_10Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.297ns (27.067%)  route 3.495ns (72.933%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.150     9.801    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.146     9.947 r  U_ClkDiv_10Hz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.947    U_ClkDiv_10Hz/counter[17]
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.118    15.238    U_ClkDiv_10Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.275ns (27.082%)  route 3.433ns (72.918%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.088     9.739    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.863 r  U_ClkDiv_10Hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.863    U_ClkDiv_10Hz/counter[22]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv_10Hz/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.081    15.175    U_ClkDiv_10Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.301ns (27.482%)  route 3.433ns (72.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.088     9.739    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.889 r  U_ClkDiv_10Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.889    U_ClkDiv_10Hz/counter[23]
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_ClkDiv_10Hz/CLK
    SLICE_X60Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.118    15.212    U_ClkDiv_10Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.275ns (28.402%)  route 3.214ns (71.598%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.869     9.520    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.124     9.644 r  U_ClkDiv_10Hz/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     9.644    U_ClkDiv_10Hz/counter[7]
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.518    14.859    U_ClkDiv_10Hz/CLK
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y8          FDCE (Setup_fdce_C_D)        0.029    15.113    U_ClkDiv_10Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.303ns (28.846%)  route 3.214ns (71.154%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.869     9.520    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.152     9.672 r  U_ClkDiv_10Hz/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     9.672    U_ClkDiv_10Hz/counter[8]
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.518    14.859    U_ClkDiv_10Hz/CLK
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y8          FDCE (Setup_fdce_C_D)        0.075    15.159    U_ClkDiv_10Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.275ns (27.974%)  route 3.283ns (72.026%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.938     9.589    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.713 r  U_ClkDiv_10Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.713    U_ClkDiv_10Hz/counter[19]
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.081    15.201    U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.301ns (28.382%)  route 3.283ns (71.618%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.478     5.633 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.687     6.321    U_ClkDiv_10Hz/counter_reg_n_0_[20]
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.301     6.622 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.423     7.045    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.577     7.745    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.658     8.528    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.652 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.938     9.589    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.150     9.739 r  U_ClkDiv_10Hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.739    U_ClkDiv_10Hz/counter[20]
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.118    15.238    U_ClkDiv_10Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_ClkDiv_10Hz/CLK
    SLICE_X54Y12         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_ClkDiv_10Hz/r_tick_reg/Q
                         net (fo=15, routed)          0.175     1.785    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  U_ClkDiv_10Hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_ClkDiv_10Hz/r_tick_i_1_n_0
    SLICE_X54Y12         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    U_ClkDiv_10Hz/CLK
    SLICE_X54Y12         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.120     1.566    U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    U_ClkDiv_10Hz/CLK
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.237     1.855    U_ClkDiv_10Hz/counter_reg_n_0_[0]
    SLICE_X62Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  U_ClkDiv_10Hz/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.900    U_ClkDiv_10Hz/counter[0]
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_ClkDiv_10Hz/CLK
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y8          FDCE (Hold_fdce_C_D)         0.092     1.569    U_ClkDiv_10Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.366%)  route 0.299ns (61.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y17         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_fndController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.299     1.912    U_fndController/U_ClkDiv/CLK
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.957 r  U_fndController/U_ClkDiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    U_fndController/U_ClkDiv/r_tick_i_1__0_n_0
    SLICE_X62Y17         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y17         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.091     1.563    U_fndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.292ns (48.021%)  route 0.316ns (51.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    U_ClkDiv_10Hz/CLK
    SLICE_X60Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.148     1.624 f  U_ClkDiv_10Hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.109     1.733    U_ClkDiv_10Hz/counter_reg_n_0_[3]
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.099     1.832 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.207     2.039    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.084 r  U_ClkDiv_10Hz/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.084    U_ClkDiv_10Hz/counter[4]
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_ClkDiv_10Hz/CLK
    SLICE_X62Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y8          FDCE (Hold_fdce_C_D)         0.092     1.606    U_ClkDiv_10Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_ClkDiv_10Hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.060     1.699    U_ClkDiv_10Hz/counter_reg_n_0_[19]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  U_ClkDiv_10Hz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.166     1.976    U_ClkDiv_10Hz/counter0_carry__3_n_5
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.108     2.084 r  U_ClkDiv_10Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.084    U_ClkDiv_10Hz/counter[19]
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.989    U_ClkDiv_10Hz/CLK
    SLICE_X60Y11         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.121     1.596    U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    U_ClkDiv_10Hz/CLK
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_ClkDiv_10Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.700    U_ClkDiv_10Hz/counter_reg_n_0_[11]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  U_ClkDiv_10Hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.977    U_ClkDiv_10Hz/counter0_carry__1_n_5
    SLICE_X60Y9          LUT2 (Prop_lut2_I1_O)        0.108     2.085 r  U_ClkDiv_10Hz/counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.085    U_ClkDiv_10Hz/counter[11]
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.990    U_ClkDiv_10Hz/CLK
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.121     1.597    U_ClkDiv_10Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y20         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_fndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.672    U_fndController/U_ClkDiv/counter[11]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.783 r  U_fndController/U_ClkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.944    U_fndController/U_ClkDiv/data0[11]
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.052 r  U_fndController/U_ClkDiv/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.052    U_fndController/U_ClkDiv/counter_0[11]
    SLICE_X62Y20         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y20         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.092     1.561    U_fndController/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.358ns (60.939%)  route 0.229ns (39.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y19         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_fndController/U_ClkDiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.065     1.676    U_fndController/U_ClkDiv/counter[6]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.786 r  U_fndController/U_ClkDiv/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.164     1.951    U_fndController/U_ClkDiv/data0[6]
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.107     2.058 r  U_fndController/U_ClkDiv/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.058    U_fndController/U_ClkDiv/counter_0[6]
    SLICE_X62Y19         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y19         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    U_fndController/U_ClkDiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.296ns (45.776%)  route 0.351ns (54.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    U_ClkDiv_10Hz/CLK
    SLICE_X60Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.148     1.624 f  U_ClkDiv_10Hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.109     1.733    U_ClkDiv_10Hz/counter_reg_n_0_[3]
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.099     1.832 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.242     2.074    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.049     2.123 r  U_ClkDiv_10Hz/counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.123    U_ClkDiv_10Hz/counter[9]
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.990    U_ClkDiv_10Hz/CLK
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[9]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.131     1.623    U_ClkDiv_10Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.292ns (45.438%)  route 0.351ns (54.562%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    U_ClkDiv_10Hz/CLK
    SLICE_X60Y8          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.148     1.624 f  U_ClkDiv_10Hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.109     1.733    U_ClkDiv_10Hz/counter_reg_n_0_[3]
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.099     1.832 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.242     2.074    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.119 r  U_ClkDiv_10Hz/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.119    U_ClkDiv_10Hz/counter[6]
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.990    U_ClkDiv_10Hz/CLK
    SLICE_X60Y9          FDCE                                         r  U_ClkDiv_10Hz/counter_reg[6]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.121     1.613    U_ClkDiv_10Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y9    U_ClkDiv_10Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y10   U_ClkDiv_10Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y10   U_ClkDiv_10Hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_ClkDiv_10Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y8    U_ClkDiv_10Hz/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y9    U_ClkDiv_10Hz/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y10   U_ClkDiv_10Hz/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y10   U_ClkDiv_10Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_ClkDiv_10Hz/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_ClkDiv_10Hz/r_tick_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_fndController/U_ClkDiv/r_tick_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y10   U_ClkDiv_10Hz/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y10   U_ClkDiv_10Hz/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_ClkDiv_10Hz/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   U_ClkDiv_10Hz/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y11   U_ClkDiv_10Hz/counter_reg[20]/C



