{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.318484,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.399049,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.451516,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.449706,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.399085,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.449706,
	"finish__timing__setup__tns": -1482.77,
	"finish__timing__setup__ws": -75.0763,
	"finish__clock__skew__setup": 216.358,
	"finish__clock__skew__hold": 213.311,
	"finish__timing__drv__max_slew_limit": -0.91802,
	"finish__timing__drv__max_slew": 90,
	"finish__timing__drv__max_cap_limit": 0.0208507,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 56,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0488412,
	"finish__power__switching__total": 0.0147526,
	"finish__power__leakage__total": 6.7039e-06,
	"finish__power__total": 0.0636005,
	"finish__design__io": 216,
	"finish__design__die__area": 20594,
	"finish__design__core__area": 19425.1,
	"finish__design__instance__count": 61457,
	"finish__design__instance__area": 8313.73,
	"finish__design__instance__count__stdcell": 61457,
	"finish__design__instance__area__stdcell": 8313.73,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.427989,
	"finish__design__instance__utilization__stdcell": 0.427989
}