ALU.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/ALU.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
ALUControl.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/ALUControl.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
ControlUnit.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/ControlUnit.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
DataMemory.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/DataMemory.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
EX_MEM.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/EX_MEM.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
ForwardingUnit.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/ForwardingUnit.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
ID_EX.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/ID_EX.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
IF_ID.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/IF_ID.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
Immediate.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/Immediate.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
InstructionMemory.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/InstructionMemory.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
MEM_WB.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/MEM_WB.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
PC_Unit.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/PC_Unit.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
PipelineProcessor.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/PipelineProcessor.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
Register.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sources_1/new/Register.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
TestBench1.v,verilog,xil_defaultlib,E:/CompArch/ComputerArchitecture.srcs/sim_1/new/TestBench1.v,incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
