`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   05:03:59 05/31/2019
// Design Name:   fsm
// Module Name:   /home/ise/lab7_a1/fsm_test.v
// Project Name:  lab7_a1
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: fsm
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module fsm_test;

	// Inputs
	reg clk;
	reg [1:0] y;

	// Outputs
	wire [0:3] led;

	// Instantiate the Unit Under Test (UUT)
	fsm uut (
		.clk(clk), 
		.y(y), 
		.led(led)
	);

	initial begin
		// Initialize Inputs
		clk = 0;

		// Wait 100 ns for global reset to finish
        y = 2'b01;
		  
		 #100;
        y = 2'b00;
		  
		 #100;
        y = 2'b11; 
		  
		 #100;
        y = 2'b10;
		  
		 #100;
		
		// Add stimulus here

	end
	
   always begin
	#10 clk = ~clk;
   end
endmodule

