Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" into library work
Parsing module <InstructionCache>.
Parsing module <DataCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" into library work
Parsing module <top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13825: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13834: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13895: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13936: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14095: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14126: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14154: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14185: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14213: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14244: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14272: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14303: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14331: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14362: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14390: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14421: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14449: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14480: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14508: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14539: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14567: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14598: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14626: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14657: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14685: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14716: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14744: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14775: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14803: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14834: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14862: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14893: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14921: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14952: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 14980: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15011: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15039: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15065: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 47: Using initial value of soc_netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 82: Using initial value of soc_netsoc_cpu_latch_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 122: Using initial value of soc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 135: Using initial value of soc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 181: Using initial value of soc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 192: Using initial value of soc_netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 198: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 300: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 313: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 314: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 354: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 355: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 371: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 408: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 436: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 463: Using initial value of soc_emulator_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 489: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 648: Using initial value of soc_netsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 664: Using initial value of soc_netsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 680: Using initial value of soc_netsoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 696: Using initial value of soc_netsoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 838: Using initial value of soc_netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 852: Using initial value of soc_netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 866: Using initial value of soc_netsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 880: Using initial value of soc_netsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 957: Using initial value of soc_netsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 973: Using initial value of soc_netsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 989: Using initial value of soc_netsoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1005: Using initial value of soc_netsoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1020: Using initial value of soc_netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1021: Using initial value of soc_netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1068: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1069: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1085: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1157: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1158: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1174: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1246: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1247: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1263: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1335: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1336: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1352: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1424: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1425: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1441: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1513: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1514: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1530: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1602: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1603: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1619: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1691: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1692: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1708: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1760: Using initial value of soc_netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1761: Using initial value of soc_netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1762: Using initial value of soc_netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1780: Using initial value of soc_netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1781: Using initial value of soc_netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1796: Using initial value of soc_netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1797: Using initial value of soc_netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1802: Using initial value of soc_netsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1803: Using initial value of soc_netsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1804: Using initial value of soc_netsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1805: Using initial value of soc_netsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1806: Using initial value of soc_netsoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1807: Using initial value of soc_netsoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1808: Using initial value of soc_netsoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1809: Using initial value of soc_netsoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1835: Using initial value of soc_netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1840: Using initial value of soc_netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1864: Using initial value of soc_netsoc_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1865: Using initial value of soc_netsoc_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1904: Using initial value of soc_netsoc_wdata_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1905: Using initial value of soc_netsoc_wdata_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1972: Using initial value of soc_ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1975: Using initial value of soc_ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1976: Using initial value of soc_ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 1987: Using initial value of soc_ethphy_mdio_r since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2010: Using initial value of soc_ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2030: Using initial value of soc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2085: Using initial value of soc_ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2121: Using initial value of soc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2196: Using initial value of soc_ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2199: Using initial value of soc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2200: Using initial value of soc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2404: Using initial value of soc_ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2440: Using initial value of soc_ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2441: Using initial value of soc_ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2457: Using initial value of soc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2485: Using initial value of soc_ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2489: Using initial value of soc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2493: Using initial value of soc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2519: Using initial value of soc_ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2520: Using initial value of soc_ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2536: Using initial value of soc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2574: Using initial value of soc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2587: Using initial value of soc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2600: Using initial value of soc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2615: Using initial value of soc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2680: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2681: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2682: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2683: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2684: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2685: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2686: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 2687: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13785: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13805: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 3794: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 3809: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 3823: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 3863: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 3868: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4086: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4087: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4091: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4137: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4162: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4163: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4167: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4227: Assignment to soc_half_rate_phy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4314: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4315: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4318: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4319: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4342: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4374: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4390: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4410: Assignment to soc_netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4426: Assignment to soc_netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4442: Assignment to soc_netsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4458: Assignment to soc_netsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4831: Assignment to soc_netsoc_sdram_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4836: Assignment to soc_netsoc_sdram_zqcs_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4947: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4948: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 4949: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5109: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5110: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5111: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5271: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5272: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5273: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5433: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5434: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5435: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5595: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5596: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5597: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5757: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5758: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5759: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5919: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5920: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 5921: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6081: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6082: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6083: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6217: Assignment to soc_netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6254: Assignment to soc_netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6444: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6445: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6449: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6450: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6454: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6455: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6459: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6460: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6464: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6465: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6469: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6470: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6474: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6475: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6479: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6480: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6547: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6548: Assignment to soc_netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6618: Assignment to soc_netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6620: Assignment to soc_netsoc_port_wdata_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6621: Assignment to soc_netsoc_port_wdata_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6625: Assignment to soc_netsoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6651: Assignment to soc_netsoc_wdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6658: Assignment to soc_netsoc_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6659: Assignment to soc_netsoc_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6672: Assignment to soc_netsoc_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6698: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 6879: Assignment to soc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7013: Assignment to soc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7059: Assignment to soc_ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7060: Assignment to soc_ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7061: Assignment to soc_ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7233: Assignment to soc_ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7367: Assignment to soc_ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7371: Assignment to soc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7402: Assignment to soc_ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7403: Assignment to soc_ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7405: Assignment to soc_ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7406: Assignment to soc_ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7408: Assignment to soc_ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7451: Assignment to soc_ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7495: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7498: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7502: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7505: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7530: Assignment to soc_ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7531: Assignment to soc_ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7665: Assignment to soc_ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7666: Assignment to soc_ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7756: Assignment to soc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7757: Assignment to soc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7759: Assignment to soc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7760: Assignment to soc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7761: Assignment to soc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7763: Assignment to soc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7764: Assignment to soc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7766: Assignment to soc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7767: Assignment to soc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7768: Assignment to soc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7774: Assignment to soc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7775: Assignment to soc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7781: Assignment to soc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7782: Assignment to soc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7796: Assignment to soc_netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7797: Assignment to soc_netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7801: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7829: Assignment to soc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7830: Assignment to soc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7832: Assignment to soc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7833: Assignment to soc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7834: Assignment to soc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7840: Assignment to soc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7841: Assignment to soc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7844: Assignment to soc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7847: Assignment to soc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7848: Assignment to soc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7850: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7851: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7853: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7854: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7855: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7861: Assignment to soc_emulator_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7862: Assignment to soc_emulator_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7900: Assignment to soc_netsoc_cpu_latch_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7902: Assignment to soc_netsoc_cpu_latch_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7903: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7904: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7905: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7906: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7907: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7908: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7909: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7910: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7911: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7912: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7913: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7914: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7915: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7916: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7917: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7918: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7919: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7920: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7921: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7922: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7923: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7924: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7925: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7929: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7932: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7935: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7938: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7941: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7944: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7947: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7950: Assignment to vns_netsoc_csrbankarray_csrbank0_timer_time_cmp0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7959: Assignment to soc_netsoc_cpu_time_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7969: Assignment to soc_netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7971: Assignment to soc_netsoc_ctrl_reset_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7974: Assignment to vns_netsoc_csrbankarray_csrbank1_scratch3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7977: Assignment to vns_netsoc_csrbankarray_csrbank1_scratch2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7980: Assignment to vns_netsoc_csrbankarray_csrbank1_scratch1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7983: Assignment to vns_netsoc_csrbankarray_csrbank1_scratch0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7984: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7985: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7986: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7987: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7988: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7989: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7990: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7991: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7992: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7993: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 7994: Assignment to vns_netsoc_csrbankarray_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8004: Assignment to soc_netsoc_ctrl_bus_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8006: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8007: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8009: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8010: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8011: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8012: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8013: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8014: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8015: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8016: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8017: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8018: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8019: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8021: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8022: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8023: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8024: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8025: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8026: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8027: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8028: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8029: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8030: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8031: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8033: Assignment to soc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8034: Assignment to soc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8035: Assignment to soc_ethmac_writer_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8038: Assignment to soc_ethmac_writer_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8041: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_writer_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8042: Assignment to soc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8044: Assignment to soc_ethmac_reader_start_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8045: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8046: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8048: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8049: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8053: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_slot0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8056: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8059: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_length0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8060: Assignment to soc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8061: Assignment to soc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8062: Assignment to soc_ethmac_reader_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8065: Assignment to soc_ethmac_reader_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8068: Assignment to vns_netsoc_csrbankarray_csrbank2_sram_reader_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8069: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8070: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8072: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8073: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8074: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8075: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8076: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8077: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8078: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8079: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8080: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8081: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8082: Assignment to vns_netsoc_csrbankarray_csrbank2_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8084: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8085: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8086: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8087: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8088: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8089: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8090: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8091: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8092: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8093: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8094: Assignment to vns_netsoc_csrbankarray_csrbank2_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8097: Assignment to soc_ethmac_writer_slot_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8102: Assignment to soc_ethmac_writer_length_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8107: Assignment to soc_ethmac_writer_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8110: Assignment to soc_ethmac_reader_ready_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8112: Assignment to soc_ethmac_reader_level_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8118: Assignment to soc_ethmac_preamble_crc_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8123: Assignment to soc_ethmac_preamble_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8128: Assignment to soc_ethmac_crc_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8132: Assignment to vns_netsoc_csrbankarray_csrbank3_crg_reset0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8135: Assignment to vns_netsoc_csrbankarray_csrbank3_mdio_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8136: Assignment to vns_netsoc_csrbankarray_csrbank3_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8137: Assignment to vns_netsoc_csrbankarray_csrbank3_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8140: Assignment to soc_ethphy_mdio_mdc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8141: Assignment to soc_ethphy_mdio_oe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8142: Assignment to soc_ethphy_mdio_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8145: Assignment to soc_ethphy_mdio_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8147: Assignment to vns_netsoc_csrbankarray_csrbank4_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8148: Assignment to vns_netsoc_csrbankarray_csrbank4_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8152: Assignment to vns_netsoc_csrbankarray_csrbank4_leds_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8154: Assignment to soc_front_panel_switches_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8165: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8166: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8167: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8168: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8169: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8170: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8171: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8172: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8173: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8174: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8175: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8176: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8177: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8178: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8179: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8180: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8181: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8182: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8183: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8184: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8185: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8186: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8187: Assignment to vns_netsoc_csrbankarray_csrbank5_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8189: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8190: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8191: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit19_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8192: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8193: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8194: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit18_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8195: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8196: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8197: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit17_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8198: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8199: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8200: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit16_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8201: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8202: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8203: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit15_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8204: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8205: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8206: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit14_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8207: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8208: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8209: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit13_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8210: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8211: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8212: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit12_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8213: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8214: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8215: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit11_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8216: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8217: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8218: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit10_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8219: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8220: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8221: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit9_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8222: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8223: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8224: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit8_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8225: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8226: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8227: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8228: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8229: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8230: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8231: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8232: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8233: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8234: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8235: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8236: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8237: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8238: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8239: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8240: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8241: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8242: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8243: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8244: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8245: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8246: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8247: Assignment to vns_netsoc_csrbankarray_csrbank5_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8249: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8250: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8251: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8252: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8253: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8254: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8255: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8256: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8257: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8258: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8259: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8260: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8261: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8262: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8263: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8264: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8265: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8266: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8267: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8268: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8269: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8270: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8271: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8273: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8274: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8275: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8276: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8277: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8278: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8279: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8280: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8281: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8282: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8283: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8284: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8285: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8286: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8287: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8288: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8289: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8290: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8291: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8292: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8293: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8294: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8295: Assignment to vns_netsoc_csrbankarray_csrbank5_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8305: Assignment to soc_dna_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8326: Assignment to soc_git_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8335: Assignment to soc_platform_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8344: Assignment to soc_target_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8348: Assignment to vns_netsoc_csrbankarray_csrbank6_master_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8349: Assignment to vns_netsoc_csrbankarray_csrbank6_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8350: Assignment to vns_netsoc_csrbankarray_csrbank6_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8354: Assignment to vns_netsoc_csrbankarray_csrbank6_fx2_reset_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8357: Assignment to vns_netsoc_csrbankarray_csrbank6_fx2_hack_shift_reg0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8360: Assignment to vns_netsoc_csrbankarray_csrbank6_fx2_hack_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8363: Assignment to vns_netsoc_csrbankarray_csrbank6_fx2_hack_slave_addr0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8366: Assignment to vns_netsoc_csrbankarray_csrbank6_mux_sel0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8369: Assignment to soc_opsis_i2c_master_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8378: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_control0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8381: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8382: Assignment to soc_netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8384: Assignment to soc_netsoc_sdram_phaseinjector0_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8387: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8390: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8393: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8396: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8399: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8402: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8405: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8406: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8407: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8408: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8409: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8410: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8411: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8412: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8413: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8414: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8415: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8416: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8420: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8421: Assignment to soc_netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8423: Assignment to soc_netsoc_sdram_phaseinjector1_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8426: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8429: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8432: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8435: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8438: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8441: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8444: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8445: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8446: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8447: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8448: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8449: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8450: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8451: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8452: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8453: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8454: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8455: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8459: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8460: Assignment to soc_netsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8462: Assignment to soc_netsoc_sdram_phaseinjector2_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8465: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8468: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8471: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8474: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8477: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8480: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8483: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8484: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8485: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8486: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8487: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8488: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8489: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8490: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8491: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8492: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8493: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8494: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8498: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8499: Assignment to soc_netsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8501: Assignment to soc_netsoc_sdram_phaseinjector3_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8504: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8507: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8510: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8513: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8516: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8519: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8522: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8523: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8524: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8525: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8526: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8527: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8528: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8529: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8530: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8531: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8532: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8533: Assignment to vns_netsoc_csrbankarray_csrbank7_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8535: Assignment to soc_netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8537: Assignment to soc_netsoc_sdram_bandwidth_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8538: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8539: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8540: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8541: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8542: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8543: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8544: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8545: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8547: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8548: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8549: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8550: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8551: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8552: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8553: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8554: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8556: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8557: Assignment to vns_netsoc_csrbankarray_csrbank7_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8572: Assignment to soc_netsoc_sdram_phaseinjector0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8585: Assignment to soc_netsoc_sdram_phaseinjector1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8598: Assignment to soc_netsoc_sdram_phaseinjector2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8611: Assignment to soc_netsoc_sdram_phaseinjector3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8615: Assignment to soc_netsoc_sdram_bandwidth_nreads_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8619: Assignment to soc_netsoc_sdram_bandwidth_nwrites_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8621: Assignment to soc_netsoc_sdram_bandwidth_data_width_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8625: Assignment to vns_netsoc_csrbankarray_csrbank8_bitbang0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8626: Assignment to vns_netsoc_csrbankarray_csrbank8_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8627: Assignment to vns_netsoc_csrbankarray_csrbank8_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8631: Assignment to vns_netsoc_csrbankarray_csrbank8_bitbang_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8634: Assignment to soc_spiflash_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8639: Assignment to vns_netsoc_csrbankarray_csrbank9_load3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8642: Assignment to vns_netsoc_csrbankarray_csrbank9_load2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8645: Assignment to vns_netsoc_csrbankarray_csrbank9_load1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8648: Assignment to vns_netsoc_csrbankarray_csrbank9_load0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8651: Assignment to vns_netsoc_csrbankarray_csrbank9_reload3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8654: Assignment to vns_netsoc_csrbankarray_csrbank9_reload2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8657: Assignment to vns_netsoc_csrbankarray_csrbank9_reload1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8660: Assignment to vns_netsoc_csrbankarray_csrbank9_reload0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8663: Assignment to vns_netsoc_csrbankarray_csrbank9_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8666: Assignment to vns_netsoc_csrbankarray_csrbank9_update_value0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8667: Assignment to vns_netsoc_csrbankarray_csrbank9_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8668: Assignment to vns_netsoc_csrbankarray_csrbank9_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8669: Assignment to vns_netsoc_csrbankarray_csrbank9_value3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8670: Assignment to vns_netsoc_csrbankarray_csrbank9_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8671: Assignment to vns_netsoc_csrbankarray_csrbank9_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8672: Assignment to vns_netsoc_csrbankarray_csrbank9_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8673: Assignment to vns_netsoc_csrbankarray_csrbank9_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8674: Assignment to vns_netsoc_csrbankarray_csrbank9_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8675: Assignment to vns_netsoc_csrbankarray_csrbank9_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8676: Assignment to vns_netsoc_csrbankarray_csrbank9_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8677: Assignment to vns_netsoc_csrbankarray_csrbank9_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8679: Assignment to soc_netsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8680: Assignment to soc_netsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8681: Assignment to soc_netsoc_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8684: Assignment to soc_netsoc_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8687: Assignment to vns_netsoc_csrbankarray_csrbank9_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8702: Assignment to soc_netsoc_value_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8707: Assignment to soc_suart_rxtx_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8708: Assignment to vns_netsoc_csrbankarray_csrbank10_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8709: Assignment to vns_netsoc_csrbankarray_csrbank10_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8711: Assignment to vns_netsoc_csrbankarray_csrbank10_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8712: Assignment to vns_netsoc_csrbankarray_csrbank10_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8714: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8715: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8716: Assignment to soc_suart_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8719: Assignment to soc_suart_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8722: Assignment to vns_netsoc_csrbankarray_csrbank10_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8724: Assignment to soc_suart_txfull_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8726: Assignment to soc_suart_rxempty_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8755: Assignment to vns_netsoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 8767: Assignment to vns_netsoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 10291: Assignment to soc_ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 10527: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 10528: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 10493: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 10608: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 10805: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 12136: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 10564: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13868: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13871: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13966: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13982: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 13999: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15102: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15116: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15130: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15144: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15158: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15172: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15186: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15200: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15285: Assignment to soc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15301: Assignment to soc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15317: Assignment to soc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15331: Assignment to soc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15347: Assignment to soc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15363: Assignment to soc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15377: Assignment to soc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 233: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 235: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 309: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 3107: Assignment to IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress ignored, since the identifier is never used

Elaborating module <DataCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 606: Assignment to haltCpu ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 1121. $display ERROR writeBack stuck by another plugin is not allowed
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 1059: Assignment to tagsWriteLastCmd_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4036: Assignment to writeBack_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4448: Assignment to lastStageInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4449: Assignment to lastStagePc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4450: Assignment to lastStageIsValid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4451: Assignment to lastStageIsFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4472: Assignment to IBusCachedPlugin_incomingInstruction ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4546: Assignment to IBusCachedPlugin_iBusRsp_stages_0_inputSample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4551: Assignment to IBusCachedPlugin_iBusRsp_stages_0_output_payload ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4606: Assignment to IBusCachedPlugin_pcValids_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4607: Assignment to IBusCachedPlugin_pcValids_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4620: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4684: Assignment to IBusCachedPlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4709: Assignment to dBus_cmd_payload_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4821: Assignment to DBusCachedPlugin_mmuBus_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4989: Assignment to MmuPlugin_ports_0_cacheLine_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4992: Assignment to MmuPlugin_ports_0_cacheLine_virtualAddress_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 4993: Assignment to MmuPlugin_ports_0_cacheLine_virtualAddress_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5011: Assignment to MmuPlugin_ports_0_entryToReplace_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5088: Assignment to MmuPlugin_ports_1_cacheLine_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5091: Assignment to MmuPlugin_ports_1_cacheLine_virtualAddress_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5092: Assignment to MmuPlugin_ports_1_cacheLine_virtualAddress_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5110: Assignment to MmuPlugin_ports_1_entryToReplace_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5229: Assignment to MmuPlugin_dBusAccess_cmd_payload_writeMask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5679: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5680: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5799: Assignment to CsrPlugin_exceptionPendings_0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5829: Assignment to CsrPlugin_xtvec_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 5860: Assignment to execute_CsrPlugin_inWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6153: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6286: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6287: Assignment to decode_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6290: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6291: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6294: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6295: Assignment to memory_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6298: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6341: Assignment to CsrPlugin_lastStageWasWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" Line 6919: Assignment to MmuPlugin_shared_pteBuffer_V ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15430: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15538: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" Line 15558: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15253: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15253: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15253: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15253: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15253: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15253: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15424: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15424: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15424: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_vexriscv.linux/gateware/top.v" line 15424: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 16384x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 4096x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_5>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_5> for signal <mem_5>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <soc_ethphy_rx_dv_d> equivalent to <soc_ethphy_source_valid> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <memadr_13> equivalent to <memadr_11> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <memadr_14> equivalent to <memadr_12> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Found 1-bit register for signal <soc_ethphy_source_valid>.
    Found 8-bit register for signal <soc_ethphy_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <soc_ethphy_tx_data>.
    Found 1-bit register for signal <soc_ethphy_tx_valid>.
    Found 4-bit register for signal <soc_ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_netsoc_ctrl_bus_errors>.
    Found 64-bit register for signal <soc_netsoc_cpu_time>.
    Found 64-bit register for signal <soc_netsoc_cpu_time_status>.
    Found 64-bit register for signal <soc_netsoc_cpu_time_cmp>.
    Found 1-bit register for signal <soc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_sram_bus_ack>.
    Found 32-bit register for signal <soc_netsoc_value>.
    Found 32-bit register for signal <soc_netsoc_value_status>.
    Found 1-bit register for signal <soc_netsoc_zero_pending>.
    Found 1-bit register for signal <soc_netsoc_zero_old_trigger>.
    Found 1-bit register for signal <soc_netsoc_bus_wishbone_ack>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 1-bit register for signal <soc_emulator_ram_bus_ack>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_netsoc_sdram_timer_count1>.
    Found 1-bit register for signal <soc_netsoc_sdram_postponer_req_o>.
    Found 1-bit register for signal <soc_netsoc_sdram_postponer_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_sequencer_count>.
    Found 14-bit register for signal <soc_netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_netsoc_sdram_sequencer_done1>.
    Found 6-bit register for signal <soc_netsoc_sdram_sequencer_counter>.
    Found 26-bit register for signal <soc_netsoc_sdram_zqcs_timer_count1>.
    Found 1-bit register for signal <soc_netsoc_sdram_zqcs_executer_done>.
    Found 5-bit register for signal <soc_netsoc_sdram_zqcs_executer_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_netsoc_sdram_time0>.
    Found 4-bit register for signal <soc_netsoc_sdram_time1>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_netsoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 2-bit register for signal <soc_netsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <soc_netsoc_count>.
    Found 32-bit register for signal <soc_ethmac_preamble_errors_status>.
    Found 32-bit register for signal <soc_ethmac_crc_errors_status>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_ethmac_writer_counter>.
    Found 1-bit register for signal <soc_ethmac_writer_slot>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_ethmac_writer_errors_status>.
    Found 11-bit register for signal <soc_ethmac_reader_counter>.
    Found 1-bit register for signal <soc_ethmac_reader_last_d>.
    Found 1-bit register for signal <soc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <vns_netsoc_grant>.
    Found 7-bit register for signal <vns_netsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_netsoc_count>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<63>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<62>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<61>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<60>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<59>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<58>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<57>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<56>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<55>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<54>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<53>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<52>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<51>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<50>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<49>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<48>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<47>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<46>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<45>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<44>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<43>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<42>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<41>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<40>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<39>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<38>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<37>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<36>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<35>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<34>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<33>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<32>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_cpu_time_cmp_storage<0>>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<0>>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethmac_writer_storage>.
    Found 1-bit register for signal <soc_ethmac_reader_slot_storage>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<10>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<9>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<8>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<7>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<6>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<5>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<4>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<3>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<2>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<1>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<0>>.
    Found 1-bit register for signal <soc_ethmac_reader_eventmanager_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethphy_crg_storage>.
    Found 3-bit register for signal <soc_ethphy_mdio_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage>.
    Found 1-bit register for signal <vns_netsoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_netsoc_sdram_storage>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector0_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector0_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector1_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector1_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector2_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector2_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector3_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector3_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<0>>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface8_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_load_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<0>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<0>>.
    Found 1-bit register for signal <soc_netsoc_en_storage>.
    Found 1-bit register for signal <soc_netsoc_update_value_storage>.
    Found 1-bit register for signal <soc_netsoc_update_value_re>.
    Found 1-bit register for signal <soc_netsoc_eventmanager_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface10_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 32-bit register for signal <memdat>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memdat_2>.
    Found 10-bit register for signal <memdat_4>.
    Found 12-bit register for signal <memadr_2>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 32-bit register for signal <memdat_15>.
    Found 32-bit register for signal <memdat_16>.
    Found 9-bit register for signal <memadr_11>.
    Found 9-bit register for signal <memadr_12>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <soc_netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_2248_OUT> created at line 10322.
    Found 2-bit subtractor for signal <soc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_2293_OUT> created at line 10429.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_2328_OUT> created at line 10486.
    Found 32-bit subtractor for signal <soc_netsoc_value[31]_GND_1_o_sub_2353_OUT> created at line 10589.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_2413_OUT> created at line 10763.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_2422_OUT> created at line 10785.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_2446_OUT> created at line 10836.
    Found 9-bit subtractor for signal <soc_netsoc_sdram_timer_count1[8]_GND_1_o_sub_2453_OUT> created at line 10863.
    Found 26-bit subtractor for signal <soc_netsoc_sdram_zqcs_timer_count1[25]_GND_1_o_sub_2471_OUT> created at line 10924.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2493_OUT> created at line 10983.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_2497_OUT> created at line 11006.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_2501_OUT> created at line 11021.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_2505_OUT> created at line 11036.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2517_OUT> created at line 11063.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_2521_OUT> created at line 11086.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_2525_OUT> created at line 11101.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_2529_OUT> created at line 11116.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2541_OUT> created at line 11143.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_2545_OUT> created at line 11166.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_2549_OUT> created at line 11181.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_2553_OUT> created at line 11196.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2565_OUT> created at line 11223.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2569_OUT> created at line 11246.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_2573_OUT> created at line 11261.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_2577_OUT> created at line 11276.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2589_OUT> created at line 11303.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2593_OUT> created at line 11326.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_2597_OUT> created at line 11341.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_2601_OUT> created at line 11356.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2613_OUT> created at line 11383.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2617_OUT> created at line 11406.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_2621_OUT> created at line 11421.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_2625_OUT> created at line 11436.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2637_OUT> created at line 11463.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2641_OUT> created at line 11486.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_2645_OUT> created at line 11501.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_2649_OUT> created at line 11516.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2661_OUT> created at line 11543.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2665_OUT> created at line 11566.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_2669_OUT> created at line 11581.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_2673_OUT> created at line 11596.
    Found 5-bit subtractor for signal <soc_netsoc_sdram_time0[4]_GND_1_o_sub_2677_OUT> created at line 11607.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_time1[3]_GND_1_o_sub_2680_OUT> created at line 11614.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_twtrcon_count[2]_GND_1_o_sub_2804_OUT> created at line 12168.
    Found 2-bit subtractor for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_sub_2881_OUT> created at line 12294.
    Found 2-bit subtractor for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_sub_2892_OUT> created at line 12327.
    Found 20-bit subtractor for signal <vns_netsoc_count[19]_GND_1_o_sub_2895_OUT> created at line 12367.
    Found 2-bit adder for signal <n8424> created at line 6358.
    Found 2-bit adder for signal <soc_netsoc_sdram_tfawcon_count> created at line 6358.
    Found 30-bit adder for signal <soc_netsoc_adr[29]_GND_1_o_add_875_OUT> created at line 6698.
    Found 1-bit adder for signal <soc_netsoc_count_PWR_1_o_add_877_OUT<0>> created at line 6700.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_990_OUT> created at line 7300.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_993_OUT> created at line 7309.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1012_OUT> created at line 7343.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1015_OUT> created at line 7352.
    Found 32-bit adder for signal <soc_ethmac_writer_errors_status[31]_GND_1_o_add_1068_OUT> created at line 7600.
    Found 11-bit adder for signal <soc_ethmac_reader_counter[10]_GND_1_o_add_1092_OUT> created at line 7632.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_2238_OUT> created at line 10306.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_2242_OUT> created at line 10313.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_2245_OUT> created at line 10318.
    Found 2-bit adder for signal <soc_ethmac_rx_converter_converter_demux[1]_GND_1_o_add_2254_OUT> created at line 10345.
    Found 4-bit adder for signal <soc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_2286_OUT> created at line 10413.
    Found 3-bit adder for signal <soc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_2289_OUT> created at line 10421.
    Found 16-bit adder for signal <soc_ethmac_padding_inserter_counter[15]_GND_1_o_add_2297_OUT> created at line 10443.
    Found 2-bit adder for signal <soc_ethmac_tx_converter_converter_mux[1]_GND_1_o_add_2300_OUT> created at line 10460.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_2333_OUT<0>> created at line 10497.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_2334_OUT<0>> created at line 10499.
    Found 32-bit adder for signal <soc_netsoc_ctrl_bus_errors[31]_GND_1_o_add_2345_OUT> created at line 10567.
    Found 64-bit adder for signal <soc_netsoc_cpu_time[63]_GND_1_o_add_2348_OUT> created at line 10570.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_2357_OUT> created at line 10606.
    Found 4-bit adder for signal <n8471> created at line 10613.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_2364_OUT> created at line 10627.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_2378_OUT> created at line 10678.
    Found 33-bit adder for signal <n8477> created at line 10694.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_2390_OUT> created at line 10707.
    Found 33-bit adder for signal <n8481> created at line 10726.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_2406_OUT> created at line 10752.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_2408_OUT> created at line 10755.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_2410_OUT> created at line 10759.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_2415_OUT> created at line 10774.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_2417_OUT> created at line 10777.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_2419_OUT> created at line 10781.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_2427_OUT> created at line 10797.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_2440_OUT> created at line 10823.
    Found 1-bit adder for signal <soc_netsoc_sdram_postponer_count_GND_1_o_add_2454_OUT<0>> created at line 10870.
    Found 1-bit adder for signal <soc_netsoc_sdram_sequencer_count_GND_1_o_add_2457_OUT<0>> created at line 10879.
    Found 6-bit adder for signal <soc_netsoc_sdram_sequencer_counter[5]_GND_1_o_add_2466_OUT> created at line 10916.
    Found 5-bit adder for signal <soc_netsoc_sdram_zqcs_executer_counter[4]_GND_1_o_add_2480_OUT> created at line 10955.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2486_OUT> created at line 10972.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2488_OUT> created at line 10975.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_2490_OUT> created at line 10979.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2510_OUT> created at line 11052.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2512_OUT> created at line 11055.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2514_OUT> created at line 11059.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2534_OUT> created at line 11132.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2536_OUT> created at line 11135.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2538_OUT> created at line 11139.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2558_OUT> created at line 11212.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2560_OUT> created at line 11215.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2562_OUT> created at line 11219.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2582_OUT> created at line 11292.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2584_OUT> created at line 11295.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2586_OUT> created at line 11299.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2606_OUT> created at line 11372.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2608_OUT> created at line 11375.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2610_OUT> created at line 11379.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2630_OUT> created at line 11452.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2632_OUT> created at line 11455.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2634_OUT> created at line 11459.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2654_OUT> created at line 11532.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2656_OUT> created at line 11535.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2658_OUT> created at line 11539.
    Found 1-bit adder for signal <soc_netsoc_sdram_trrdcon_count_GND_1_o_add_2798_OUT<0>> created at line 12129.
    Found 25-bit adder for signal <n8559> created at line 12179.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2808_OUT> created at line 12188.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2810_OUT> created at line 12191.
    Found 32-bit adder for signal <soc_ethmac_preamble_errors_status[31]_GND_1_o_add_2868_OUT> created at line 12261.
    Found 32-bit adder for signal <soc_ethmac_crc_errors_status[31]_GND_1_o_add_2870_OUT> created at line 12264.
    Found 32-bit adder for signal <soc_ethmac_writer_counter[31]_GND_1_o_add_2872_OUT> created at line 12276.
    Found 1-bit adder for signal <soc_ethmac_writer_slot_PWR_1_o_add_2875_OUT<0>> created at line 12280.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_produce_PWR_1_o_add_2876_OUT<0>> created at line 12283.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_consume_PWR_1_o_add_2877_OUT<0>> created at line 12286.
    Found 2-bit adder for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_add_2878_OUT> created at line 12290.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_produce_PWR_1_o_add_2887_OUT<0>> created at line 12316.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_consume_PWR_1_o_add_2888_OUT<0>> created at line 12319.
    Found 2-bit adder for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_add_2889_OUT> created at line 12323.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_3333_OUT> created at line 13746.
    Found 8x8-bit Read Only RAM for signal <soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_897_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_6>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_6> for signal <mem_6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_7>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_7> for signal <mem_7>.
    Found 1-bit 4-to-1 multiplexer for signal <soc_netsoc_sdram_cmd_valid> created at line 4844.
    Found 1-bit 3-to-1 multiplexer for signal <soc_netsoc_sdram_cmd_last> created at line 4844.
    Found 32-bit 4-to-1 multiplexer for signal <soc_netsoc_interface0_wb_sdram_dat_r> created at line 6528.
    Found 8-bit 4-to-1 multiplexer for signal <soc_ethmac_crc32_inserter_cnt[1]_soc_ethmac_crc32_inserter_value[7]_wide_mux_919_OUT> created at line 6948.
    Found 10-bit 4-to-1 multiplexer for signal <soc_ethmac_tx_converter_converter_source_payload_data> created at line 7218.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 8843.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 8872.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 8930.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 8959.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 9017.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 9046.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 9075.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 9104.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 9133.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 9191.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 9220.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 9278.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 9307.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 9336.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 9797.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 9814.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 9831.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 9848.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 9865.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 9882.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 9916.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 9933.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 9950.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 9967.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 9984.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 10001.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed21> created at line 10018.
    Found 40-bit 4-to-1 multiplexer for signal <soc_ethmac_rx_converter_converter_demux[1]_soc_ethmac_rx_converter_converter_sink_payload_data[9]_wide_mux_2257_OUT> created at line 10363.
    Found 8-bit 21-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface0_bank_bus_adr[4]_GND_1_o_wide_mux_2897_OUT> created at line 12374.
    Found 8-bit 12-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_2899_OUT> created at line 12455.
    Found 8-bit 31-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_2901_OUT> created at line 12500.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface3_bank_bus_adr[1]_GND_1_o_wide_mux_2903_OUT> created at line 12614.
    Found 8-bit 8-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_2911_OUT> created at line 12789.
    Found 8-bit 63-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface7_bank_bus_adr[5]_GND_1_o_wide_mux_2919_OUT> created at line 12845.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface8_bank_bus_adr[1]_GND_1_o_wide_mux_2930_OUT> created at line 13149.
    Found 8-bit 21-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface9_bank_bus_adr[4]_GND_1_o_wide_mux_2933_OUT> created at line 13171.
    Found 8-bit 7-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface10_bank_bus_adr[2]_GND_1_o_wide_mux_2935_OUT> created at line 13265.
    Found 1-bit 8-to-1 multiplexer for signal <_n14235> created at line 10642.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 13965
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 14002
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 14002
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 14002
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 14002
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 15271
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 15455
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 15458
    Found 64-bit comparator lessequal for signal <n0008> created at line 3748
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_31_o> created at line 3899
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_row_hit> created at line 4894
    Found 14-bit comparator not equal for signal <n0532> created at line 4910
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_row_hit> created at line 5056
    Found 14-bit comparator not equal for signal <n0624> created at line 5072
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_row_hit> created at line 5218
    Found 14-bit comparator not equal for signal <n0711> created at line 5234
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_row_hit> created at line 5380
    Found 14-bit comparator not equal for signal <n0798> created at line 5396
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_row_hit> created at line 5542
    Found 14-bit comparator not equal for signal <n0885> created at line 5558
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_row_hit> created at line 5704
    Found 14-bit comparator not equal for signal <n0972> created at line 5720
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_row_hit> created at line 5866
    Found 14-bit comparator not equal for signal <n1059> created at line 5882
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_row_hit> created at line 6028
    Found 14-bit comparator not equal for signal <n1146> created at line 6044
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_612_o> created at line 6239
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_613_o> created at line 6239
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_614_o> created at line 6240
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_615_o> created at line 6240
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_616_o> created at line 6241
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_617_o> created at line 6241
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_618_o> created at line 6242
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_619_o> created at line 6242
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_620_o> created at line 6243
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_621_o> created at line 6243
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_622_o> created at line 6244
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_623_o> created at line 6244
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_624_o> created at line 6245
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_625_o> created at line 6245
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_626_o> created at line 6246
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_627_o> created at line 6246
    Found 23-bit comparator equal for signal <soc_netsoc_tag_do_tag[22]_GND_1_o_equal_838_o> created at line 6563
    Found 16-bit comparator greater for signal <_n15159> created at line 7111
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[6]_soc_ethmac_tx_cdc_consume_wdomain[6]_equal_983_o> created at line 7290
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[5]_soc_ethmac_tx_cdc_consume_wdomain[5]_equal_984_o> created at line 7290
    Found 5-bit comparator not equal for signal <n2225> created at line 7290
    Found 7-bit comparator not equal for signal <n2228> created at line 7291
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[6]_soc_ethmac_rx_cdc_consume_wdomain[6]_equal_1005_o> created at line 7333
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[5]_soc_ethmac_rx_cdc_consume_wdomain[5]_equal_1006_o> created at line 7333
    Found 5-bit comparator not equal for signal <n2261> created at line 7333
    Found 7-bit comparator equal for signal <n2264> created at line 7334
    Found 11-bit comparator greater for signal <soc_ethmac_reader_last_INV_298_o> created at line 7632
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_2229_o> created at line 10272
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_2333_o> created at line 10494
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_2357_o> created at line 10605
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_3332_o> created at line 13731
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_3396_o> created at line 13960
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  28 RAM(s).
	inferred 114 Adder/Subtractor(s).
	inferred 3079 D-type flip-flop(s).
	inferred  50 Comparator(s).
	inferred 1129 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v".
    Set property "ram_style = block" for signal <RegFilePlugin_regFile>.
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" line 3083: Output port <io_cpu_fetch_physicalAddress> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" line 3083: Output port <io_mem_cmd_payload_size> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" line 3083: Output port <io_cpu_fetch_mmuBus_end> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" line 3131: Output port <io_cpu_memory_isWrite> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" line 3131: Output port <io_cpu_memory_mmuBus_end> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v" line 3131: Output port <io_mem_cmd_payload_last> of the instance <dataCache_1_> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_247_>.
    Found 32-bit register for signal <IBusCachedPlugin_fetchPc_pcReg>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_booted>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_inc>.
    Found 1-bit register for signal <_zz_109_>.
    Found 1-bit register for signal <_zz_111_>.
    Found 1-bit register for signal <_zz_114_>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_0>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_1>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_2>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_3>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_4>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_5>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_decodeRemoved>.
    Found 1-bit register for signal <_zz_117_>.
    Found 1-bit register for signal <_zz_124_>.
    Found 1-bit register for signal <MmuPlugin_status_sum>.
    Found 1-bit register for signal <MmuPlugin_status_mxr>.
    Found 1-bit register for signal <MmuPlugin_status_mprv>.
    Found 1-bit register for signal <MmuPlugin_satp_mode>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_0_valid>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_1_valid>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_2_valid>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_3_valid>.
    Found 2-bit register for signal <MmuPlugin_ports_0_entryToReplace_value>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_0_valid>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_1_valid>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_2_valid>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_3_valid>.
    Found 2-bit register for signal <MmuPlugin_ports_1_entryToReplace_value>.
    Found 3-bit register for signal <MmuPlugin_shared_state_1_>.
    Found 1-bit register for signal <_zz_159_>.
    Found 1-bit register for signal <_zz_172_>.
    Found 2-bit register for signal <CsrPlugin_privilege>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_medeleg_IAM>.
    Found 1-bit register for signal <CsrPlugin_medeleg_IAF>.
    Found 1-bit register for signal <CsrPlugin_medeleg_II>.
    Found 1-bit register for signal <CsrPlugin_medeleg_LAM>.
    Found 1-bit register for signal <CsrPlugin_medeleg_LAF>.
    Found 1-bit register for signal <CsrPlugin_medeleg_SAM>.
    Found 1-bit register for signal <CsrPlugin_medeleg_SAF>.
    Found 1-bit register for signal <CsrPlugin_medeleg_EU>.
    Found 1-bit register for signal <CsrPlugin_medeleg_ES>.
    Found 1-bit register for signal <CsrPlugin_medeleg_IPF>.
    Found 1-bit register for signal <CsrPlugin_medeleg_LPF>.
    Found 1-bit register for signal <CsrPlugin_medeleg_SPF>.
    Found 1-bit register for signal <CsrPlugin_mideleg_ST>.
    Found 1-bit register for signal <CsrPlugin_mideleg_SE>.
    Found 1-bit register for signal <CsrPlugin_mideleg_SS>.
    Found 1-bit register for signal <CsrPlugin_sstatus_SIE>.
    Found 1-bit register for signal <CsrPlugin_sstatus_SPIE>.
    Found 1-bit register for signal <CsrPlugin_sstatus_SPP>.
    Found 1-bit register for signal <CsrPlugin_sip_SEIP_SOFT>.
    Found 1-bit register for signal <CsrPlugin_sip_STIP>.
    Found 1-bit register for signal <CsrPlugin_sip_SSIP>.
    Found 1-bit register for signal <CsrPlugin_sie_SEIE>.
    Found 1-bit register for signal <CsrPlugin_sie_STIE>.
    Found 1-bit register for signal <CsrPlugin_sie_SSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack>.
    Found 1-bit register for signal <CsrPlugin_interrupt_valid>.
    Found 1-bit register for signal <CsrPlugin_hadException>.
    Found 1-bit register for signal <execute_CsrPlugin_wfiWake>.
    Found 6-bit register for signal <memory_MulDivIterativePlugin_mul_counter_value>.
    Found 6-bit register for signal <memory_MulDivIterativePlugin_div_counter_value>.
    Found 32-bit register for signal <_zz_207_>.
    Found 32-bit register for signal <_zz_209_>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 1-bit register for signal <execute_to_memory_IS_DBUS_SHARING>.
    Found 1-bit register for signal <memory_to_writeBack_IS_DBUS_SHARING>.
    Found 32-bit register for signal <memory_to_writeBack_REGFILE_WRITE_DATA>.
    Found 32-bit register for signal <memory_to_writeBack_INSTRUCTION>.
    Found 3-bit register for signal <_zz_211_>.
    Found 1-bit register for signal <_zz_212_>.
    Found 3-bit register for signal <_zz_213_>.
    Found 1-bit register for signal <_zz_219_>.
    Found 32-bit register for signal <_zz_112_>.
    Found 32-bit register for signal <_zz_115_>.
    Found 1-bit register for signal <IBusCachedPlugin_s1_tightlyCoupledHit>.
    Found 1-bit register for signal <IBusCachedPlugin_s2_tightlyCoupledHit>.
    Found 1-bit register for signal <_zz_118_>.
    Found 32-bit register for signal <_zz_119_>.
    Found 32-bit register for signal <_zz_120_>.
    Found 4-bit register for signal <_zz_121_>.
    Found 3-bit register for signal <_zz_122_>.
    Found 1-bit register for signal <_zz_125_>.
    Found 32-bit register for signal <_zz_126_>.
    Found 32-bit register for signal <_zz_127_>.
    Found 4-bit register for signal <_zz_128_>.
    Found 3-bit register for signal <_zz_129_>.
    Found 10-bit register for signal <MmuPlugin_shared_pteBuffer_PPN0>.
    Found 12-bit register for signal <MmuPlugin_shared_pteBuffer_PPN1>.
    Found 10-bit register for signal <MmuPlugin_shared_vpn_1>.
    Found 10-bit register for signal <MmuPlugin_shared_vpn_0>.
    Found 1-bit register for signal <MmuPlugin_shared_portId>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_0_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_0_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_0_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_0_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_0_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_0_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_0_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_0_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_0_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_0_superPage>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_1_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_1_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_1_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_1_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_1_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_1_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_1_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_1_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_1_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_1_superPage>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_2_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_2_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_2_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_2_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_2_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_2_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_2_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_2_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_2_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_2_superPage>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_3_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_3_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_3_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_3_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_0_cache_3_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_3_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_3_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_3_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_3_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_0_cache_3_superPage>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_0_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_0_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_0_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_0_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_0_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_0_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_0_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_0_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_0_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_0_superPage>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_1_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_1_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_1_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_1_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_1_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_1_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_1_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_1_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_1_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_1_superPage>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_2_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_2_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_2_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_2_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_2_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_2_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_2_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_2_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_2_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_2_superPage>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_3_exception>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_3_virtualAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_3_virtualAddress_1>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_3_physicalAddress_0>.
    Found 10-bit register for signal <MmuPlugin_ports_1_cache_3_physicalAddress_1>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_3_allowRead>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_3_allowWrite>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_3_allowExecute>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_3_allowUser>.
    Found 1-bit register for signal <MmuPlugin_ports_1_cache_3_superPage>.
    Found 5-bit register for signal <_zz_173_>.
    Found 32-bit register for signal <_zz_174_>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MTIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 1-bit register for signal <CsrPlugin_sip_SEIP_INPUT>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 4-bit register for signal <CsrPlugin_interrupt_code>.
    Found 2-bit register for signal <CsrPlugin_interrupt_targetPrivilege>.
    Found 1-bit register for signal <CsrPlugin_scause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_scause_exceptionCode>.
    Found 32-bit register for signal <CsrPlugin_sepc>.
    Found 32-bit register for signal <CsrPlugin_stval>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 32-bit register for signal <CsrPlugin_mtval>.
    Found 32-bit register for signal <memory_MulDivIterativePlugin_rs2>.
    Found 65-bit register for signal <memory_MulDivIterativePlugin_accumulator>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_div_done>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_rs1<32>>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_398_<31>>.
    Found 1-bit register for signal <_zz_398_<30>>.
    Found 1-bit register for signal <_zz_398_<29>>.
    Found 1-bit register for signal <_zz_398_<28>>.
    Found 1-bit register for signal <_zz_398_<27>>.
    Found 1-bit register for signal <_zz_398_<26>>.
    Found 1-bit register for signal <_zz_398_<25>>.
    Found 1-bit register for signal <_zz_398_<24>>.
    Found 1-bit register for signal <_zz_398_<23>>.
    Found 1-bit register for signal <_zz_398_<22>>.
    Found 1-bit register for signal <_zz_398_<21>>.
    Found 1-bit register for signal <_zz_398_<20>>.
    Found 1-bit register for signal <_zz_398_<19>>.
    Found 1-bit register for signal <_zz_398_<18>>.
    Found 1-bit register for signal <_zz_398_<17>>.
    Found 1-bit register for signal <_zz_398_<16>>.
    Found 1-bit register for signal <_zz_398_<15>>.
    Found 1-bit register for signal <_zz_398_<14>>.
    Found 1-bit register for signal <_zz_398_<13>>.
    Found 1-bit register for signal <_zz_398_<12>>.
    Found 1-bit register for signal <_zz_398_<11>>.
    Found 1-bit register for signal <_zz_398_<10>>.
    Found 1-bit register for signal <_zz_398_<9>>.
    Found 1-bit register for signal <_zz_398_<8>>.
    Found 1-bit register for signal <_zz_398_<7>>.
    Found 1-bit register for signal <_zz_398_<6>>.
    Found 1-bit register for signal <_zz_398_<5>>.
    Found 1-bit register for signal <_zz_398_<4>>.
    Found 1-bit register for signal <_zz_398_<3>>.
    Found 1-bit register for signal <_zz_398_<2>>.
    Found 1-bit register for signal <_zz_398_<1>>.
    Found 32-bit register for signal <memory_MulDivIterativePlugin_div_result>.
    Found 1-bit register for signal <memory_MulDivIterativePlugin_div_needRevert>.
    Found 32-bit register for signal <externalInterruptArray_regNext>.
    Found 1-bit register for signal <execute_to_memory_BRANCH_DO>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_LRSC>.
    Found 32-bit register for signal <decode_to_execute_RS2>.
    Found 2-bit register for signal <decode_to_execute_SHIFT_CTRL>.
    Found 2-bit register for signal <execute_to_memory_SHIFT_CTRL>.
    Found 32-bit register for signal <decode_to_execute_INSTRUCTION>.
    Found 32-bit register for signal <execute_to_memory_INSTRUCTION>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_MANAGMENT>.
    Found 1-bit register for signal <decode_to_execute_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_IS_MUL>.
    Found 1-bit register for signal <decode_to_execute_IS_CSR>.
    Found 32-bit register for signal <execute_to_memory_SHIFT_RIGHT>.
    Found 2-bit register for signal <decode_to_execute_ALU_CTRL>.
    Found 1-bit register for signal <decode_to_execute_SRC_LESS_UNSIGNED>.
    Found 1-bit register for signal <decode_to_execute_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <memory_to_writeBack_REGFILE_WRITE_VALID>.
    Found 2-bit register for signal <decode_to_execute_ENV_CTRL>.
    Found 2-bit register for signal <execute_to_memory_ENV_CTRL>.
    Found 2-bit register for signal <memory_to_writeBack_ENV_CTRL>.
    Found 32-bit register for signal <decode_to_execute_PC>.
    Found 32-bit register for signal <execute_to_memory_PC>.
    Found 32-bit register for signal <memory_to_writeBack_PC>.
    Found 2-bit register for signal <decode_to_execute_SRC2_CTRL>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <decode_to_execute_SRC_USE_SUB_LESS>.
    Found 1-bit register for signal <decode_to_execute_CSR_READ_OPCODE>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_AMO>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_WR>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_WR>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_WR>.
    Found 2-bit register for signal <decode_to_execute_SRC1_CTRL>.
    Found 1-bit register for signal <decode_to_execute_IS_RS1_SIGNED>.
    Found 1-bit register for signal <decode_to_execute_IS_DIV>.
    Found 1-bit register for signal <execute_to_memory_IS_DIV>.
    Found 2-bit register for signal <execute_to_memory_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <memory_to_writeBack_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <decode_to_execute_ALU_BITWISE_CTRL>.
    Found 1-bit register for signal <decode_to_execute_IS_SFENCE_VMA>.
    Found 1-bit register for signal <execute_to_memory_IS_SFENCE_VMA>.
    Found 1-bit register for signal <memory_to_writeBack_IS_SFENCE_VMA>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_ENABLE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_ENABLE>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_ENABLE>.
    Found 32-bit register for signal <execute_to_memory_REGFILE_WRITE_DATA>.
    Found 1-bit register for signal <decode_to_execute_CSR_WRITE_OPCODE>.
    Found 2-bit register for signal <decode_to_execute_BRANCH_CTRL>.
    Found 32-bit register for signal <decode_to_execute_RS1>.
    Found 32-bit register for signal <execute_to_memory_BRANCH_CALC>.
    Found 1-bit register for signal <decode_to_execute_IS_RS2_SIGNED>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_EXECUTE_STAGE>.
    Found 1-bit register for signal <decode_to_execute_SRC2_FORCE_ZERO>.
    Found 30-bit register for signal <CsrPlugin_mtvec_base>.
    Found 20-bit register for signal <MmuPlugin_satp_ppn>.
    Found 30-bit register for signal <CsrPlugin_stvec_base>.
    Found 2-bit register for signal <CsrPlugin_stvec_mode>.
    Found 32-bit register for signal <CsrPlugin_mscratch>.
    Found 32-bit register for signal <CsrPlugin_sscratch>.
    Found 32-bit register for signal <iBusWishbone_DAT_MISO_regNext>.
    Found 32-bit register for signal <dBusWishbone_DAT_MISO_regNext>.
    Found 32-bit register for signal <_zz_246_>.
    Found finite state machine <FSM_20> for signal <MmuPlugin_shared_state_1_>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 21                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <_zz_330_> created at line 2738.
    Found 2-bit subtractor for signal <_zz_386_> created at line 2794.
    Found 33-bit subtractor for signal <_zz_202_> created at line 6240.
    Found 32-bit adder for signal <_zz_372_> created at line 2780.
    Found 32-bit adder for signal <_zz_373_> created at line 2781.
    Found 34-bit adder for signal <_zz_389_> created at line 2797.
    Found 33-bit adder for signal <_zz_403_> created at line 2811.
    Found 32-bit adder for signal <IBusCachedPlugin_fetchPc_pcReg[31]__zz_332_[31]_add_481_OUT> created at line 4533.
    Found 2-bit adder for signal <MmuPlugin_ports_0_entryToReplace_valueNext> created at line 5013.
    Found 2-bit adder for signal <MmuPlugin_ports_1_entryToReplace_valueNext> created at line 5112.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 5665.
    Found 6-bit adder for signal <memory_MulDivIterativePlugin_mul_counter_value[5]__zz_388_[5]_add_870_OUT> created at line 6202.
    Found 6-bit adder for signal <memory_MulDivIterativePlugin_div_counter_value[5]__zz_396_[5]_add_874_OUT> created at line 6231.
    Found 3-bit adder for signal <zz_211_[2]_GND_138_o_add_1052_OUT> created at line 6905.
    Found 3-bit adder for signal <zz_213_[2]_GND_138_o_add_1055_OUT> created at line 6910.
    Found 33-bit adder for signal <zz_206_[32]__zz_407_[32]_add_1302_OUT> created at line 7198.
    Found 32-bit adder for signal <execute_RS2[31]__zz_409_[31]_add_1305_OUT> created at line 7199.
    Found 33-bit shifter arithmetic right for signal <_zz_379_> created at line 2787
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_248_> created at line 3187.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_250_> created at line 3204.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_251_> created at line 3204.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_256_> created at line 3204.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_257_> created at line 3204.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_258_> created at line 3204.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_259_> created at line 3204.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_261_> created at line 3261.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_262_> created at line 3261.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_267_> created at line 3261.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_268_> created at line 3261.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_269_> created at line 3261.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_270_> created at line 3261.
    Found 32-bit 3-to-1 multiplexer for signal <memory_SHIFT_CTRL[1]_memory_SHIFT_RIGHT[31]_wide_mux_430_OUT> created at line 4162.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<7>> created at line 4877.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<6>> created at line 4877.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<5>> created at line 4877.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<4>> created at line 4877.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<3>> created at line 4877.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<2>> created at line 4877.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<1>> created at line 4877.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<0>> created at line 4877.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_161_> created at line 5325.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_166_> created at line 5391.
    Found 2-bit 15-to-1 multiplexer for signal <CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped> created at line 5690.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<9>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<8>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<7>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<6>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<5>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<4>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<3>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<2>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<1>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_1_cacheLine_physicalAddress_1<0>> created at line 5131.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[9]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[8]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[7]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[6]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[5]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[4]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[3]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[2]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[1]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_254_[0]> created at line 1244.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<9>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<8>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<7>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<6>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<5>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<4>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<3>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<2>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<1>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <MmuPlugin_ports_0_cacheLine_physicalAddress_1<0>> created at line 5034.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[9]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[8]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[7]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[6]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[5]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[4]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[3]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[2]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[1]> created at line 1255.
    Found 1-bit 4-to-1 multiplexer for signal <_zz_265_[0]> created at line 1255.
    Found 2-bit comparator greater for signal <CsrPlugin_privilege[1]_GND_138_o_LessThan_19_o> created at line 2725
    Found 2-bit comparator greater for signal <CsrPlugin_privilege[1]_PWR_48_o_LessThan_20_o> created at line 2729
    Found 5-bit comparator equal for signal <zz_173_[4]_decode_INSTRUCTION[24]_equal_406_o> created at line 4101
    Found 5-bit comparator equal for signal <zz_173_[4]_decode_INSTRUCTION[19]_equal_418_o> created at line 4131
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_0_virtualAddress_1[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_567_o> created at line 4981
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_568_o> created at line 4981
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_1_virtualAddress_1[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_569_o> created at line 4982
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_1_virtualAddress_0[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_570_o> created at line 4982
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_2_virtualAddress_1[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_571_o> created at line 4983
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_2_virtualAddress_0[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_572_o> created at line 4983
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_3_virtualAddress_1[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_573_o> created at line 4984
    Found 10-bit comparator equal for signal <MmuPlugin_ports_0_cache_3_virtualAddress_0[9]_DBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_574_o> created at line 4984
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_0_virtualAddress_1[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_593_o> created at line 5080
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_594_o> created at line 5080
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_1_virtualAddress_1[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_595_o> created at line 5081
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_1_virtualAddress_0[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_596_o> created at line 5081
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_2_virtualAddress_1[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_597_o> created at line 5082
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_2_virtualAddress_0[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_598_o> created at line 5082
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_3_virtualAddress_1[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[31]_equal_599_o> created at line 5083
    Found 10-bit comparator equal for signal <MmuPlugin_ports_1_cache_3_virtualAddress_0[9]_IBusCachedPlugin_mmuBus_cmd_virtualAddress[21]_equal_600_o> created at line 5083
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_715_o> created at line 5415
    Found 5-bit comparator equal for signal <_zz_175_> created at line 5549
    Found 5-bit comparator equal for signal <_zz_176_> created at line 5550
    Found 5-bit comparator equal for signal <_zz_177_> created at line 5551
    Found 5-bit comparator equal for signal <_zz_178_> created at line 5552
    Found 5-bit comparator equal for signal <_zz_179_> created at line 5553
    Found 5-bit comparator equal for signal <_zz_180_> created at line 5554
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 5555
    Found 2-bit comparator greater for signal <CsrPlugin_privilege[1]_CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1]_LessThan_768_o> created at line 5756
    Found 2-bit comparator greater for signal <CsrPlugin_privilege[1]_execute_CsrPlugin_csrAddress[9]_LessThan_820_o> created at line 5982
    Found 3-bit comparator equal for signal <_zz_217_> created at line 6327
    Summary:
	inferred   2 RAM(s).
	inferred  17 Adder/Subtractor(s).
	inferred 1944 D-type flip-flop(s).
	inferred  31 Comparator(s).
	inferred 570 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v".
    Set property "ram_style = block" for signal <ways_0_tags>.
    Set property "ram_style = block" for signal <ways_0_datas>.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isUser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Found 32-bit register for signal <_zz_11_>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 1-bit register for signal <lineLoader_flushPending>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 8-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <_zz_3_>.
    Found 32-bit register for signal <io_cpu_fetch_data_regNextWhen>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_allowExecute>.
    Found 1-bit register for signal <decodeStage_mmuRsp_exception>.
    Found 1-bit register for signal <decodeStage_mmuRsp_refilling>.
    Found 1-bit register for signal <decodeStage_hit_valid>.
    Found 1-bit register for signal <decodeStage_hit_error>.
    Found 22-bit register for signal <_zz_10_>.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_139_o_add_35_OUT> created at line 301.
    Found 8-bit adder for signal <lineLoader_flushCounter[7]_GND_139_o_add_41_OUT> created at line 314.
    Found 20-bit comparator equal for signal <fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o> created at line 254
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <InstructionCache> synthesized.

Synthesizing Unit <DataCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv_Linux.v".
    Set property "ram_style = block" for signal <ways_0_tags>.
    Set property "ram_style = block" for signal <ways_0_data_symbol0>.
    Set property "ram_style = block" for signal <ways_0_data_symbol1>.
    Set property "ram_style = block" for signal <ways_0_data_symbol2>.
    Set property "ram_style = block" for signal <ways_0_data_symbol3>.
WARNING:Xst:647 - Input <io_cpu_execute_address<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_writeBack_address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_allowExecute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_writeBack_isUser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol0> for signal <ways_0_data_symbol0>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol1> for signal <ways_0_data_symbol1>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol2> for signal <ways_0_data_symbol2>.
    Found 1024x8-bit dual-port RAM <Mram_ways_0_data_symbol3> for signal <ways_0_data_symbol3>.
    Found 8-bit register for signal <_zz_38_>.
    Found 8-bit register for signal <_zz_39_>.
    Found 8-bit register for signal <_zz_40_>.
    Found 8-bit register for signal <_zz_41_>.
    Found 1-bit register for signal <stageA_request_wr>.
    Found 32-bit register for signal <stageA_request_data>.
    Found 2-bit register for signal <stageA_request_size>.
    Found 1-bit register for signal <stageA_request_isLrsc>.
    Found 1-bit register for signal <stageA_request_isAmo>.
    Found 1-bit register for signal <stageA_request_amoCtrl_swap>.
    Found 3-bit register for signal <stageA_request_amoCtrl_alu>.
    Found 4-bit register for signal <stageA_mask>.
    Found 1-bit register for signal <stage0_colisions_regNextWhen>.
    Found 1-bit register for signal <stageB_request_wr>.
    Found 32-bit register for signal <stageB_request_data>.
    Found 2-bit register for signal <stageB_request_size>.
    Found 1-bit register for signal <stageB_request_isLrsc>.
    Found 1-bit register for signal <stageB_isAmo>.
    Found 1-bit register for signal <stageB_request_amoCtrl_swap>.
    Found 3-bit register for signal <stageB_request_amoCtrl_alu>.
    Found 1-bit register for signal <stageB_mmuRsp_isIoAccess>.
    Found 1-bit register for signal <stageB_mmuRsp_allowRead>.
    Found 1-bit register for signal <stageB_mmuRsp_allowWrite>.
    Found 1-bit register for signal <stageB_mmuRsp_exception>.
    Found 1-bit register for signal <stageB_mmuRsp_refilling>.
    Found 1-bit register for signal <stageB_tagsReadRsp_0_error>.
    Found 32-bit register for signal <stageB_dataReadRsp_0>.
    Found 1-bit register for signal <stageB_waysHits>.
    Found 4-bit register for signal <stageB_mask>.
    Found 1-bit register for signal <stageB_colisions>.
    Found 1-bit register for signal <stageB_amo_resultRegValid>.
    Found 32-bit register for signal <stageB_amo_resultReg>.
    Found 1-bit register for signal <stageB_flusher_valid>.
    Found 32-bit register for signal <stageB_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <stageB_lrsc_reserved>.
    Found 1-bit register for signal <stageB_memCmdSent>.
    Found 1-bit register for signal <loader_valid>.
    Found 3-bit register for signal <loader_counter_value>.
    Found 1-bit register for signal <tagsWriteCmd_payload_data_error>.
    Found 22-bit register for signal <_zz_10_>.
    Found 32-bit adder for signal <_zz_25_> created at line 540.
    Found 32-bit adder for signal <_zz_26_> created at line 541.
    Found 3-bit adder for signal <loader_counter_valueNext> created at line 1053.
    Found 7-bit adder for signal <stageB_mmuRsp_physicalAddress[11]_GND_140_o_add_131_OUT> created at line 1141.
    Found 4-bit shifter logical left for signal <stage0_mask> created at line 456
    Found 32-bit 4-to-1 multiplexer for signal <_n0576> created at line 504.
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_io_cpu_execute_address[11]_equal_65_o> created at line 797
    Found 20-bit comparator equal for signal <io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_69_o> created at line 803
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_io_cpu_memory_address[11]_equal_70_o> created at line 804
    Found 1-bit comparator equal for signal <stageB_request_data[31]_stageB_dataMux[31]_equal_78_o> created at line 883
    Summary:
	inferred   5 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 257 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  89 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <DataCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 37
 1024x32-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 4
 128x22-bit dual-port RAM                              : 2
 16384x32-bit single-port Read Only RAM                : 1
 16x10-bit dual-port RAM                               : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 6
 4096x32-bit dual-port RAM                             : 1
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 137
 1-bit adder                                           : 11
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 7
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 18
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 2
 3-bit adder                                           : 23
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 9
 30-bit adder                                          : 1
 32-bit adder                                          : 12
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 10
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 3
 64-bit adder                                          : 1
 7-bit adder                                           : 6
 8-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 836
 1-bit register                                        : 447
 10-bit register                                       : 37
 11-bit register                                       : 2
 12-bit register                                       : 2
 13-bit register                                       : 1
 14-bit register                                       : 11
 15-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 50
 20-bit register                                       : 2
 21-bit register                                       : 8
 22-bit register                                       : 2
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 2
 3-bit register                                        : 49
 30-bit register                                       : 1
 32-bit register                                       : 70
 33-bit register                                       : 3
 4-bit register                                        : 33
 40-bit register                                       : 1
 5-bit register                                        : 6
 57-bit register                                       : 1
 6-bit register                                        : 11
 64-bit register                                       : 4
 65-bit register                                       : 1
 7-bit register                                        : 19
 8-bit register                                        : 58
 9-bit register                                        : 4
# Comparators                                          : 86
 1-bit comparator equal                                : 24
 10-bit comparator equal                               : 18
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator greater                              : 4
 20-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 64-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1794
 1-bit 2-to-1 multiplexer                              : 1422
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 70
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 17
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 2-bit 15-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 31
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 20
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 89
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 5
 33-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 30
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 6
 65-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 38
 8-bit 21-to-1 multiplexer                             : 2
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 21
# Xors                                                 : 116
 1-bit xor2                                            : 72
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 2
 7-bit xor2                                            : 4

=========================================================================
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCache>.
The following registers are absorbed into accumulator <loader_counter_value>: 1 register on signal <loader_counter_value>.
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_41_,_zz_40_,_zz_39_,_zz_38_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to signal <_zz_41_,_zz_40_,_zz_39_,_zz_38_> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_41_,_zz_40_,_zz_39_,_zz_38__sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to signal <_zz_41_,_zz_40_,_zz_39_,_zz_38_> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_41_,_zz_40_,_zz_39_,_zz_38__sliced_sliced> <stageB_request_data,stageB_dataReadRsp_0_sliced3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_data_symbol3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_41_,_zz_40_,_zz_39_,_zz_38__sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:2>> |          |
    |     doB            | connected to signal <_zz_41_,_zz_40_,_zz_39_,_zz_38_> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_10_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_zz_2_>        | high     |
    |     addrA          | connected to signal <stageB_mmuRsp_physicalAddress<11:5>> |          |
    |     diA            | connected to signal <(stageB_mmuRsp_physicalAddress<31:12>,"0",loader_counter_willOverflow)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_5_>        | high     |
    |     addrB          | connected to signal <io_cpu_execute_address<11:5>> |          |
    |     doB            | connected to signal <_zz_10_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataCache> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
The following registers are absorbed into counter <lineLoader_flushCounter>: 1 register on signal <lineLoader_flushCounter>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_10_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:12>,"0",lineLoader_flushCounter<7>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<11:5>> |          |
    |     doB            | connected to signal <_zz_10_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_11_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<11:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_9_>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_11_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into accumulator <MmuPlugin_ports_0_entryToReplace_value>: 1 register on signal <MmuPlugin_ports_0_entryToReplace_value>.
The following registers are absorbed into accumulator <MmuPlugin_ports_1_entryToReplace_value>: 1 register on signal <MmuPlugin_ports_1_entryToReplace_value>.
The following registers are absorbed into counter <_zz_211_>: 1 register on signal <_zz_211_>.
The following registers are absorbed into counter <_zz_213_>: 1 register on signal <_zz_213_>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_87_>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_92_<19:15>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_246_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_87_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_92_<19:15>> |          |
    |     doB            | connected to signal <_zz_246_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_87_>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_92_<24:20>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_247_>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lastStageRegFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_87_>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_92_<24:20>> |          |
    |     doB            | connected to signal <_zz_247_>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_ethmac_rx_converter_converter_demux>: 1 register on signal <soc_ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_ethmac_tx_gap_inserter_counter>: 1 register on signal <soc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_preamble_inserter_cnt>: 1 register on signal <soc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <soc_ethmac_crc32_inserter_cnt>: 1 register on signal <soc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_padding_inserter_counter>: 1 register on signal <soc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_converter_converter_mux>: 1 register on signal <soc_ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_level>: 1 register on signal <soc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <soc_ethmac_writer_slot>: 1 register on signal <soc_ethmac_writer_slot>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_netsoc_cpu_time>: 1 register on signal <soc_netsoc_cpu_time>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_netsoc_sdram_timer_count1>: 1 register on signal <soc_netsoc_sdram_timer_count1>.
The following registers are absorbed into counter <soc_netsoc_sdram_zqcs_timer_count1>: 1 register on signal <soc_netsoc_sdram_zqcs_timer_count1>.
The following registers are absorbed into counter <soc_netsoc_ctrl_bus_errors>: 1 register on signal <soc_netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_netsoc_sdram_postponer_count>: 1 register on signal <soc_netsoc_sdram_postponer_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_sequencer_count>: 1 register on signal <soc_netsoc_sdram_sequencer_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_twtrcon_count>: 1 register on signal <soc_netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_ethmac_preamble_errors_status>: 1 register on signal <soc_ethmac_preamble_errors_status>.
The following registers are absorbed into counter <soc_ethmac_crc_errors_status>: 1 register on signal <soc_ethmac_crc_errors_status>.
The following registers are absorbed into accumulator <soc_ethmac_writer_counter>: 1 register on signal <soc_ethmac_writer_counter>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_produce>: 1 register on signal <soc_ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_consume>: 1 register on signal <soc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_produce>: 1 register on signal <soc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_consume>: 1 register on signal <soc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_level>: 1 register on signal <soc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_time0>: 1 register on signal <soc_netsoc_sdram_time0>.
The following registers are absorbed into counter <soc_netsoc_sdram_time1>: 1 register on signal <soc_netsoc_sdram_time1>.
The following registers are absorbed into counter <soc_netsoc_sdram_trrdcon_count>: 1 register on signal <soc_netsoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_netsoc_count>: 1 register on signal <vns_netsoc_count>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
INFO:Xst:3226 - The RAM <Mram_mem_5> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_sink_sink_valid_soc_ethmac_writer_ongoing_AND_506_o_0> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_15>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     doB            | connected to signal <memdat_15>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_rx_converter_converter_source_last,soc_ethmac_rx_converter_converter_source_first,soc_ethmac_rx_converter_converter_source_payload_data<39>,soc_ethmac_rx_converter_converter_source_payload_data<29>,soc_ethmac_rx_converter_converter_source_payload_data<19>,soc_ethmac_rx_converter_converter_source_payload_data<9>,soc_ethmac_rx_converter_converter_source_payload_data<38>,soc_ethmac_rx_converter_converter_source_payload_data<28>,soc_ethmac_rx_converter_converter_source_payload_data<18>,soc_ethmac_rx_converter_converter_source_payload_data<8>,soc_ethmac_rx_converter_converter_source_payload_data<37:30>,soc_ethmac_rx_converter_converter_source_payload_data<27:20>,soc_ethmac_rx_converter_converter_source_payload_data<17:10>,soc_ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_897_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<10:2>> |          |
    |     diA            | connected to signal <soc_netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_netsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_reader_source_source_last,"00000",soc_ethmac_reader_source_source_payload_last_be,soc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <soc_ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<10:2>> |          |
    |     diA            | connected to signal <(soc_netsoc_tag_di_dirty,"0000",soc_netsoc_interface0_wb_sdram_adr<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<12:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_emulator_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_emulator_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_emulator_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_emulator_ram_we<0>> | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<11:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_emulator_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_61> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n8998,_n8997,_n8996,_n8995)> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_71> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n9007,_n9006,_n9005,_n9004)> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",vns_rhs_array_muxed45<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<13:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_ethmac_preamble_checker_source_last,"000",soc_ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_writer_counter,soc_ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_reader_length_storage,soc_ethmac_reader_slot_storage)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n8998,_n8997,_n8996,_n8995)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     addrB          | connected to signal <memadr_11>     |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n9007,_n9006,_n9005,_n9004)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     addrB          | connected to signal <memadr_11>     |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <MmuPlugin_shared_pteBuffer_PPN1_10> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <MmuPlugin_shared_pteBuffer_PPN1_11> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_126__0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_126__1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <memdat_4_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_4_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 37
 1024x32-bit dual-port block RAM                       : 1
 1024x8-bit dual-port block RAM                        : 4
 128x22-bit dual-port block RAM                        : 2
 16384x32-bit single-port block Read Only RAM          : 1
 16x10-bit dual-port distributed RAM                   : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port block RAM                         : 2
 382x32-bit dual-port block RAM                        : 2
 382x32-bit dual-port distributed RAM                  : 2
 382x32-bit single-port block RAM                      : 2
 4096x32-bit single-port block RAM                     : 1
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 32
 1-bit adder                                           : 1
 1-bit subtractor                                      : 1
 11-bit adder                                          : 1
 2-bit adder carry in                                  : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit adder carry in                                 : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 3
 7-bit adder                                           : 5
 8-bit adder                                           : 1
# Counters                                             : 101
 1-bit up counter                                      : 10
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 3
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 2
 3-bit down counter                                    : 9
 3-bit up counter                                      : 22
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 64-bit up counter                                     : 1
 7-bit up counter                                      : 5
 8-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 5
 2-bit down loadable accumulator                       : 1
 2-bit up accumulator                                  : 2
 3-bit up accumulator                                  : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 4454
 Flip-Flops                                            : 4454
# Comparators                                          : 86
 1-bit comparator equal                                : 24
 10-bit comparator equal                               : 18
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 2-bit comparator greater                              : 4
 20-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 64-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 2139
 1-bit 2-to-1 multiplexer                              : 1753
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 130
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 15
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 2-bit 15-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 21
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 76
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 29
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 6
 65-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 30
 8-bit 21-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 21
# Xors                                                 : 116
 1-bit xor2                                            : 72
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 2
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <IBusCachedPlugin_s1_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_BRANCH_CALC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_fetchPc_pcReg_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_fetchPc_pcReg_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_112__0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_112__1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IBusCachedPlugin_s2_tightlyCoupledHit> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_115__0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_115__1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_to_execute_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_to_execute_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_to_memory_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_to_writeBack_PC_1> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decode_to_execute_INSTRUCTION_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_BYPASSABLE_MEMORY_STAGE> 
INFO:Xst:2261 - The FF/Latch <decode_to_execute_INSTRUCTION_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_ALU_BITWISE_CTRL_1> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p1_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_0> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_1> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_2> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_3> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_4> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_5> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_6> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_7> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_8> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_9> 
INFO:Xst:2261 - The FF/Latch <externalInterruptArray_regNext_3> in Unit <VexRiscv> is equivalent to the following 28 FFs/Latches, which will be removed : <externalInterruptArray_regNext_4> <externalInterruptArray_regNext_5> <externalInterruptArray_regNext_6> <externalInterruptArray_regNext_7> <externalInterruptArray_regNext_8> <externalInterruptArray_regNext_9> <externalInterruptArray_regNext_10> <externalInterruptArray_regNext_11> <externalInterruptArray_regNext_12> <externalInterruptArray_regNext_13> <externalInterruptArray_regNext_14> <externalInterruptArray_regNext_15> <externalInterruptArray_regNext_16> <externalInterruptArray_regNext_17> <externalInterruptArray_regNext_18> <externalInterruptArray_regNext_19> <externalInterruptArray_regNext_20> <externalInterruptArray_regNext_21> <externalInterruptArray_regNext_22> <externalInterruptArray_regNext_23> <externalInterruptArray_regNext_24> <externalInterruptArray_regNext_25> <externalInterruptArray_regNext_26> <externalInterruptArray_regNext_27>
   <externalInterruptArray_regNext_28> <externalInterruptArray_regNext_29> <externalInterruptArray_regNext_30> <externalInterruptArray_regNext_31> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_10> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_11> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_12> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_13> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_14> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_20> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_15> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_21> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_16> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_22> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_17> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_18> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_23> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_24> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_19> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_30> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_25> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_31> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_26> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_27> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_28> 
INFO:Xst:2261 - The FF/Latch <iBusWishbone_DAT_MISO_regNext_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <dBusWishbone_DAT_MISO_regNext_29> 
WARNING:Xst:1710 - FF/Latch <externalInterruptArray_regNext_3> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_refresher_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <soc_netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VexRiscv/FSM_20> on signal <MmuPlugin_shared_state_1_[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <CsrPlugin_interrupt_targetPrivilege_0> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CsrPlugin_interrupt_code_0> (without init value) has a constant value of 1 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <_zz_119__0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_119__1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface8_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface8_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface8_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface8_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_txen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_rxen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_postponer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> <soc_half_rate_phy_record2_wrdata_mask_0> <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_1> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_0> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 

Optimizing unit <rgmii_if> ...

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...

Optimizing unit <DataCache> ...
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_3_allowWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_3_allowRead> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_2_allowWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_2_allowRead> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_1_allowWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_1_allowRead> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_0_allowWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/MmuPlugin_ports_1_cache_0_allowRead> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_sequencer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/IBusCachedPlugin_injector_decodeRemoved> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1_/stageA_request_amoCtrl_alu_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_129__2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_129__1> <VexRiscv/_zz_129__0> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_11> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_12> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_13> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_14> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_15> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_16> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_21> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_17> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_22> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_23> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_18> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_19> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_20> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_carry> <soc_netsoc_cpu_time_0> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_1> <soc_netsoc_cpu_time_2> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_3> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_4> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_5> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_6> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_7> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_8> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_9> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <soc_netsoc_sdram_bandwidth_counter_0> <soc_opsis_i2c_samp_count_0> <soc_netsoc_cpu_time_1> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_cpu_time_10> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_122__2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_122__1> <VexRiscv/_zz_122__0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_115__11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 40.
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_15_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_14_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_13_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_12_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_11_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_10_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_9_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_8_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_31_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_30_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_29_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_28_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_27_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_26_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_25_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_24_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following 24 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_23_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_22_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_21_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_20_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_19_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_18_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_17_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_16_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_15_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_14_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_13_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_12_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_11_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_10_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_9_BRB2> <VexRiscv/dataCache_1_/stageA_request_data_8_BRB2>
   <VexRiscv/dataCache_1_/stageA_request_data_31_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_30_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_29_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_28_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_27_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_26_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_25_BRB0> <VexRiscv/dataCache_1_/stageA_request_data_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_IS_SFENCE_VMA_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1_/stageA_request_wr_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_IS_SFENCE_VMA_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_16_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_8_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_24_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_17_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_9_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_25_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_18_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_10_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_26_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_19_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_11_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_27_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_20_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_12_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_28_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_21_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_13_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_29_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_22_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_14_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_30_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1_/stageA_request_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1_/stageA_request_data_23_BRB1> <VexRiscv/dataCache_1_/stageA_request_data_15_BRB3> <VexRiscv/dataCache_1_/stageA_request_data_31_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_SFENCE_VMA_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_MEMORY_AMO_BRB0> <VexRiscv/decode_to_execute_MEMORY_LRSC_BRB1> <VexRiscv/decode_to_execute_MEMORY_WR_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_MEMORY_WR_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_MEMORY_WR_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_28> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_MEMORY_AMO_BRB1> <VexRiscv/decode_to_execute_MEMORY_LRSC_BRB0> <VexRiscv/decode_to_execute_MEMORY_WR_BRB1> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 
WARNING:Xst:2677 - Node <soc_half_rate_phy_record1_cas_n_BRB33> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ddram_ras_n_BRB57> of sequential type is unconnected in block <top>.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) VexRiscv/IBusCachedPlugin_cache/lineLoader_valid VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent has(ve) been forward balanced into : VexRiscv/IBusCachedPlugin_cache/io_mem_cmd_valid1_FRB.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_10 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_10_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_11 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_11_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_12 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_12_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_13 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_13_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_14 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_14_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_15 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_15_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_16 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_16_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_17 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_17_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_18 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_18_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_19 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_19_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_20 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_20_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_21 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_21_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_22 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_22_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_23 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_23_BRB2.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_24 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_24_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_25 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_25_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_26 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_26_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_27 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_27_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_28 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_28_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_29 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_29_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_30 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_30_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_31 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_31_BRB4.
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_8 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_8_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_data_9 has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_data_9_BRB0 .
	Register(s) VexRiscv/dataCache_1_/stageA_request_isAmo has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_isAmo_BRB0 VexRiscv/dataCache_1_/stageA_request_isAmo_BRB1.
	Register(s) VexRiscv/dataCache_1_/stageA_request_isLrsc has(ve) been backward balanced into : VexRiscv/dataCache_1_/stageA_request_isLrsc_BRB0 .
	Register(s) VexRiscv/decode_to_execute_IS_SFENCE_VMA has(ve) been backward balanced into : VexRiscv/decode_to_execute_IS_SFENCE_VMA_BRB1 .
	Register(s) VexRiscv/execute_to_memory_IS_SFENCE_VMA has(ve) been backward balanced into : VexRiscv/execute_to_memory_IS_SFENCE_VMA_BRB1 VexRiscv/execute_to_memory_IS_SFENCE_VMA_BRB2.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB3 ddram_cas_n_BRB4 ddram_cas_n_BRB6 ddram_cas_n_BRB9 ddram_cas_n_BRB10 ddram_cas_n_BRB11 .
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB3 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB7 ddram_ras_n_BRB8 ddram_ras_n_BRB9 ddram_ras_n_BRB10 ddram_ras_n_BRB11 ddram_ras_n_BRB12 ddram_ras_n_BRB13 ddram_ras_n_BRB14 ddram_ras_n_BRB17 ddram_ras_n_BRB18 ddram_ras_n_BRB19 ddram_ras_n_BRB21 ddram_ras_n_BRB26 ddram_ras_n_BRB27 ddram_ras_n_BRB30 ddram_ras_n_BRB31 ddram_ras_n_BRB33 ddram_ras_n_BRB38 ddram_ras_n_BRB40 ddram_ras_n_BRB45 ddram_ras_n_BRB48 ddram_ras_n_BRB49 ddram_ras_n_BRB50 ddram_ras_n_BRB51 ddram_ras_n_BRB52 ddram_ras_n_BRB56 ddram_ras_n_BRB66 ddram_ras_n_BRB67 ddram_ras_n_BRB71 ddram_ras_n_BRB72.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB3 ddram_we_n_BRB4 ddram_we_n_BRB6 ddram_we_n_BRB9 ddram_we_n_BRB10 ddram_we_n_BRB11 .
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_r_drive_dq_0 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_0_BRB0 soc_half_rate_phy_r_drive_dq_0_BRB2 soc_half_rate_phy_r_drive_dq_0_BRB4 soc_half_rate_phy_r_drive_dq_0_BRB5 .
	Register(s) soc_half_rate_phy_r_drive_dq_1 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_1_BRB0 soc_half_rate_phy_r_drive_dq_1_BRB2 soc_half_rate_phy_r_drive_dq_1_BRB4 soc_half_rate_phy_r_drive_dq_1_BRB5 .
	Register(s) soc_half_rate_phy_r_drive_dq_2 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_2_BRB0 soc_half_rate_phy_r_drive_dq_2_BRB1 soc_half_rate_phy_r_drive_dq_2_BRB2 soc_half_rate_phy_r_drive_dq_2_BRB3 soc_half_rate_phy_r_drive_dq_2_BRB4 soc_half_rate_phy_r_drive_dq_2_BRB5.
	Register(s) soc_half_rate_phy_r_drive_dq_3 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_3_BRB0 soc_half_rate_phy_r_drive_dq_3_BRB1 soc_half_rate_phy_r_drive_dq_3_BRB2 soc_half_rate_phy_r_drive_dq_3_BRB3 soc_half_rate_phy_r_drive_dq_3_BRB4 soc_half_rate_phy_r_drive_dq_3_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB9 soc_half_rate_phy_rddata_sr_2_BRB10.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB4 soc_half_rate_phy_rddata_sr_3_BRB5 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB11 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB14 soc_half_rate_phy_rddata_sr_3_BRB15 soc_half_rate_phy_rddata_sr_3_BRB16 soc_half_rate_phy_rddata_sr_3_BRB17 soc_half_rate_phy_rddata_sr_3_BRB18 soc_half_rate_phy_rddata_sr_3_BRB19 soc_half_rate_phy_rddata_sr_3_BRB20 soc_half_rate_phy_rddata_sr_3_BRB21 soc_half_rate_phy_rddata_sr_3_BRB22 soc_half_rate_phy_rddata_sr_3_BRB23 soc_half_rate_phy_rddata_sr_3_BRB24.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB5 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB11 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15 soc_half_rate_phy_rddata_sr_4_BRB16 soc_half_rate_phy_rddata_sr_4_BRB17 soc_half_rate_phy_rddata_sr_4_BRB18 soc_half_rate_phy_rddata_sr_4_BRB19 soc_half_rate_phy_rddata_sr_4_BRB20 soc_half_rate_phy_rddata_sr_4_BRB21 soc_half_rate_phy_rddata_sr_4_BRB22 soc_half_rate_phy_rddata_sr_4_BRB23 soc_half_rate_phy_rddata_sr_4_BRB24.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB5 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB11 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15 soc_half_rate_phy_rddata_sr_5_BRB16 soc_half_rate_phy_rddata_sr_5_BRB17 soc_half_rate_phy_rddata_sr_5_BRB18 soc_half_rate_phy_rddata_sr_5_BRB19 soc_half_rate_phy_rddata_sr_5_BRB20 soc_half_rate_phy_rddata_sr_5_BRB21 soc_half_rate_phy_rddata_sr_5_BRB22 soc_half_rate_phy_rddata_sr_5_BRB23 soc_half_rate_phy_rddata_sr_5_BRB24.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB0 soc_half_rate_phy_record0_cas_n_BRB2 soc_half_rate_phy_record0_cas_n_BRB3 soc_half_rate_phy_record0_cas_n_BRB4 soc_half_rate_phy_record0_cas_n_BRB7 soc_half_rate_phy_record0_cas_n_BRB8 soc_half_rate_phy_record0_cas_n_BRB9 soc_half_rate_phy_record0_cas_n_BRB10 soc_half_rate_phy_record0_cas_n_BRB15 soc_half_rate_phy_record0_cas_n_BRB16 soc_half_rate_phy_record0_cas_n_BRB17 soc_half_rate_phy_record0_cas_n_BRB18 soc_half_rate_phy_record0_cas_n_BRB19 soc_half_rate_phy_record0_cas_n_BRB20 soc_half_rate_phy_record0_cas_n_BRB21 soc_half_rate_phy_record0_cas_n_BRB22 soc_half_rate_phy_record0_cas_n_BRB29 soc_half_rate_phy_record0_cas_n_BRB30 soc_half_rate_phy_record0_cas_n_BRB31 soc_half_rate_phy_record0_cas_n_BRB32 soc_half_rate_phy_record0_cas_n_BRB33.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB2 soc_half_rate_phy_record0_ras_n_BRB4 soc_half_rate_phy_record0_ras_n_BRB6.
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 .
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB2 soc_half_rate_phy_record0_we_n_BRB4 soc_half_rate_phy_record0_we_n_BRB6.
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB4 soc_half_rate_phy_record1_cas_n_BRB7 soc_half_rate_phy_record1_cas_n_BRB11 soc_half_rate_phy_record1_cas_n_BRB19 soc_half_rate_phy_record1_cas_n_BRB21 soc_half_rate_phy_record1_cas_n_BRB26 soc_half_rate_phy_record1_cas_n_BRB32 soc_half_rate_phy_record1_cas_n_BRB42 soc_half_rate_phy_record1_cas_n_BRB43 soc_half_rate_phy_record1_cas_n_BRB47 soc_half_rate_phy_record1_cas_n_BRB48.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB4 soc_half_rate_phy_record1_ras_n_BRB6.
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB4 soc_half_rate_phy_record1_we_n_BRB6.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB37 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB39 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB42 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB44 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB47 vns_new_master_rdata_valid0_BRB48.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB36 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB39 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB41 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB44 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB46 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB49.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop soc_netsoc_sdram_storage_0 has been replicated 4 time(s)
FlipFlop soc_phase_sel has been replicated 3 time(s)
FlipFlop vns_netsoc_grant has been replicated 4 time(s)
FlipFlop vns_wb2csr_state has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB3>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB7>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB10>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB12>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB6>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB9>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB11>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB6>.
	Found 2-bit shift register for signal <ddram_we_n_BRB9>.
	Found 2-bit shift register for signal <ddram_we_n_BRB11>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB14>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB17>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB3>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB10>.
	Found 2-bit shift register for signal <ddram_we_n_BRB3>.
	Found 2-bit shift register for signal <ddram_we_n_BRB10>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB13>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB1>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB27>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB30>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB31>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB38>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB40>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB48>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB49>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB50>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB51>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB56>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB66>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB67>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB71>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB72>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_1_BRB2>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB0>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB1>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB2>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB3>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB4>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB49>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB11>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB8>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB22>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB23>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB24>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4977
 Flip-Flops                                            : 4977
# Shift Registers                                      : 114
 2-bit shift register                                  : 64
 3-bit shift register                                  : 40
 4-bit shift register                                  : 6
 5-bit shift register                                  : 3
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9460
#      GND                         : 1
#      INV                         : 170
#      LUT1                        : 311
#      LUT2                        : 609
#      LUT3                        : 836
#      LUT4                        : 923
#      LUT5                        : 1221
#      LUT6                        : 3503
#      MUXCY                       : 917
#      MUXF7                       : 144
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 792
# FlipFlops/Latches                : 5114
#      FD                          : 315
#      FDE                         : 1694
#      FDP                         : 12
#      FDPE                        : 2
#      FDR                         : 993
#      FDRE                        : 1772
#      FDS                         : 68
#      FDSE                        : 242
#      IDDR2                       : 5
#      ODDR2                       : 11
# RAMS                             : 516
#      RAM128X1D                   : 192
#      RAM16X1D                    : 245
#      RAMB16BWER                  : 67
#      RAMB8BWER                   : 12
# Shift Registers                  : 114
#      SRLC16E                     : 114
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 77
#      BUFIO2                      : 1
#      IBUF                        : 8
#      IBUFG                       : 2
#      IOBUF                       : 23
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 48
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 11
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5114  out of  54576     9%  
 Number of Slice LUTs:                 8945  out of  27288    32%  
    Number used as Logic:              7573  out of  27288    27%  
    Number used as Memory:             1372  out of   6408    21%  
       Number used as RAM:             1258
       Number used as SRL:              114

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10850
   Number with an unused Flip Flop:    5736  out of  10850    52%  
   Number with an unused LUT:          1905  out of  10850    17%  
   Number of fully used LUT-FF pairs:  3209  out of  10850    29%  
   Number of unique control sets:       256

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  79  out of    296    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               73  out of    116    62%  
    Number using Block RAM only:         73
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 5112  |
clk100                             | PLL_ADV:CLKOUT2        | 176   |
clk100                             | PLL_ADV:CLKOUT4        | 199   |
eth_clocks_rx                      | IBUFG+BUFG             | 271   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.023ns (Maximum Frequency: 110.822MHz)
   Minimum input arrival time before clock: 4.204ns
   Maximum output required time after clock: 8.819ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 9.023ns (frequency: 110.822MHz)
  Total number of paths / destination ports: 3552733 / 17003
-------------------------------------------------------------------------
Delay:               2.883ns (Levels of Logic = 2)
  Source:            VexRiscv/_zz_126__25 (FF)
  Destination:       soc_half_rate_phy_record0_cas_n_BRB18 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: VexRiscv/_zz_126__25 to soc_half_rate_phy_record0_cas_n_BRB18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.808  VexRiscv/_zz_126__25 (VexRiscv/_zz_126__25)
     LUT3:I0->O            7   0.205   1.118  Mmux_soc_netsoc_interface0_wb_sdram_adr161 (soc_netsoc_interface0_wb_sdram_adr<23>)
     LUT6:I1->O            2   0.203   0.000  vns_netsoc_slave_sel<2><28>1_1 (vns_netsoc_slave_sel<2><28>1)
     FD:D                      0.102          soc_half_rate_phy_record0_cas_n_BRB18
    ----------------------------------------
    Total                      2.883ns (0.957ns logic, 1.926ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.256ns (frequency: 137.812MHz)
  Total number of paths / destination ports: 10878 / 694
-------------------------------------------------------------------------
Delay:               7.256ns (Levels of Logic = 5)
  Source:            vns_xilinxmultiregimpl10_regs1_2 (FF)
  Destination:       soc_ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: vns_xilinxmultiregimpl10_regs1_2 to soc_ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vns_xilinxmultiregimpl10_regs1_2 (vns_xilinxmultiregimpl10_regs1_2)
     LUT6:I0->O            6   0.203   0.973  soc_ethmac_rx_cdc_asyncfifo_writable1 (soc_ethmac_rx_cdc_asyncfifo_writable1)
     LUT3:I0->O            5   0.205   0.715  soc_ethmac_rx_cdc_asyncfifo_writable4 (soc_ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           46   0.205   1.491  soc_ethmac_crc32_checker_fifo_out1 (soc_ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n143781 (_n14378)
     LUT2:I1->O            2   0.205   0.616  Mcount_soc_ethmac_rx_converter_converter_demux_val1 (Mcount_soc_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.256ns (1.900ns logic, 5.356ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 545 / 194
-------------------------------------------------------------------------
Offset:              4.204ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.250  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I1->O           26   0.205   1.206  _n15294_inv1 (_n15294_inv)
     FDRE:CE                   0.322          soc_front_panel_count_0
    ----------------------------------------
    Total                      4.204ns (1.749ns logic, 2.455ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 471 / 194
-------------------------------------------------------------------------
Offset:              8.819ns (Levels of Logic = 6)
  Source:            ddram_ras_n_BRB8 (FF)
  Destination:       ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB8 to ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.221  ddram_ras_n_BRB8 (ddram_ras_n_BRB8)
     LUT6:I0->O            1   0.203   0.580  soc_netsoc_sdram_phaseinjector3_command_issue_re1_SW0_SW0 (N1560)
     LUT6:I5->O            1   0.205   0.827  soc_netsoc_sdram_phaseinjector3_command_issue_re1_SW0 (N1412)
     LUT6:I2->O            3   0.203   0.995  soc_netsoc_sdram_phaseinjector3_command_issue_re1 (N913)
     LUT6:I1->O            1   0.203   0.580  soc_half_rate_phy_record1_ras_n_glue_set (N7351)
     LUT3:I2->O            1   0.205   0.579  Mmux_vns_array_muxed311 (ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          ddram_ras_n_OBUF (ddram_ras_n)
    ----------------------------------------
    Total                      8.819ns (4.037ns logic, 4.782ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 119
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.222|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   16.389|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.256|         |    1.063|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 110.00 secs
Total CPU time to Xst completion: 109.23 secs
 
--> 


Total memory usage is 601892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1013 (   0 filtered)
Number of infos    :  156 (   0 filtered)

