

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug 11 18:39:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  454886|  466870|  454886|  466870|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |   3192|   3192|       114|          -|          -|    28|    no    |
        | + INPUT_LOOP           |    112|    112|         4|          -|          -|    28|    no    |
        |- Cov1L1_Cov1L2_Cov1L3  |   4056|   4056|         2|          1|          1|  4056|    yes   |
        |- Mp1L1_Mp1L2_Mp1L3     |   1014|   1014|         2|          1|          1|  1014|    yes   |
        |- Cov2L1_Cov2L2_Cov2L3  |   1936|   1936|         2|          1|          1|  1936|    yes   |
        |- Mp2L1_Mp2L2_Mp2L3     |    400|    400|         2|          1|          1|   400|    yes   |
        |- F1                    |    400|    400|         2|          1|          1|   400|    yes   |
        |- DENSE_LOOP            |  40150|  40150|       803|          -|          -|    50|    no    |
        | + FLAT_LOOP            |    800|    800|         2|          -|          -|   400|    no    |
        |- D1                    |     50|     50|         2|          1|          1|    50|    yes   |
        |- DENSE_LOOP            |   3090|   3090|       103|          -|          -|    30|    no    |
        | + FLAT_LOOP            |    100|    100|         2|          -|          -|    50|    no    |
        |- D2                    |     30|     30|         2|          1|          1|    30|    yes   |
        |- Dense_Loop            |    630|    630|        63|          -|          -|    10|    no    |
        | + Flat_Loop            |     60|     60|         2|          -|          -|    30|    no    |
        |- D3                    |     11|     11|         3|          1|          1|    10|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 8
  Pipeline-0 : II = 1, D = 2, States = { 9 10 }
  Pipeline-1 : II = 1, D = 2, States = { 14 15 }
  Pipeline-2 : II = 1, D = 2, States = { 19 20 }
  Pipeline-3 : II = 1, D = 2, States = { 24 25 }
  Pipeline-4 : II = 1, D = 2, States = { 29 30 }
  Pipeline-5 : II = 1, D = 2, States = { 36 37 }
  Pipeline-6 : II = 1, D = 2, States = { 43 44 }
  Pipeline-7 : II = 1, D = 3, States = { 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 21 20 
20 --> 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 26 25 
25 --> 24 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 31 30 
30 --> 29 
31 --> 32 
32 --> 33 36 
33 --> 34 35 
34 --> 33 
35 --> 32 
36 --> 38 37 
37 --> 36 
38 --> 39 
39 --> 40 43 
40 --> 41 42 
41 --> 40 
42 --> 39 
43 --> 45 44 
44 --> 43 
45 --> 46 
46 --> 50 47 
47 --> 48 49 
48 --> 47 
49 --> 46 
50 --> 51 
51 --> 54 52 
52 --> 53 
53 --> 51 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dense_array_V = alloca [10 x i14], align 2" [cnn_ap_lp/dense_out.cpp:38->cnn_ap_lp/cnn.cpp:117]   --->   Operation 55 'alloca' 'dense_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_1_input_V = alloca [784 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 59 'alloca' 'conv_1_input_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 60 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 61 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_1_out_c_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:35]   --->   Operation 62 'alloca' 'conv_1_out_c_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_out_c_V_addr = getelementptr [4056 x i14]* %conv_1_out_c_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:35]   --->   Operation 63 'getelementptr' 'conv_1_out_c_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max_pool_1_out_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 64 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 65 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%max_pool_1_out_c_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:49]   --->   Operation 66 'alloca' 'max_pool_1_out_c_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%max_pool_1_out_c_V_a = getelementptr [1014 x i14]* %max_pool_1_out_c_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:49]   --->   Operation 67 'getelementptr' 'max_pool_1_out_c_V_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:60]   --->   Operation 68 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:60]   --->   Operation 69 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_2_out_c_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 70 'alloca' 'conv_2_out_c_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_2_out_c_V_addr = getelementptr [1936 x i14]* %conv_2_out_c_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 71 'getelementptr' 'conv_2_out_c_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:74]   --->   Operation 72 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:74]   --->   Operation 73 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%max_pool_2_out_c_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:77]   --->   Operation 74 'alloca' 'max_pool_2_out_c_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%max_pool_2_out_c_V_a = getelementptr [400 x i14]* %max_pool_2_out_c_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:77]   --->   Operation 75 'getelementptr' 'max_pool_2_out_c_V_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%flat_array_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 76 'alloca' 'flat_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%flat_array_c_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:91]   --->   Operation 77 'alloca' 'flat_array_c_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%dense_1_out_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:98]   --->   Operation 78 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dense_1_out_c_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:101]   --->   Operation 79 'alloca' 'dense_1_out_c_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:107]   --->   Operation 80 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dense_2_out_c_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:110]   --->   Operation 81 'alloca' 'dense_2_out_c_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:116]   --->   Operation 82 'alloca' 'prediction_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader643" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %.preheader643.preheader ], [ %ix_in, %.preheader643.loopexit ]"   --->   Operation 84 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader643.preheader ], [ %i, %.preheader643.loopexit ]"   --->   Operation 85 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 86 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 88 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit22, label %0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 90 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 91 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 92 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 93 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %tmp_11 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 94 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_17" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 95 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 96 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 97 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 97 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 98 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_c_V_addr, align 16" [cnn_ap_lp/cnn.cpp:35]   --->   Operation 98 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 99 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j_1, %_ifconv ]"   --->   Operation 100 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 101 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 103 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader643.loopexit, label %_ifconv" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i5 %j_0 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 105 'zext' 'zext_ln203_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.63ns)   --->   "%add_ln203_10 = add i11 %sub_ln203, %zext_ln203_22" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 106 'add' 'add_ln203_10' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 107 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 108 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 109 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 1, %ix_in_1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 110 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader643"   --->   Operation 111 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 112 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 113 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 113 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 16.9>
ST_5 : Operation 114 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 114 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 115 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 116 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 117 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 118 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 119 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 120 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 121 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_40 = zext i53 %tmp_s to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 122 'zext' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_40" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 123 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_39, i54 %man_V_1, i54 %p_Result_40" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 124 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 125 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 126 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 127 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 128 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 129 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 130 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 131 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 132 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 133 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 134 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 135 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 136 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 137 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 138 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 139 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 140 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_21, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 141 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 142 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 143 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 144 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 145 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 146 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 147 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 148 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 149 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 150 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 151 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 152 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 153 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 154 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %trunc_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 155 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 156 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i14 %select_ln588, i14 %trunc_ln583" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 157 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 158 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i14 %select_ln603, i14 %select_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 159 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 160 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i14 %select_ln603_2, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 161 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1304) nounwind" [cnn_ap_lp/cnn.cpp:26]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_10 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 163 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%conv_1_input_V_addr = getelementptr [784 x i14]* %conv_1_input_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 164 'getelementptr' 'conv_1_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (3.25ns)   --->   "store i14 %select_ln603_3, i14* %conv_1_input_V_addr, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 169 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 169 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 4> <Delay = 16.4>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit22 ], [ %add_ln37, %Cov1L3 ]" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 170 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%i14_0 = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit22 ], [ %select_ln40_1, %Cov1L3 ]" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 171 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit22 ], [ %select_ln38, %Cov1L3 ]" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 172 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%j15_0 = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit22 ], [ %select_ln40_3, %Cov1L3 ]" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 173 'phi' 'j15_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit22 ], [ %k, %Cov1L3 ]"   --->   Operation 174 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp eq i12 %indvar_flatten13, -40" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 175 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.54ns)   --->   "%add_ln37 = add i12 %indvar_flatten13, 1" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 176 'add' 'add_ln37' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit154, label %Cov1L3" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i14_0, 1" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 178 'add' 'i_2' <Predicate = (!icmp_ln37)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp eq i8 %indvar_flatten, -100" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 179 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (1.21ns)   --->   "%select_ln40 = select i1 %icmp_ln38, i5 0, i5 %j15_0" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 180 'select' 'select_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (1.21ns)   --->   "%select_ln40_1 = select i1 %icmp_ln38, i5 %i_2, i5 %i14_0" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 181 'select' 'select_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %select_ln40_1 to i10" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 182 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (3.36ns) (grouped into DSP with root node add_ln203_8)   --->   "%mul_ln203 = mul i10 %zext_ln203_18, 26" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 183 'mul' 'mul_ln203' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln38, true" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 184 'xor' 'xor_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (1.13ns)   --->   "%icmp_ln39 = icmp eq i3 %k_0, -2" [cnn_ap_lp/cnn.cpp:39]   --->   Operation 185 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln39, %xor_ln40" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 186 'and' 'and_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (1.78ns)   --->   "%j = add i5 %select_ln40, 1" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 187 'add' 'j' <Predicate = (!icmp_ln37)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_2)   --->   "%or_ln40 = or i1 %and_ln40, %icmp_ln38" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 188 'or' 'or_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln40_2 = select i1 %or_ln40, i3 0, i3 %k_0" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 189 'select' 'select_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (1.21ns)   --->   "%select_ln40_3 = select i1 %and_ln40, i5 %j, i5 %select_ln40" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 190 'select' 'select_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %select_ln40_3 to i10" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 191 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203_8 = add i10 %zext_ln40, %mul_ln203" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 192 'add' 'add_ln203_8' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203_8, i3 0)" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 193 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203_8, i1 false)" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 194 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i11 %tmp_19 to i13" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 195 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_1 = sub i13 %p_shl_cast, %zext_ln203_19" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 196 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i3 %select_ln40_2 to i13" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 197 'zext' 'zext_ln203_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln203_9 = add i13 %zext_ln203_20, %sub_ln203_1" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 198 'add' 'add_ln203_9' <Predicate = (!icmp_ln37)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln203_21 = zext i13 %add_ln203_9 to i64" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 199 'zext' 'zext_ln203_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr_1 = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 %zext_ln203_21" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 200 'getelementptr' 'conv_1_out_V_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 201 [2/2] (3.25ns)   --->   "%conv_1_out_V_load = load i14* %conv_1_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 201 'load' 'conv_1_out_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_9 : Operation 202 [1/1] (1.65ns)   --->   "%k = add i3 %select_ln40_2, 1" [cnn_ap_lp/cnn.cpp:39]   --->   Operation 202 'add' 'k' <Predicate = (!icmp_ln37)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (1.91ns)   --->   "%add_ln38 = add i8 %indvar_flatten, 1" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 203 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (1.24ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i8 1, i8 %add_ln38" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 204 'select' 'select_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 5> <Delay = 6.50>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Cov1L1_Cov1L2_Cov1L3)"   --->   Operation 205 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056) nounwind"   --->   Operation 206 'speclooptripcount' 'empty_72' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @Cov1L2_Cov1L3_str)"   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str31307) nounwind" [cnn_ap_lp/cnn.cpp:39]   --->   Operation 208 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str31307) nounwind" [cnn_ap_lp/cnn.cpp:39]   --->   Operation 209 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 210 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%conv_1_out_c_V_addr_1 = getelementptr [4056 x i14]* %conv_1_out_c_V, i64 0, i64 %zext_ln203_21" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 211 'getelementptr' 'conv_1_out_c_V_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 212 [1/2] (3.25ns)   --->   "%conv_1_out_V_load = load i14* %conv_1_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 212 'load' 'conv_1_out_V_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_10 : Operation 213 [1/1] (3.25ns)   --->   "store i14 %conv_1_out_V_load, i14* %conv_1_out_c_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:40]   --->   Operation 213 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str31307, i32 %tmp_4) nounwind" [cnn_ap_lp/cnn.cpp:41]   --->   Operation 214 'specregionend' 'empty_73' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 215 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 3.25>
ST_11 : Operation 216 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_11 : Operation 217 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_c_V_a, align 16" [cnn_ap_lp/cnn.cpp:49]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_c_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 1.76>
ST_13 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_c_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 220 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/cnn.cpp:51]   --->   Operation 220 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 8> <Delay = 16.1>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i10 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit154 ], [ %add_ln51, %Mp1L3 ]" [cnn_ap_lp/cnn.cpp:51]   --->   Operation 221 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%i26_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit154 ], [ %select_ln54_1, %Mp1L3 ]" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 222 'phi' 'i26_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i7 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit154 ], [ %select_ln52, %Mp1L3 ]" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 223 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%j27_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit154 ], [ %select_ln54_3, %Mp1L3 ]" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 224 'phi' 'j27_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%k28_0 = phi i3 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit154 ], [ %k_1, %Mp1L3 ]"   --->   Operation 225 'phi' 'k28_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (1.77ns)   --->   "%icmp_ln51 = icmp eq i10 %indvar_flatten39, -10" [cnn_ap_lp/cnn.cpp:51]   --->   Operation 226 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (1.73ns)   --->   "%add_ln51 = add i10 %indvar_flatten39, 1" [cnn_ap_lp/cnn.cpp:51]   --->   Operation 227 'add' 'add_ln51' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit132, label %Mp1L3" [cnn_ap_lp/cnn.cpp:51]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i26_0, 1" [cnn_ap_lp/cnn.cpp:51]   --->   Operation 229 'add' 'i_4' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (1.48ns)   --->   "%icmp_ln52 = icmp eq i7 %indvar_flatten25, -50" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 230 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (1.02ns)   --->   "%select_ln54 = select i1 %icmp_ln52, i4 0, i4 %j27_0" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 231 'select' 'select_ln54' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (1.02ns)   --->   "%select_ln54_1 = select i1 %icmp_ln52, i4 %i_4, i4 %i26_0" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 232 'select' 'select_ln54_1' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i4 %select_ln54_1 to i8" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 233 'zext' 'zext_ln203_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (3.36ns) (grouped into DSP with root node add_ln203_11)   --->   "%mul_ln203_1 = mul i8 %zext_ln203_23, 13" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 234 'mul' 'mul_ln203_1' <Predicate = (!icmp_ln51)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln54)   --->   "%xor_ln54 = xor i1 %icmp_ln52, true" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 235 'xor' 'xor_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (1.13ns)   --->   "%icmp_ln53 = icmp eq i3 %k28_0, -2" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 236 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln54 = and i1 %icmp_ln53, %xor_ln54" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 237 'and' 'and_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (1.73ns)   --->   "%j_2 = add i4 %select_ln54, 1" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 238 'add' 'j_2' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_2)   --->   "%or_ln54 = or i1 %and_ln54, %icmp_ln52" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 239 'or' 'or_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln54_2 = select i1 %or_ln54, i3 0, i3 %k28_0" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 240 'select' 'select_ln54_2' <Predicate = (!icmp_ln51)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (1.02ns)   --->   "%select_ln54_3 = select i1 %and_ln54, i4 %j_2, i4 %select_ln54" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 241 'select' 'select_ln54_3' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %select_ln54_3 to i8" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 242 'zext' 'zext_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203_11 = add i8 %zext_ln54, %mul_ln203_1" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 243 'add' 'add_ln203_11' <Predicate = (!icmp_ln51)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203_11, i3 0)" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 244 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_11, i1 false)" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 245 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln203_24 = zext i9 %tmp_22 to i11" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 246 'zext' 'zext_ln203_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_2 = sub i11 %p_shl2_cast, %zext_ln203_24" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 247 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln203_25 = zext i3 %select_ln54_2 to i11" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 248 'zext' 'zext_ln203_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_12 = add i11 %zext_ln203_25, %sub_ln203_2" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 249 'add' 'add_ln203_12' <Predicate = (!icmp_ln51)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i11 %add_ln203_12 to i64" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 250 'zext' 'zext_ln203_26' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add_1 = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 %zext_ln203_26" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 251 'getelementptr' 'max_pool_1_out_V_add_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 252 [2/2] (3.25ns)   --->   "%max_pool_1_out_V_loa = load i14* %max_pool_1_out_V_add_1, align 2" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 252 'load' 'max_pool_1_out_V_loa' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_14 : Operation 253 [1/1] (1.65ns)   --->   "%k_1 = add i3 %select_ln54_2, 1" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 253 'add' 'k_1' <Predicate = (!icmp_ln51)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (1.87ns)   --->   "%add_ln52 = add i7 %indvar_flatten25, 1" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 254 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (0.99ns)   --->   "%select_ln52 = select i1 %icmp_ln52, i7 1, i7 %add_ln52" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 255 'select' 'select_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 9> <Delay = 6.50>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Mp1L1_Mp1L2_Mp1L3_st)"   --->   Operation 256 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014) nounwind"   --->   Operation 257 'speclooptripcount' 'empty_74' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @Mp1L2_Mp1L3_str)"   --->   Operation 258 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str71311) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 259 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str71311) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 260 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 261 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%max_pool_1_out_c_V_a_1 = getelementptr [1014 x i14]* %max_pool_1_out_c_V, i64 0, i64 %zext_ln203_26" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 262 'getelementptr' 'max_pool_1_out_c_V_a_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 263 [1/2] (3.25ns)   --->   "%max_pool_1_out_V_loa = load i14* %max_pool_1_out_V_add_1, align 2" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 263 'load' 'max_pool_1_out_V_loa' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 264 [1/1] (3.25ns)   --->   "store i14 %max_pool_1_out_V_loa, i14* %max_pool_1_out_c_V_a_1, align 2" [cnn_ap_lp/cnn.cpp:54]   --->   Operation 264 'store' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str71311, i32 %tmp_7) nounwind" [cnn_ap_lp/cnn.cpp:55]   --->   Operation 265 'specregionend' 'empty_75' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 266 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 3.25>
ST_16 : Operation 267 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:60]   --->   Operation 267 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 268 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_c_V_addr, align 16" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 17 <SV = 10> <Delay = 0.00>
ST_17 : Operation 269 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_c_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:61]   --->   Operation 269 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 11> <Delay = 1.76>
ST_18 : Operation 270 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_c_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:61]   --->   Operation 270 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 271 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/cnn.cpp:65]   --->   Operation 271 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 12> <Delay = 13.9>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten65 = phi i11 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit132 ], [ %add_ln65, %Cov2L3 ]" [cnn_ap_lp/cnn.cpp:65]   --->   Operation 272 'phi' 'indvar_flatten65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%i39_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit132 ], [ %select_ln68_1, %Cov2L3 ]" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 273 'phi' 'i39_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i9 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit132 ], [ %select_ln66, %Cov2L3 ]" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 274 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%j40_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit132 ], [ %select_ln68_3, %Cov2L3 ]" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 275 'phi' 'j40_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%k41_0 = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit132 ], [ %k_2, %Cov2L3 ]"   --->   Operation 276 'phi' 'k41_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (1.88ns)   --->   "%icmp_ln65 = icmp eq i11 %indvar_flatten65, -112" [cnn_ap_lp/cnn.cpp:65]   --->   Operation 277 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (1.63ns)   --->   "%add_ln65 = add i11 %indvar_flatten65, 1" [cnn_ap_lp/cnn.cpp:65]   --->   Operation 278 'add' 'add_ln65' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit99, label %Cov2L3" [cnn_ap_lp/cnn.cpp:65]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (1.73ns)   --->   "%i_6 = add i4 %i39_0, 1" [cnn_ap_lp/cnn.cpp:65]   --->   Operation 280 'add' 'i_6' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 281 [1/1] (1.66ns)   --->   "%icmp_ln66 = icmp eq i9 %indvar_flatten51, 176" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 281 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln65)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 282 [1/1] (1.02ns)   --->   "%select_ln68 = select i1 %icmp_ln66, i4 0, i4 %j40_0" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 282 'select' 'select_ln68' <Predicate = (!icmp_ln65)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (1.02ns)   --->   "%select_ln68_1 = select i1 %icmp_ln66, i4 %i_6, i4 %i39_0" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 283 'select' 'select_ln68_1' <Predicate = (!icmp_ln65)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln203_27 = zext i4 %select_ln68_1 to i8" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 284 'zext' 'zext_ln203_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (3.36ns) (grouped into DSP with root node add_ln203_13)   --->   "%mul_ln203_2 = mul i8 %zext_ln203_27, 11" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 285 'mul' 'mul_ln203_2' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%xor_ln68 = xor i1 %icmp_ln66, true" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 286 'xor' 'xor_ln68' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/1] (1.36ns)   --->   "%icmp_ln67 = icmp eq i5 %k41_0, -16" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 287 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln68 = and i1 %icmp_ln67, %xor_ln68" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 288 'and' 'and_ln68' <Predicate = (!icmp_ln65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (1.73ns)   --->   "%j_3 = add i4 %select_ln68, 1" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 289 'add' 'j_3' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_2)   --->   "%or_ln68 = or i1 %and_ln68, %icmp_ln66" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 290 'or' 'or_ln68' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln68_2 = select i1 %or_ln68, i5 0, i5 %k41_0" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 291 'select' 'select_ln68_2' <Predicate = (!icmp_ln65)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (1.02ns)   --->   "%select_ln68_3 = select i1 %and_ln68, i4 %j_3, i4 %select_ln68" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 292 'select' 'select_ln68_3' <Predicate = (!icmp_ln65)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %select_ln68_3 to i8" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 293 'zext' 'zext_ln68' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203_13 = add i8 %zext_ln68, %mul_ln203_2" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 294 'add' 'add_ln203_13' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_39_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_13, i4 0)" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 295 'bitconcatenate' 'tmp_39_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln203_28 = zext i5 %select_ln68_2 to i12" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 296 'zext' 'zext_ln203_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (1.54ns)   --->   "%add_ln203_14 = add i12 %zext_ln203_28, %tmp_39_cast" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 297 'add' 'add_ln203_14' <Predicate = (!icmp_ln65)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln203_29 = zext i12 %add_ln203_14 to i64" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 298 'zext' 'zext_ln203_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr_1 = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 %zext_ln203_29" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 299 'getelementptr' 'conv_2_out_V_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 300 [2/2] (3.25ns)   --->   "%conv_2_out_V_load = load i14* %conv_2_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 300 'load' 'conv_2_out_V_load' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_19 : Operation 301 [1/1] (1.78ns)   --->   "%k_2 = add i5 %select_ln68_2, 1" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 301 'add' 'k_2' <Predicate = (!icmp_ln65)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (1.82ns)   --->   "%add_ln66 = add i9 %indvar_flatten51, 1" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 302 'add' 'add_ln66' <Predicate = (!icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/1] (0.96ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i9 1, i9 %add_ln66" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 303 'select' 'select_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 13> <Delay = 6.50>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Cov2L1_Cov2L2_Cov2L3)"   --->   Operation 304 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936) nounwind"   --->   Operation 305 'speclooptripcount' 'empty_76' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @Cov2L2_Cov2L3_str)"   --->   Operation 306 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str101314) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 307 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str101314) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 308 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 309 'specpipeline' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%conv_2_out_c_V_addr_1 = getelementptr [1936 x i14]* %conv_2_out_c_V, i64 0, i64 %zext_ln203_29" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 310 'getelementptr' 'conv_2_out_c_V_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 311 [1/2] (3.25ns)   --->   "%conv_2_out_V_load = load i14* %conv_2_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 311 'load' 'conv_2_out_V_load' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_20 : Operation 312 [1/1] (3.25ns)   --->   "store i14 %conv_2_out_V_load, i14* %conv_2_out_c_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:68]   --->   Operation 312 'store' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str101314, i32 %tmp_1) nounwind" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 313 'specregionend' 'empty_77' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 314 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 21 <SV = 13> <Delay = 3.25>
ST_21 : Operation 315 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:74]   --->   Operation 315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_21 : Operation 316 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_c_V_a, align 16" [cnn_ap_lp/cnn.cpp:77]   --->   Operation 316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 22 <SV = 14> <Delay = 0.00>
ST_22 : Operation 317 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_c_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:75]   --->   Operation 317 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 15> <Delay = 1.76>
ST_23 : Operation 318 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_c_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:75]   --->   Operation 318 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 319 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/cnn.cpp:79]   --->   Operation 319 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 16> <Delay = 13.6>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%indvar_flatten91 = phi i9 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit99 ], [ %add_ln79, %Mp2L3 ]" [cnn_ap_lp/cnn.cpp:79]   --->   Operation 320 'phi' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%i52_0 = phi i3 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit99 ], [ %select_ln82_1, %Mp2L3 ]" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 321 'phi' 'i52_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%indvar_flatten77 = phi i8 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit99 ], [ %select_ln80, %Mp2L3 ]" [cnn_ap_lp/cnn.cpp:80]   --->   Operation 322 'phi' 'indvar_flatten77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%j53_0 = phi i3 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit99 ], [ %select_ln82_3, %Mp2L3 ]" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 323 'phi' 'j53_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%k54_0 = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit99 ], [ %k_3, %Mp2L3 ]"   --->   Operation 324 'phi' 'k54_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (1.66ns)   --->   "%icmp_ln79 = icmp eq i9 %indvar_flatten91, -112" [cnn_ap_lp/cnn.cpp:79]   --->   Operation 325 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/1] (1.82ns)   --->   "%add_ln79 = add i9 %indvar_flatten91, 1" [cnn_ap_lp/cnn.cpp:79]   --->   Operation 326 'add' 'add_ln79' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit77, label %Mp2L3" [cnn_ap_lp/cnn.cpp:79]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (1.65ns)   --->   "%i_8 = add i3 %i52_0, 1" [cnn_ap_lp/cnn.cpp:79]   --->   Operation 328 'add' 'i_8' <Predicate = (!icmp_ln79)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp eq i8 %indvar_flatten77, 80" [cnn_ap_lp/cnn.cpp:80]   --->   Operation 329 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln79)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.98ns)   --->   "%select_ln82 = select i1 %icmp_ln80, i3 0, i3 %j53_0" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 330 'select' 'select_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 331 [1/1] (0.98ns)   --->   "%select_ln82_1 = select i1 %icmp_ln80, i3 %i_8, i3 %i52_0" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 331 'select' 'select_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln203_30 = zext i3 %select_ln82_1 to i6" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 332 'zext' 'zext_ln203_30' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln82_1, i2 0)" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 333 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln203_31 = zext i5 %tmp_12 to i6" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 334 'zext' 'zext_ln203_31' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_15 = add i6 %zext_ln203_30, %zext_ln203_31" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 335 'add' 'add_ln203_15' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln82)   --->   "%xor_ln82 = xor i1 %icmp_ln80, true" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 336 'xor' 'xor_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 337 [1/1] (1.36ns)   --->   "%icmp_ln81 = icmp eq i5 %k54_0, -16" [cnn_ap_lp/cnn.cpp:81]   --->   Operation 337 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln82 = and i1 %icmp_ln81, %xor_ln82" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 338 'and' 'and_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (1.65ns)   --->   "%j_4 = add i3 %select_ln82, 1" [cnn_ap_lp/cnn.cpp:80]   --->   Operation 339 'add' 'j_4' <Predicate = (!icmp_ln79)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2)   --->   "%or_ln82 = or i1 %and_ln82, %icmp_ln80" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 340 'or' 'or_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln82_2 = select i1 %or_ln82, i5 0, i5 %k54_0" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 341 'select' 'select_ln82_2' <Predicate = (!icmp_ln79)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.98ns)   --->   "%select_ln82_3 = select i1 %and_ln82, i3 %j_4, i3 %select_ln82" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 342 'select' 'select_ln82_3' <Predicate = (!icmp_ln79)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i3 %select_ln82_3 to i6" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 343 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln203_16 = add i6 %add_ln203_15, %zext_ln82" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 344 'add' 'add_ln203_16' <Predicate = (!icmp_ln79)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_42_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_16, i4 0)" [cnn_ap_lp/cnn.cpp:80]   --->   Operation 345 'bitconcatenate' 'tmp_42_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln203_32 = zext i5 %select_ln82_2 to i10" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 346 'zext' 'zext_ln203_32' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 347 [1/1] (1.73ns)   --->   "%add_ln203_17 = add i10 %tmp_42_cast, %zext_ln203_32" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 347 'add' 'add_ln203_17' <Predicate = (!icmp_ln79)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln203_33 = zext i10 %add_ln203_17 to i64" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 348 'zext' 'zext_ln203_33' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add_1 = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 %zext_ln203_33" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 349 'getelementptr' 'max_pool_2_out_V_add_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_24 : Operation 350 [2/2] (3.25ns)   --->   "%max_pool_2_out_V_loa = load i14* %max_pool_2_out_V_add_1, align 2" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 350 'load' 'max_pool_2_out_V_loa' <Predicate = (!icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_24 : Operation 351 [1/1] (1.78ns)   --->   "%k_3 = add i5 %select_ln82_2, 1" [cnn_ap_lp/cnn.cpp:81]   --->   Operation 351 'add' 'k_3' <Predicate = (!icmp_ln79)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (1.91ns)   --->   "%add_ln80 = add i8 %indvar_flatten77, 1" [cnn_ap_lp/cnn.cpp:80]   --->   Operation 352 'add' 'add_ln80' <Predicate = (!icmp_ln79)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 353 [1/1] (1.24ns)   --->   "%select_ln80 = select i1 %icmp_ln80, i8 1, i8 %add_ln80" [cnn_ap_lp/cnn.cpp:80]   --->   Operation 353 'select' 'select_ln80' <Predicate = (!icmp_ln79)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 17> <Delay = 6.50>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Mp2L1_Mp2L2_Mp2L3_st)"   --->   Operation 354 'specloopname' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 355 'speclooptripcount' 'empty_78' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @Mp2L2_Mp2L3_str)"   --->   Operation 356 'specloopname' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str131317) nounwind" [cnn_ap_lp/cnn.cpp:81]   --->   Operation 357 'specloopname' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str131317) nounwind" [cnn_ap_lp/cnn.cpp:81]   --->   Operation 358 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 359 'specpipeline' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%max_pool_2_out_c_V_a_1 = getelementptr [400 x i14]* %max_pool_2_out_c_V, i64 0, i64 %zext_ln203_33" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 360 'getelementptr' 'max_pool_2_out_c_V_a_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 361 [1/2] (3.25ns)   --->   "%max_pool_2_out_V_loa = load i14* %max_pool_2_out_V_add_1, align 2" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 361 'load' 'max_pool_2_out_V_loa' <Predicate = (!icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_25 : Operation 362 [1/1] (3.25ns)   --->   "store i14 %max_pool_2_out_V_loa, i14* %max_pool_2_out_c_V_a_1, align 2" [cnn_ap_lp/cnn.cpp:82]   --->   Operation 362 'store' <Predicate = (!icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str131317, i32 %tmp_2) nounwind" [cnn_ap_lp/cnn.cpp:83]   --->   Operation 363 'specregionend' 'empty_79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 364 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 26 <SV = 17> <Delay = 3.25>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 365 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (3.25ns)   --->   "store i14 0, i14* %flat_array_V_addr, align 16" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 367 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_c_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:89]   --->   Operation 367 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 19> <Delay = 3.25>
ST_28 : Operation 368 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_c_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:89]   --->   Operation 368 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%flat_array_c_V_addr = getelementptr [400 x i14]* %flat_array_c_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:91]   --->   Operation 369 'getelementptr' 'flat_array_c_V_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 370 [1/1] (3.25ns)   --->   "store i14 0, i14* %flat_array_c_V_addr, align 16" [cnn_ap_lp/cnn.cpp:91]   --->   Operation 370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_28 : Operation 371 [1/1] (1.76ns)   --->   "br label %.preheader622" [cnn_ap_lp/cnn.cpp:93]   --->   Operation 371 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 20> <Delay = 3.25>
ST_29 : Operation 372 [1/1] (0.00ns)   --->   "%i55_0 = phi i9 [ %i_9, %F1 ], [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit77 ]"   --->   Operation 372 'phi' 'i55_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 373 [1/1] (1.66ns)   --->   "%icmp_ln93 = icmp eq i9 %i55_0, -112" [cnn_ap_lp/cnn.cpp:93]   --->   Operation 373 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 374 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 375 [1/1] (1.82ns)   --->   "%i_9 = add i9 %i55_0, 1" [cnn_ap_lp/cnn.cpp:93]   --->   Operation 375 'add' 'i_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 376 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit55, label %F1" [cnn_ap_lp/cnn.cpp:93]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i9 %i55_0 to i64" [cnn_ap_lp/cnn.cpp:94]   --->   Operation 377 'zext' 'zext_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_29 : Operation 378 [1/1] (0.00ns)   --->   "%flat_array_V_addr_1 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln94" [cnn_ap_lp/cnn.cpp:94]   --->   Operation 378 'getelementptr' 'flat_array_V_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_29 : Operation 379 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:94]   --->   Operation 379 'load' 'flat_array_V_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 30 <SV = 21> <Delay = 6.50>
ST_30 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str141318) nounwind" [cnn_ap_lp/cnn.cpp:93]   --->   Operation 380 'specloopname' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_30 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str141318) nounwind" [cnn_ap_lp/cnn.cpp:93]   --->   Operation 381 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_30 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:94]   --->   Operation 382 'specpipeline' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_30 : Operation 383 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:94]   --->   Operation 383 'load' 'flat_array_V_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_30 : Operation 384 [1/1] (0.00ns)   --->   "%flat_array_c_V_addr_1 = getelementptr [400 x i14]* %flat_array_c_V, i64 0, i64 %zext_ln94" [cnn_ap_lp/cnn.cpp:94]   --->   Operation 384 'getelementptr' 'flat_array_c_V_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_30 : Operation 385 [1/1] (3.25ns)   --->   "store i14 %flat_array_V_load, i14* %flat_array_c_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:94]   --->   Operation 385 'store' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_30 : Operation 386 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str141318, i32 %tmp_8) nounwind" [cnn_ap_lp/cnn.cpp:95]   --->   Operation 386 'specregionend' 'empty_81' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_30 : Operation 387 [1/1] (0.00ns)   --->   "br label %.preheader622" [cnn_ap_lp/cnn.cpp:93]   --->   Operation 387 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 31 <SV = 21> <Delay = 2.32>
ST_31 : Operation 388 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:98]   --->   Operation 388 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 389 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:98]   --->   Operation 389 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_31 : Operation 390 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99]   --->   Operation 390 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 22> <Delay = 2.40>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit55 ], [ %i_11, %DENSE_LOOP_end ]"   --->   Operation 391 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99]   --->   Operation 392 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 393 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (1.82ns)   --->   "%i_11 = add i6 %i_0_i, 1" [cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99]   --->   Operation 394 'add' 'i_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str465) nounwind" [cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99]   --->   Operation 396 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str465) nounwind" [cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99]   --->   Operation 397 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 398 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn_ap_lp/dense_1.cpp:13->cnn_ap_lp/cnn.cpp:99]   --->   Operation 399 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 400 [1/1] (1.76ns)   --->   "br label %7" [cnn_ap_lp/dense_1.cpp:13->cnn_ap_lp/cnn.cpp:99]   --->   Operation 400 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_32 : Operation 401 [1/1] (0.00ns)   --->   "%dense_1_out_c_V_addr = getelementptr [50 x i13]* %dense_1_out_c_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:101]   --->   Operation 401 'getelementptr' 'dense_1_out_c_V_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 402 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_c_V_addr, align 2" [cnn_ap_lp/cnn.cpp:101]   --->   Operation 402 'store' <Predicate = (icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_32 : Operation 403 [1/1] (1.76ns)   --->   "br label %.preheader621" [cnn_ap_lp/cnn.cpp:103]   --->   Operation 403 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 33 <SV = 23> <Delay = 5.19>
ST_33 : Operation 404 [1/1] (0.00ns)   --->   "%p_Val2_29 = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 404 'phi' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 405 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j_5, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 405 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln1117_3, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 406 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 407 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn_ap_lp/dense_1.cpp:13->cnn_ap_lp/cnn.cpp:99]   --->   Operation 407 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 408 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 408 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 409 [1/1] (1.82ns)   --->   "%j_5 = add i9 %j_0_i, 1" [cnn_ap_lp/dense_1.cpp:13->cnn_ap_lp/cnn.cpp:99]   --->   Operation 409 'add' 'j_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 410 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [cnn_ap_lp/dense_1.cpp:13->cnn_ap_lp/cnn.cpp:99]   --->   Operation 410 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i9 %j_0_i to i64" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 411 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 412 [1/1] (1.94ns)   --->   "%add_ln1117_3 = add i15 %phi_mul, 50" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 412 'add' 'add_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 413 [1/1] (1.94ns)   --->   "%add_ln1117 = add i15 %phi_mul, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 413 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i15 %add_ln1117 to i64" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 414 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 415 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 416 [1/1] (0.00ns)   --->   "%flat_array_c_V_addr_2 = getelementptr [400 x i14]* %flat_array_c_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 416 'getelementptr' 'flat_array_c_V_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 417 [2/2] (3.25ns)   --->   "%flat_array_c_V_load = load i14* %flat_array_c_V_addr_2, align 2" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 417 'load' 'flat_array_c_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_33 : Operation 418 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 418 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_33 : Operation 419 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 419 'getelementptr' 'dense_1_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 420 [2/2] (3.25ns)   --->   "%p_Val2_30 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 420 'load' 'p_Val2_30' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 34 <SV = 24> <Delay = 9.63>
ST_34 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2466) nounwind" [cnn_ap_lp/dense_1.cpp:13->cnn_ap_lp/cnn.cpp:99]   --->   Operation 421 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 422 [1/2] (3.25ns)   --->   "%flat_array_c_V_load = load i14* %flat_array_c_V_addr_2, align 2" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 422 'load' 'flat_array_c_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_34 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %flat_array_c_V_load to i22" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 423 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 424 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 424 'load' 'dense_1_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_34 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %dense_1_weights_V_lo to i22" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 425 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 426 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_1, %sext_ln1192" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 426 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 427 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_29, i8 0)" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 427 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 428 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 428 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 429 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99]   --->   Operation 429 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_lp/dense_1.cpp:13->cnn_ap_lp/cnn.cpp:99]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 24> <Delay = 8.08>
ST_35 : Operation 431 [1/2] (3.25ns)   --->   "%p_Val2_30 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 431 'load' 'p_Val2_30' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_35 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i6 %p_Val2_30 to i14" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 432 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_29 to i13" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 433 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %p_Val2_30 to i13" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 434 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 435 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_29, %sext_ln1265" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 435 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 436 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 436 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 437 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_2 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 437 'getelementptr' 'dense_1_out_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_1.cpp:19->cnn_ap_lp/cnn.cpp:99]   --->   Operation 438 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 439 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_23, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_1.cpp:19->cnn_ap_lp/cnn.cpp:99]   --->   Operation 439 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 440 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_V_addr_2, align 2" [cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99]   --->   Operation 440 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_35 : Operation 441 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str465, i32 %tmp_i) nounwind" [cnn_ap_lp/dense_1.cpp:22->cnn_ap_lp/cnn.cpp:99]   --->   Operation 441 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 442 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99]   --->   Operation 442 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 23> <Delay = 2.40>
ST_36 : Operation 443 [1/1] (0.00ns)   --->   "%i56_0 = phi i6 [ %i_10, %D1 ], [ 0, %dense_1.exit ]"   --->   Operation 443 'phi' 'i56_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 444 [1/1] (1.42ns)   --->   "%icmp_ln103 = icmp eq i6 %i56_0, -14" [cnn_ap_lp/cnn.cpp:103]   --->   Operation 444 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 445 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 445 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 446 [1/1] (1.82ns)   --->   "%i_10 = add i6 %i56_0, 1" [cnn_ap_lp/cnn.cpp:103]   --->   Operation 446 'add' 'i_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 447 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit33, label %D1" [cnn_ap_lp/cnn.cpp:103]   --->   Operation 447 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i6 %i56_0 to i64" [cnn_ap_lp/cnn.cpp:104]   --->   Operation 448 'zext' 'zext_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_36 : Operation 449 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_1 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln104" [cnn_ap_lp/cnn.cpp:104]   --->   Operation 449 'getelementptr' 'dense_1_out_V_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_36 : Operation 450 [2/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:104]   --->   Operation 450 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln103)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 37 <SV = 24> <Delay = 4.64>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str151319) nounwind" [cnn_ap_lp/cnn.cpp:103]   --->   Operation 451 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str151319) nounwind" [cnn_ap_lp/cnn.cpp:103]   --->   Operation 452 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_37 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:104]   --->   Operation 453 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_37 : Operation 454 [1/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:104]   --->   Operation 454 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln103)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%dense_1_out_c_V_addr_1 = getelementptr [50 x i13]* %dense_1_out_c_V, i64 0, i64 %zext_ln104" [cnn_ap_lp/cnn.cpp:104]   --->   Operation 455 'getelementptr' 'dense_1_out_c_V_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_37 : Operation 456 [1/1] (2.32ns)   --->   "store i13 %dense_1_out_V_load, i13* %dense_1_out_c_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:104]   --->   Operation 456 'store' <Predicate = (!icmp_ln103)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str151319, i32 %tmp_3) nounwind" [cnn_ap_lp/cnn.cpp:105]   --->   Operation 457 'specregionend' 'empty_86' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_37 : Operation 458 [1/1] (0.00ns)   --->   "br label %.preheader621" [cnn_ap_lp/cnn.cpp:103]   --->   Operation 458 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 38 <SV = 24> <Delay = 2.32>
ST_38 : Operation 459 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:107]   --->   Operation 459 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 460 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:107]   --->   Operation 460 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_38 : Operation 461 [1/1] (1.76ns)   --->   "br label %8" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 461 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 25> <Delay = 2.34>
ST_39 : Operation 462 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit33 ], [ %i_13, %DENSE_LOOP_end1 ]"   --->   Operation 462 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 463 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i5, -2" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 463 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 464 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 464 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 465 [1/1] (1.78ns)   --->   "%i_13 = add i5 %i_0_i5, 1" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 465 'add' 'i_13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str159) nounwind" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 467 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_39 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_i7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str159) nounwind" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 468 'specregionbegin' 'tmp_i7' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_39 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i5 %i_0_i5 to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 469 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_39 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i5 to i12" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 470 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_39 : Operation 471 [1/1] (1.76ns)   --->   "br label %9" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 471 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_39 : Operation 472 [1/1] (0.00ns)   --->   "%dense_2_out_c_V_addr = getelementptr [30 x i13]* %dense_2_out_c_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:110]   --->   Operation 472 'getelementptr' 'dense_2_out_c_V_addr' <Predicate = (icmp_ln9_1)> <Delay = 0.00>
ST_39 : Operation 473 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_c_V_addr, align 2" [cnn_ap_lp/cnn.cpp:110]   --->   Operation 473 'store' <Predicate = (icmp_ln9_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_39 : Operation 474 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_lp/cnn.cpp:112]   --->   Operation 474 'br' <Predicate = (icmp_ln9_1)> <Delay = 1.76>

State 40 <SV = 26> <Delay = 7.04>
ST_40 : Operation 475 [1/1] (0.00ns)   --->   "%p_Val2_32 = phi i14 [ 0, %DENSE_LOOP_begin1 ], [ %sum_V_1, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]"   --->   Operation 475 'phi' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 476 [1/1] (0.00ns)   --->   "%j_0_i10 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_6, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]"   --->   Operation 476 'phi' 'j_0_i10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 477 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i10, -14" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 477 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 478 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 478 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 479 [1/1] (1.82ns)   --->   "%j_6 = add i6 %j_0_i10, 1" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 479 'add' 'j_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 480 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 480 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i6 %j_0_i10 to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 481 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i10, i5 0)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 482 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i11 %tmp_13 to i12" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 483 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i10, i1 false)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 484 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i7 %tmp_14 to i12" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 485 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117_6, %zext_ln1117_7" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 486 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 487 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_2 = add i12 %sub_ln1117, %zext_ln13_3" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 487 'add' 'add_ln1117_2' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117_2 to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 488 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 489 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 489 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 490 [1/1] (0.00ns)   --->   "%dense_1_out_c_V_addr_2 = getelementptr [50 x i13]* %dense_1_out_c_V, i64 0, i64 %zext_ln14_3" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 490 'getelementptr' 'dense_1_out_c_V_addr_2' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 491 [2/2] (2.32ns)   --->   "%dense_1_out_c_V_load = load i13* %dense_1_out_c_V_addr_2, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 491 'load' 'dense_1_out_c_V_load' <Predicate = (!icmp_ln13_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_40 : Operation 492 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 492 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_40 : Operation 493 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14_2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 493 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_40 : Operation 494 [2/2] (3.25ns)   --->   "%p_Val2_33 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 494 'load' 'p_Val2_33' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 41 <SV = 27> <Delay = 9.63>
ST_41 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2160) nounwind" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 495 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 496 [1/2] (2.32ns)   --->   "%dense_1_out_c_V_load = load i13* %dense_1_out_c_V_addr_2, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 496 'load' 'dense_1_out_c_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_41 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_1_out_c_V_load to i22" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 497 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 498 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 498 'load' 'dense_2_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_41 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 499 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 500 [1/1] (3.36ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1192_2, %zext_ln1192" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 500 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 501 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_32, i8 0)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 501 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 502 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_3 = add i22 %mul_ln1192_1, %lhs_V_1" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 502 'add' 'ret_V_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 503 [1/1] (0.00ns)   --->   "%sum_V_1 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_3, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 503 'partselect' 'sum_V_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 504 [1/1] (0.00ns)   --->   "br label %9" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 504 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 27> <Delay = 8.08>
ST_42 : Operation 505 [1/2] (3.25ns)   --->   "%p_Val2_33 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 505 'load' 'p_Val2_33' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_42 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i9 %p_Val2_33 to i14" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 506 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i14 %p_Val2_32 to i13" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 507 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i9 %p_Val2_33 to i13" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 508 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 509 [1/1] (1.81ns)   --->   "%add_ln703_1 = add i14 %p_Val2_32, %sext_ln1265_1" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 509 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 510 [1/1] (1.67ns)   --->   "%add_ln203_1 = add i13 %sext_ln703_2, %trunc_ln703_1" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 510 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 511 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_2 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14_2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 511 'getelementptr' 'dense_2_out_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_1, i32 13)" [cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108]   --->   Operation 512 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 513 [1/1] (0.69ns)   --->   "%select_ln19_1 = select i1 %tmp_24, i13 0, i13 %add_ln203_1" [cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108]   --->   Operation 513 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 514 [1/1] (2.32ns)   --->   "store i13 %select_ln19_1, i13* %dense_2_out_V_addr_2, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 514 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_42 : Operation 515 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str159, i32 %tmp_i7) nounwind" [cnn_ap_lp/dense_2.cpp:22->cnn_ap_lp/cnn.cpp:108]   --->   Operation 515 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 516 [1/1] (0.00ns)   --->   "br label %8" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 26> <Delay = 2.34>
ST_43 : Operation 517 [1/1] (0.00ns)   --->   "%i57_0 = phi i5 [ %i_12, %D2 ], [ 0, %dense_2.exit ]"   --->   Operation 517 'phi' 'i57_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 518 [1/1] (1.36ns)   --->   "%icmp_ln112 = icmp eq i5 %i57_0, -2" [cnn_ap_lp/cnn.cpp:112]   --->   Operation 518 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 519 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 519 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 520 [1/1] (1.78ns)   --->   "%i_12 = add i5 %i57_0, 1" [cnn_ap_lp/cnn.cpp:112]   --->   Operation 520 'add' 'i_12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 521 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %D2" [cnn_ap_lp/cnn.cpp:112]   --->   Operation 521 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i5 %i57_0 to i64" [cnn_ap_lp/cnn.cpp:113]   --->   Operation 522 'zext' 'zext_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_43 : Operation 523 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_1 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln113" [cnn_ap_lp/cnn.cpp:113]   --->   Operation 523 'getelementptr' 'dense_2_out_V_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_43 : Operation 524 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:113]   --->   Operation 524 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 44 <SV = 27> <Delay = 4.64>
ST_44 : Operation 525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str161320) nounwind" [cnn_ap_lp/cnn.cpp:112]   --->   Operation 525 'specloopname' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_44 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str161320) nounwind" [cnn_ap_lp/cnn.cpp:112]   --->   Operation 526 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_44 : Operation 527 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:113]   --->   Operation 527 'specpipeline' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_44 : Operation 528 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:113]   --->   Operation 528 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_44 : Operation 529 [1/1] (0.00ns)   --->   "%dense_2_out_c_V_addr_1 = getelementptr [30 x i13]* %dense_2_out_c_V, i64 0, i64 %zext_ln113" [cnn_ap_lp/cnn.cpp:113]   --->   Operation 529 'getelementptr' 'dense_2_out_c_V_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_44 : Operation 530 [1/1] (2.32ns)   --->   "store i13 %dense_2_out_V_load, i13* %dense_2_out_c_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:113]   --->   Operation 530 'store' <Predicate = (!icmp_ln112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_44 : Operation 531 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str161320, i32 %tmp_5) nounwind" [cnn_ap_lp/cnn.cpp:114]   --->   Operation 531 'specregionend' 'empty_91' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_44 : Operation 532 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_lp/cnn.cpp:112]   --->   Operation 532 'br' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 45 <SV = 27> <Delay = 2.32>
ST_45 : Operation 533 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:116]   --->   Operation 533 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 534 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:116]   --->   Operation 534 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_45 : Operation 535 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 535 'br' <Predicate = true> <Delay = 1.76>

State 46 <SV = 28> <Delay = 2.28>
ST_46 : Operation 536 [1/1] (0.00ns)   --->   "%d_0_i = phi i4 [ %d, %Dense_Loop_end ], [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 536 'phi' 'd_0_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 537 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %d_0_i, -6" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 537 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 538 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 538 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 539 [1/1] (1.73ns)   --->   "%d = add i4 %d_0_i, 1" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 539 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 540 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %dense_out.exit, label %Dense_Loop_begin" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 540 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 541 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str416) nounwind" [cnn_ap_lp/dense_out.cpp:42->cnn_ap_lp/cnn.cpp:117]   --->   Operation 541 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str416) nounwind" [cnn_ap_lp/dense_out.cpp:42->cnn_ap_lp/cnn.cpp:117]   --->   Operation 542 'specregionbegin' 'tmp_i1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %d_0_i to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 543 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %d_0_i to i9" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 544 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 545 [1/1] (1.76ns)   --->   "br label %10" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 545 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_46 : Operation 546 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/dense_out.cpp:54->cnn_ap_lp/cnn.cpp:117]   --->   Operation 546 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 29> <Delay = 6.95>
ST_47 : Operation 547 [1/1] (0.00ns)   --->   "%p_Val2_38 = phi i14 [ 0, %Dense_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]"   --->   Operation 547 'phi' 'p_Val2_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 548 [1/1] (0.00ns)   --->   "%f_0_i = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]"   --->   Operation 548 'phi' 'f_0_i' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 549 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0_i, -2" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 549 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 550 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 550 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 551 [1/1] (1.78ns)   --->   "%f = add i5 %f_0_i, 1" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 551 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 552 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 552 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %f_0_i to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 553 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_i, i3 0)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 554 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_15 to i9" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 555 'zext' 'zext_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_i, i1 false)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 556 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i6 %tmp_16 to i9" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 557 'zext' 'zext_ln1116_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116_8, %zext_ln1116" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 558 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 559 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_4 = add i9 %add_ln1116, %zext_ln46" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 559 'add' 'add_ln1116_4' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i9 %add_ln1116_4 to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 560 'zext' 'zext_ln1116_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 561 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_9" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 561 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 562 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 562 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_47 : Operation 563 [1/1] (0.00ns)   --->   "%dense_2_out_c_V_addr_2 = getelementptr [30 x i13]* %dense_2_out_c_V, i64 0, i64 %zext_ln48_1" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 563 'getelementptr' 'dense_2_out_c_V_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 564 [2/2] (2.32ns)   --->   "%dense_2_out_c_V_load = load i13* %dense_2_out_c_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 564 'load' 'dense_2_out_c_V_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_47 : Operation 565 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 565 'getelementptr' 'dense_out_bias_V_add' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_47 : Operation 566 [2/2] (3.25ns)   --->   "%p_Val2_39 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 566 'load' 'p_Val2_39' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 48 <SV = 30> <Delay = 9.63>
ST_48 : Operation 567 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str517) nounwind" [cnn_ap_lp/dense_out.cpp:47->cnn_ap_lp/cnn.cpp:117]   --->   Operation 567 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 568 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 568 'load' 'dense_out_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_48 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i9 %dense_out_weights_V_1 to i22" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 569 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 570 [1/2] (2.32ns)   --->   "%dense_2_out_c_V_load = load i13* %dense_2_out_c_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 570 'load' 'dense_2_out_c_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_48 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i13 %dense_2_out_c_V_load to i22" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 571 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 572 [1/1] (3.36ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1192_2 = mul i22 %zext_ln1192_1, %sext_ln1192_3" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 572 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 573 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_38, i8 0)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 573 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 574 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_4 = add i22 %mul_ln1192_2, %lhs_V_2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 574 'add' 'ret_V_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 575 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_4, i32 8, i32 21)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 575 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 576 [1/1] (0.00ns)   --->   "br label %10" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 576 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 30> <Delay = 7.38>
ST_49 : Operation 577 [1/2] (3.25ns)   --->   "%p_Val2_39 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 577 'load' 'p_Val2_39' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_49 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i8 %p_Val2_39 to i14" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 578 'sext' 'sext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 579 [1/1] (1.81ns)   --->   "%add_ln703_2 = add i14 %sext_ln1265_2, %p_Val2_38" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 579 'add' 'add_ln703_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 580 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 580 'getelementptr' 'dense_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 581 [1/1] (2.32ns)   --->   "store i14 %add_ln703_2, i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 581 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_49 : Operation 582 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str416, i32 %tmp_i1) nounwind" [cnn_ap_lp/dense_out.cpp:52->cnn_ap_lp/cnn.cpp:117]   --->   Operation 582 'specregionend' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 583 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 583 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 29> <Delay = 1.76>
ST_50 : Operation 584 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/dense_out.cpp:54->cnn_ap_lp/cnn.cpp:117]   --->   Operation 584 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 585 [1/1] (1.76ns)   --->   "br label %11" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 585 'br' <Predicate = true> <Delay = 1.76>

State 51 <SV = 30> <Delay = 2.32>
ST_51 : Operation 586 [1/1] (0.00ns)   --->   "%i58_0 = phi i4 [ 0, %dense_out.exit ], [ %i_14, %D3 ]"   --->   Operation 586 'phi' 'i58_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 587 [1/1] (1.30ns)   --->   "%icmp_ln119 = icmp eq i4 %i58_0, -6" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 587 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 588 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 588 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 589 [1/1] (1.73ns)   --->   "%i_14 = add i4 %i58_0, 1" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 589 'add' 'i_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 590 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %12, label %D3" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i4 %i58_0 to i64" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 591 'zext' 'zext_ln120' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_51 : Operation 592 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln120" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 592 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_51 : Operation 593 [2/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 593 'load' 'tmp_V_12' <Predicate = (!icmp_ln119)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 52 <SV = 31> <Delay = 16.7>
ST_52 : Operation 594 [1/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 594 'load' 'tmp_V_12' <Predicate = (!icmp_ln119)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_52 : Operation 595 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_12, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 595 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln119)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 596 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_12, i32 13)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 596 'bitselect' 'p_Result_41' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 597 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_12" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 597 'sub' 'tmp_V' <Predicate = (!icmp_ln119)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 598 [1/1] (0.70ns)   --->   "%tmp_V_13 = select i1 %p_Result_41, i14 %tmp_V, i14 %tmp_V_12" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 598 'select' 'tmp_V_13' <Predicate = (!icmp_ln119)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 599 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_13, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 599 'partselect' 'p_Result_s' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 600 [1/1] (0.00ns)   --->   "%p_Result_42 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 600 'bitconcatenate' 'p_Result_42' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 601 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_42, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 601 'cttz' 'l' <Predicate = (!icmp_ln119)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 602 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 602 'sub' 'sub_ln944' <Predicate = (!icmp_ln119)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 603 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 604 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 604 'add' 'lsb_index' <Predicate = (!icmp_ln119)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_26 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 605 'partselect' 'tmp_26' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 606 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_26, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 606 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln119)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 607 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 608 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 608 'sub' 'sub_ln947' <Predicate = (!icmp_ln119)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 609 'zext' 'zext_ln947' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 610 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_36 = and i14 %tmp_V_13, %lshr_ln947" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 611 'and' 'p_Result_36' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 612 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_36, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 612 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln119)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 613 'and' 'a' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 614 'bitselect' 'tmp_27' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_27, true" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 615 'xor' 'xor_ln949' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 616 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 616 'add' 'add_ln949' <Predicate = (!icmp_ln119)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_13, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 617 'bitselect' 'p_Result_37' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_52 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 618 'and' 'and_ln949' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 619 'or' 'or_ln949' <Predicate = (!icmp_ln119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 620 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 620 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln119)> <Delay = 0.97>
ST_52 : Operation 621 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 621 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln119)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 622 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 53 <SV = 32> <Delay = 14.9>
ST_53 : Operation 623 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str171321) nounwind" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 623 'specloopname' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_53 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str171321) nounwind" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 624 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_53 : Operation 625 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 625 'specpipeline' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_53 : Operation 626 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_13 to i32" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 626 'zext' 'm' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00>
ST_53 : Operation 627 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 627 'add' 'add_ln958' <Predicate = (!icmp_ln119 & icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 628 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln119 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 629 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 629 'sub' 'sub_ln958' <Predicate = (!icmp_ln119 & !icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 630 'shl' 'shl_ln958' <Predicate = (!icmp_ln119 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 631 'select' 'm_12' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 632 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i32 %m_12, %or_ln" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 632 'add' 'm_13' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 633 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_13, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 633 'partselect' 'm_s' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00>
ST_53 : Operation 634 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 634 'zext' 'm_16' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00>
ST_53 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_13, i32 25)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 635 'bitselect' 'tmp_28' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00>
ST_53 : Operation 636 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_28, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 636 'select' 'select_ln964' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 637 'sub' 'sub_ln964' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 638 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 638 'add' 'add_ln964' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_41, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 639 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00>
ST_53 : Operation 640 [1/1] (0.00ns)   --->   "%p_Result_43 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_9, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 640 'partset' 'p_Result_43' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00>
ST_53 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_43 to float" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 641 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln119 & !icmp_ln935)> <Delay = 0.00>
ST_53 : Operation 642 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 642 'select' 'select_ln935' <Predicate = (!icmp_ln119)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 643 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln120" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 643 'getelementptr' 'prediction_output_ad' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_53 : Operation 644 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 644 'store' <Predicate = (!icmp_ln119)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_53 : Operation 645 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str171321, i32 %tmp_6) nounwind" [cnn_ap_lp/cnn.cpp:121]   --->   Operation 645 'specregionend' 'empty_96' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_53 : Operation 646 [1/1] (0.00ns)   --->   "br label %11" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 646 'br' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 54 <SV = 31> <Delay = 0.00>
ST_54 : Operation 647 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:122]   --->   Operation 647 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ix_in') with incoming values : ('ix_in', cnn_ap_lp/cnn.cpp:28) [46]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', cnn_ap_lp/cnn.cpp:32) of constant 0 on array 'conv_1_out.V', cnn_ap_lp/cnn.cpp:32 [130]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn_ap_lp/cnn.cpp:28) with incoming values : ('ix_in', cnn_ap_lp/cnn.cpp:28) ('add_ln28', cnn_ap_lp/cnn.cpp:28) [61]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn_ap_lp/cnn.cpp:27) [74]  (0 ns)
	'load' operation ('v', cnn_ap_lp/cnn.cpp:27) on array 'cnn_input' [75]  (3.25 ns)

 <State 4>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', cnn_ap_lp/cnn.cpp:27) on array 'cnn_input' [75]  (3.25 ns)
	'fpext' operation ('d', cnn_ap_lp/cnn.cpp:27) [76]  (4.44 ns)

 <State 5>: 17ns
The critical path consists of the following:
	'fpext' operation ('d', cnn_ap_lp/cnn.cpp:27) [76]  (4.44 ns)
	'sub' operation ('F2', cnn_ap_lp/cnn.cpp:27) [88]  (1.55 ns)
	'icmp' operation ('icmp_ln581', cnn_ap_lp/cnn.cpp:27) [89]  (1.99 ns)
	'select' operation ('sh_amt', cnn_ap_lp/cnn.cpp:27) [92]  (0.697 ns)
	'icmp' operation ('icmp_ln603', cnn_ap_lp/cnn.cpp:27) [97]  (1.99 ns)
	'and' operation ('and_ln603', cnn_ap_lp/cnn.cpp:27) [116]  (0.978 ns)
	'select' operation ('select_ln603', cnn_ap_lp/cnn.cpp:27) [117]  (4.61 ns)
	'select' operation ('select_ln603_2', cnn_ap_lp/cnn.cpp:27) [121]  (0 ns)
	'select' operation ('select_ln603_3', cnn_ap_lp/cnn.cpp:27) [123]  (0.702 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_input_V_addr', cnn_ap_lp/cnn.cpp:27) [72]  (0 ns)
	'store' operation ('store_ln27', cnn_ap_lp/cnn.cpp:27) of variable 'select_ln603_3', cnn_ap_lp/cnn.cpp:27 on array 'conv_1_input.V', cnn_ap_lp/cnn.cpp:19 [124]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', cnn_ap_lp/cnn.cpp:37) with incoming values : ('add_ln37', cnn_ap_lp/cnn.cpp:37) [135]  (1.77 ns)

 <State 9>: 16.4ns
The critical path consists of the following:
	'phi' operation ('i14_0', cnn_ap_lp/cnn.cpp:40) with incoming values : ('select_ln40_1', cnn_ap_lp/cnn.cpp:40) [136]  (0 ns)
	'add' operation ('i', cnn_ap_lp/cnn.cpp:37) [144]  (1.78 ns)
	'select' operation ('select_ln40_1', cnn_ap_lp/cnn.cpp:40) [149]  (1.22 ns)
	'mul' operation of DSP[161] ('mul_ln203', cnn_ap_lp/cnn.cpp:40) [151]  (3.36 ns)
	'add' operation of DSP[161] ('add_ln203_8', cnn_ap_lp/cnn.cpp:40) [161]  (3.02 ns)
	'sub' operation ('sub_ln203_1', cnn_ap_lp/cnn.cpp:40) [165]  (0 ns)
	'add' operation ('add_ln203_9', cnn_ap_lp/cnn.cpp:40) [170]  (3.82 ns)
	'getelementptr' operation ('conv_1_out_V_addr_1', cnn_ap_lp/cnn.cpp:40) [172]  (0 ns)
	'load' operation ('conv_1_out_V_load', cnn_ap_lp/cnn.cpp:40) on array 'conv_1_out.V', cnn_ap_lp/cnn.cpp:32 [174]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('conv_1_out_V_load', cnn_ap_lp/cnn.cpp:40) on array 'conv_1_out.V', cnn_ap_lp/cnn.cpp:32 [174]  (3.25 ns)
	'store' operation ('store_ln40', cnn_ap_lp/cnn.cpp:40) of variable 'conv_1_out_V_load', cnn_ap_lp/cnn.cpp:40 on array 'conv_1_out_c.V', cnn_ap_lp/cnn.cpp:35 [175]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln46', cnn_ap_lp/cnn.cpp:46) of constant 0 on array 'max_pool_1_out.V', cnn_ap_lp/cnn.cpp:46 [182]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten39', cnn_ap_lp/cnn.cpp:51) with incoming values : ('add_ln51', cnn_ap_lp/cnn.cpp:51) [187]  (1.77 ns)

 <State 14>: 16.1ns
The critical path consists of the following:
	'phi' operation ('i26_0', cnn_ap_lp/cnn.cpp:54) with incoming values : ('select_ln54_1', cnn_ap_lp/cnn.cpp:54) [188]  (0 ns)
	'add' operation ('i', cnn_ap_lp/cnn.cpp:51) [196]  (1.74 ns)
	'select' operation ('select_ln54_1', cnn_ap_lp/cnn.cpp:54) [201]  (1.02 ns)
	'mul' operation of DSP[213] ('mul_ln203_1', cnn_ap_lp/cnn.cpp:54) [203]  (3.36 ns)
	'add' operation of DSP[213] ('add_ln203_11', cnn_ap_lp/cnn.cpp:54) [213]  (3.02 ns)
	'sub' operation ('sub_ln203_2', cnn_ap_lp/cnn.cpp:54) [217]  (0 ns)
	'add' operation ('add_ln203_12', cnn_ap_lp/cnn.cpp:54) [222]  (3.76 ns)
	'getelementptr' operation ('max_pool_1_out_V_add_1', cnn_ap_lp/cnn.cpp:54) [224]  (0 ns)
	'load' operation ('max_pool_1_out_V_loa', cnn_ap_lp/cnn.cpp:54) on array 'max_pool_1_out.V', cnn_ap_lp/cnn.cpp:46 [226]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('max_pool_1_out_V_loa', cnn_ap_lp/cnn.cpp:54) on array 'max_pool_1_out.V', cnn_ap_lp/cnn.cpp:46 [226]  (3.25 ns)
	'store' operation ('store_ln54', cnn_ap_lp/cnn.cpp:54) of variable 'max_pool_1_out_V_loa', cnn_ap_lp/cnn.cpp:54 on array 'max_pool_1_out_c.V', cnn_ap_lp/cnn.cpp:49 [227]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', cnn_ap_lp/cnn.cpp:60) of constant 0 on array 'conv_2_out.V', cnn_ap_lp/cnn.cpp:60 [234]  (3.25 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten65', cnn_ap_lp/cnn.cpp:65) with incoming values : ('add_ln65', cnn_ap_lp/cnn.cpp:65) [239]  (1.77 ns)

 <State 19>: 13.9ns
The critical path consists of the following:
	'phi' operation ('i39_0', cnn_ap_lp/cnn.cpp:68) with incoming values : ('select_ln68_1', cnn_ap_lp/cnn.cpp:68) [240]  (0 ns)
	'add' operation ('i', cnn_ap_lp/cnn.cpp:65) [248]  (1.74 ns)
	'select' operation ('select_ln68_1', cnn_ap_lp/cnn.cpp:68) [253]  (1.02 ns)
	'mul' operation of DSP[265] ('mul_ln203_2', cnn_ap_lp/cnn.cpp:68) [255]  (3.36 ns)
	'add' operation of DSP[265] ('add_ln203_13', cnn_ap_lp/cnn.cpp:68) [265]  (3.02 ns)
	'add' operation ('add_ln203_14', cnn_ap_lp/cnn.cpp:68) [271]  (1.55 ns)
	'getelementptr' operation ('conv_2_out_V_addr_1', cnn_ap_lp/cnn.cpp:68) [273]  (0 ns)
	'load' operation ('conv_2_out_V_load', cnn_ap_lp/cnn.cpp:68) on array 'conv_2_out.V', cnn_ap_lp/cnn.cpp:60 [275]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('conv_2_out_V_load', cnn_ap_lp/cnn.cpp:68) on array 'conv_2_out.V', cnn_ap_lp/cnn.cpp:60 [275]  (3.25 ns)
	'store' operation ('store_ln68', cnn_ap_lp/cnn.cpp:68) of variable 'conv_2_out_V_load', cnn_ap_lp/cnn.cpp:68 on array 'conv_2_out_c.V', cnn_ap_lp/cnn.cpp:63 [276]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln74', cnn_ap_lp/cnn.cpp:74) of constant 0 on array 'max_pool_2_out.V', cnn_ap_lp/cnn.cpp:74 [283]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten91', cnn_ap_lp/cnn.cpp:79) with incoming values : ('add_ln79', cnn_ap_lp/cnn.cpp:79) [288]  (1.77 ns)

 <State 24>: 13.6ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten77', cnn_ap_lp/cnn.cpp:80) with incoming values : ('select_ln80', cnn_ap_lp/cnn.cpp:80) [290]  (0 ns)
	'icmp' operation ('icmp_ln80', cnn_ap_lp/cnn.cpp:80) [300]  (1.55 ns)
	'select' operation ('select_ln82', cnn_ap_lp/cnn.cpp:82) [301]  (0.98 ns)
	'add' operation ('j', cnn_ap_lp/cnn.cpp:80) [310]  (1.65 ns)
	'select' operation ('select_ln82_3', cnn_ap_lp/cnn.cpp:82) [314]  (0.98 ns)
	'add' operation ('add_ln203_16', cnn_ap_lp/cnn.cpp:82) [316]  (3.49 ns)
	'add' operation ('add_ln203_17', cnn_ap_lp/cnn.cpp:82) [322]  (1.73 ns)
	'getelementptr' operation ('max_pool_2_out_V_add_1', cnn_ap_lp/cnn.cpp:82) [324]  (0 ns)
	'load' operation ('max_pool_2_out_V_loa', cnn_ap_lp/cnn.cpp:82) on array 'max_pool_2_out.V', cnn_ap_lp/cnn.cpp:74 [326]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('max_pool_2_out_V_loa', cnn_ap_lp/cnn.cpp:82) on array 'max_pool_2_out.V', cnn_ap_lp/cnn.cpp:74 [326]  (3.25 ns)
	'store' operation ('store_ln82', cnn_ap_lp/cnn.cpp:82) of variable 'max_pool_2_out_V_loa', cnn_ap_lp/cnn.cpp:82 on array 'max_pool_2_out_c.V', cnn_ap_lp/cnn.cpp:77 [327]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('flat_array_V_addr', cnn_ap_lp/cnn.cpp:88) [334]  (0 ns)
	'store' operation ('store_ln88', cnn_ap_lp/cnn.cpp:88) of constant 0 on array 'flat_array.V', cnn_ap_lp/cnn.cpp:88 [335]  (3.25 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('flat_array_c_V_addr', cnn_ap_lp/cnn.cpp:91) [337]  (0 ns)
	'store' operation ('store_ln91', cnn_ap_lp/cnn.cpp:91) of constant 0 on array 'flat_array_c.V', cnn_ap_lp/cnn.cpp:91 [338]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/cnn.cpp:93) [341]  (0 ns)
	'getelementptr' operation ('flat_array_V_addr_1', cnn_ap_lp/cnn.cpp:94) [351]  (0 ns)
	'load' operation ('flat_array_V_load', cnn_ap_lp/cnn.cpp:94) on array 'flat_array.V', cnn_ap_lp/cnn.cpp:88 [352]  (3.25 ns)

 <State 30>: 6.51ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load', cnn_ap_lp/cnn.cpp:94) on array 'flat_array.V', cnn_ap_lp/cnn.cpp:88 [352]  (3.25 ns)
	'store' operation ('store_ln94', cnn_ap_lp/cnn.cpp:94) of variable 'flat_array_V_load', cnn_ap_lp/cnn.cpp:94 on array 'flat_array_c.V', cnn_ap_lp/cnn.cpp:91 [354]  (3.25 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_1_out_V_addr', cnn_ap_lp/cnn.cpp:98) [358]  (0 ns)
	'store' operation ('store_ln98', cnn_ap_lp/cnn.cpp:98) of constant 0 on array 'dense_1_out.V', cnn_ap_lp/cnn.cpp:98 [359]  (2.32 ns)

 <State 32>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln9', cnn_ap_lp/dense_1.cpp:9->cnn_ap_lp/cnn.cpp:99) [363]  (1.43 ns)
	blocking operation 0.978 ns on control path)

 <State 33>: 5.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) with incoming values : ('add_ln1117_3', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) [376]  (0 ns)
	'add' operation ('add_ln1117', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) [385]  (1.94 ns)
	'getelementptr' operation ('dense_1_weights_V_ad', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) [387]  (0 ns)
	'load' operation ('dense_1_weights_V_lo', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) on array 'dense_1_weights_V' [391]  (3.25 ns)

 <State 34>: 9.63ns
The critical path consists of the following:
	'load' operation ('flat_array_c_V_load', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) on array 'flat_array_c.V', cnn_ap_lp/cnn.cpp:91 [389]  (3.25 ns)
	'mul' operation of DSP[395] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) [393]  (3.36 ns)
	'add' operation of DSP[395] ('ret.V', cnn_ap_lp/dense_1.cpp:14->cnn_ap_lp/cnn.cpp:99) [395]  (3.02 ns)

 <State 35>: 8.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99) on array 'dense_1_bias_V' [400]  (3.25 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99) [404]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_lp/dense_1.cpp:19->cnn_ap_lp/cnn.cpp:99) [408]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_1.cpp:17->cnn_ap_lp/cnn.cpp:99) of variable 'select_ln19', cnn_ap_lp/dense_1.cpp:19->cnn_ap_lp/cnn.cpp:99 on array 'dense_1_out.V', cnn_ap_lp/cnn.cpp:98 [409]  (2.32 ns)

 <State 36>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln103', cnn_ap_lp/cnn.cpp:103) [418]  (1.43 ns)
	blocking operation 0.978 ns on control path)

 <State 37>: 4.64ns
The critical path consists of the following:
	'load' operation ('dense_1_out_V_load', cnn_ap_lp/cnn.cpp:104) on array 'dense_1_out.V', cnn_ap_lp/cnn.cpp:98 [428]  (2.32 ns)
	'store' operation ('store_ln104', cnn_ap_lp/cnn.cpp:104) of variable 'dense_1_out_V_load', cnn_ap_lp/cnn.cpp:104 on array 'dense_1_out_c.V', cnn_ap_lp/cnn.cpp:101 [430]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_2_out_V_addr', cnn_ap_lp/cnn.cpp:107) [434]  (0 ns)
	'store' operation ('store_ln107', cnn_ap_lp/cnn.cpp:107) of constant 0 on array 'dense_2_out.V', cnn_ap_lp/cnn.cpp:107 [435]  (2.32 ns)

 <State 39>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln9_1', cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108) [439]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 40>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108) [451]  (0 ns)
	'sub' operation ('sub_ln1117', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [463]  (0 ns)
	'add' operation ('add_ln1117_2', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [464]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [466]  (0 ns)
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) on array 'dense_2_weights_V' [470]  (3.25 ns)

 <State 41>: 9.63ns
The critical path consists of the following:
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) on array 'dense_2_weights_V' [470]  (3.25 ns)
	'mul' operation of DSP[474] ('mul_ln1192_1', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [472]  (3.36 ns)
	'add' operation of DSP[474] ('ret.V', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [474]  (3.02 ns)

 <State 42>: 8.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108) on array 'dense_2_bias_V' [479]  (3.25 ns)
	'add' operation ('add_ln703_1', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108) [483]  (1.81 ns)
	'select' operation ('select_ln19_1', cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108) [487]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108) of variable 'select_ln19_1', cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108 on array 'dense_2_out.V', cnn_ap_lp/cnn.cpp:107 [488]  (2.32 ns)

 <State 43>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln112', cnn_ap_lp/cnn.cpp:112) [497]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 44>: 4.64ns
The critical path consists of the following:
	'load' operation ('dense_2_out_V_load', cnn_ap_lp/cnn.cpp:113) on array 'dense_2_out.V', cnn_ap_lp/cnn.cpp:107 [507]  (2.32 ns)
	'store' operation ('store_ln113', cnn_ap_lp/cnn.cpp:113) of variable 'dense_2_out_V_load', cnn_ap_lp/cnn.cpp:113 on array 'dense_2_out_c.V', cnn_ap_lp/cnn.cpp:110 [509]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_V_addr', cnn_ap_lp/cnn.cpp:116) [513]  (0 ns)
	'store' operation ('store_ln116', cnn_ap_lp/cnn.cpp:116) of constant 0 on array 'prediction.V', cnn_ap_lp/cnn.cpp:116 [514]  (2.32 ns)

 <State 46>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln41', cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117) [518]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 47>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117) [530]  (0 ns)
	'add' operation ('add_ln1116', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [542]  (0 ns)
	'add' operation ('add_ln1116_4', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [543]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_V_s', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [545]  (0 ns)
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) on array 'dense_out_weights_V' [546]  (3.25 ns)

 <State 48>: 9.63ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) on array 'dense_out_weights_V' [546]  (3.25 ns)
	'mul' operation of DSP[553] ('mul_ln1192_2', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [551]  (3.36 ns)
	'add' operation of DSP[553] ('ret.V', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [553]  (3.02 ns)

 <State 49>: 7.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117) on array 'dense_out_bias_V' [558]  (3.25 ns)
	'add' operation ('add_ln703_2', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117) [560]  (1.81 ns)
	'store' operation ('store_ln51', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117) of variable 'add_ln703_2', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117 on array 'dense_array.V', cnn_ap_lp/dense_out.cpp:38->cnn_ap_lp/cnn.cpp:117 [562]  (2.32 ns)

 <State 50>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/cnn.cpp:119) [569]  (1.77 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/cnn.cpp:119) [569]  (0 ns)
	'getelementptr' operation ('prediction_V_addr_1', cnn_ap_lp/cnn.cpp:120) [579]  (0 ns)
	'load' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) on array 'prediction.V', cnn_ap_lp/cnn.cpp:116 [580]  (2.32 ns)

 <State 52>: 16.8ns
The critical path consists of the following:
	'load' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) on array 'prediction.V', cnn_ap_lp/cnn.cpp:116 [580]  (2.32 ns)
	'sub' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) [583]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) [584]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_lp/cnn.cpp:120) [587]  (3.4 ns)
	'sub' operation ('sub_ln944', cnn_ap_lp/cnn.cpp:120) [588]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_lp/cnn.cpp:120) [590]  (2.55 ns)
	'icmp' operation ('icmp_ln947', cnn_ap_lp/cnn.cpp:120) [592]  (2.47 ns)
	'and' operation ('a', cnn_ap_lp/cnn.cpp:120) [599]  (0 ns)
	'or' operation ('or_ln949', cnn_ap_lp/cnn.cpp:120) [605]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 53>: 14.9ns
The critical path consists of the following:
	'add' operation ('add_ln958', cnn_ap_lp/cnn.cpp:120) [609]  (2.55 ns)
	'lshr' operation ('lshr_ln958', cnn_ap_lp/cnn.cpp:120) [610]  (0 ns)
	'select' operation ('m', cnn_ap_lp/cnn.cpp:120) [613]  (0 ns)
	'add' operation ('m', cnn_ap_lp/cnn.cpp:120) [614]  (4.42 ns)
	'select' operation ('select_ln964', cnn_ap_lp/cnn.cpp:120) [618]  (1.25 ns)
	'add' operation ('add_ln964', cnn_ap_lp/cnn.cpp:120) [621]  (3.67 ns)
	'select' operation ('select_ln935', cnn_ap_lp/cnn.cpp:120) [625]  (0.698 ns)
	'store' operation ('store_ln120', cnn_ap_lp/cnn.cpp:120) of variable 'select_ln935', cnn_ap_lp/cnn.cpp:120 on array 'prediction_output' [627]  (2.32 ns)

 <State 54>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
