--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Sender.twx Sender.ncd -o Sender.twr Sender.pcf

Design file:              Sender.ncd
Physical constraint file: Sender.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Ch1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Up          |    2.290(R)|    0.341(R)|dt2reg_and0001    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock Down
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Up          |    1.601(F)|    0.106(F)|dt2reg_not0001    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ack
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Up          |    1.705(R)|    4.535(R)|dt2reg_and0001    |   0.000|
            |   -0.561(F)|    6.318(F)|dt2reg_not0001    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock go
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Up          |    1.363(R)|    1.500(R)|dt2reg_and0001    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock reset
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Up          |    1.200(R)|    4.960(R)|dt2reg_and0001    |   0.000|
            |   -0.644(F)|    5.815(F)|dt2reg_not0001    |   0.000|
------------+------------+------------+------------------+--------+

Clock Ch1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bit0_Out    |   12.763(R)|dt2reg_and0001    |   0.000|
Bit1_Out    |   12.693(R)|dt2reg_and0001    |   0.000|
dt          |    9.566(R)|dt2reg_and0001    |   0.000|
------------+------------+------------------+--------+

Clock Ch2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bit0_Out    |   12.077(R)|dt2reg__and0001   |   0.000|
dt          |   11.031(R)|dt2reg__and0001   |   0.000|
------------+------------+------------------+--------+

Clock Down to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bit1_Out    |   11.332(F)|dt2reg_not0001    |   0.000|
------------+------------+------------------+--------+

Clock ack to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bit0_Out    |   17.069(R)|dt2reg__and0001   |   0.000|
            |   16.957(R)|dt2reg_and0001    |   0.000|
Bit1_Out    |   16.887(R)|dt2reg_and0001    |   0.000|
            |   14.709(F)|comp_OBUF         |   0.000|
            |   17.544(F)|dt2reg_not0001    |   0.000|
comp        |   13.610(F)|comp_OBUF         |   0.000|
dt          |   16.023(R)|dt2reg__and0001   |   0.000|
            |   13.760(R)|dt2reg_and0001    |   0.000|
------------+------------+------------------+--------+

Clock go to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bit0_Out    |   14.034(R)|dt2reg__and0001   |   0.000|
            |   13.922(R)|dt2reg_and0001    |   0.000|
Bit1_Out    |   13.852(R)|dt2reg_and0001    |   0.000|
            |   11.674(F)|comp_OBUF         |   0.000|
comp        |   10.575(F)|comp_OBUF         |   0.000|
dt          |   12.988(R)|dt2reg__and0001   |   0.000|
            |   10.725(R)|dt2reg_and0001    |   0.000|
------------+------------+------------------+--------+

Clock reset to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bit0_Out    |   17.494(R)|dt2reg__and0001   |   0.000|
            |   17.382(R)|dt2reg_and0001    |   0.000|
Bit1_Out    |   17.312(R)|dt2reg_and0001    |   0.000|
            |   15.134(F)|comp_OBUF         |   0.000|
            |   17.041(F)|dt2reg_not0001    |   0.000|
comp        |   14.035(F)|comp_OBUF         |   0.000|
dt          |   16.448(R)|dt2reg__and0001   |   0.000|
            |   14.185(R)|dt2reg_and0001    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Ch1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ch1            |    6.132|         |         |         |
Ch2            |    5.387|    1.305|         |         |
Down           |    2.006|   10.692|         |         |
ack            |    6.408|   10.692|         |         |
go             |    6.236|    6.475|         |         |
reset          |    7.086|   10.692|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ch2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ch1            |    7.010|   -0.044|         |         |
Ch2            |    1.686|         |         |         |
Down           |    1.113|    1.113|         |         |
ack            |    7.287|    7.287|         |         |
go             |    7.010|    4.292|         |         |
reset          |    7.010|    6.784|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Down
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ch1            |         |         |    8.698|    0.617|
Ch2            |         |         |   -0.420|   -0.420|
Down           |         |         |         |    1.813|
ack            |         |         |    8.698|    7.464|
go             |         |         |    8.698|    7.242|
reset          |         |         |    8.698|    7.242|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ack
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ch1            |    7.010|   -1.312|    8.698|   -0.594|
Ch2            |    5.387|    0.720|   -2.582|   -2.582|
Down           |    1.421|   10.692|         |    1.813|
ack            |    7.010|   10.692|    8.698|    7.242|
go             |    7.010|    6.475|    8.698|    7.242|
reset          |    7.010|   10.692|    8.698|    7.242|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock go
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ch1            |    7.010|   -1.610|   -0.936|   -0.936|
Ch2            |    5.387|    0.378|         |         |
Down           |    1.079|   10.692|         |         |
ack            |    7.010|   10.692|    3.170|    3.170|
go             |    7.010|    6.475|    1.877|    2.744|
reset          |    7.010|   10.692|    3.595|    3.595|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ch1            |    7.010|   -1.817|    8.698|   -1.099|
Ch2            |    5.387|    0.215|   -2.665|   -2.665|
Down           |    0.916|   10.692|         |    1.813|
ack            |    7.010|   10.692|    8.698|    7.242|
go             |    7.010|    6.475|    8.698|    7.242|
reset          |    7.010|   10.692|    8.698|    7.242|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ack            |Bit0_Out       |   11.733|
ack            |Bit1_Out       |   11.940|
ack            |comp           |   10.236|
ack            |dt             |    9.211|
go             |Bit0_Out       |    7.783|
go             |Bit1_Out       |   10.042|
go             |comp           |    8.943|
reset          |Bit0_Out       |   11.192|
reset          |Bit1_Out       |   11.840|
reset          |comp           |   10.661|
reset          |dt             |    9.425|
---------------+---------------+---------+


Analysis completed Thu Nov 15 10:49:16 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



