;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 72, 0
	JMN 0, <402
	SUB 2, @0
	JMP 2, <0
	ADD #223, <0
	ADD #223, <1
	SPL 72, 1
	SUB <0, @2
	SUB @-127, 100
	JMP 512, #510
	SUB -7, @-135
	MOV 512, @510
	CMP <0, @2
	SUB 72, 0
	ADD 210, 30
	ADD #210, -30
	SPL @300, 90
	CMP 2, @0
	SLT 2, @0
	SPL 210, 30
	ADD #223, <0
	SUB 3, 21
	ADD 883, 21
	SLT 30, 9
	JMP -147, 100
	SUB #-12, @-6
	JMZ 0, 906
	JMP -147, 100
	JMP -147, 100
	SLT 30, 9
	DAT <749, #95
	CMP -207, <-120
	SUB #72, @346
	ADD #223, <0
	CMP @-127, 100
	SPL 0, <401
	CMP 23, <12
	CMP -207, <-120
	SUB @3, <0
	SPL -127, 100
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	JMN @12, #200
	JMN @12, #200
	MOV -1, <-20
