<stg><name>projNeg28</name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32">
<![CDATA[
entry:1 %muxLogicCE_to_p_read22 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_p_read22"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:2 %p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32">
<![CDATA[
entry:3 %muxLogicCE_to_problem_nEqs_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_problem_nEqs_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:4 %problem_nEqs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %problem_nEqs

]]></Node>
<StgValue><ssdm name="problem_nEqs_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31">
<![CDATA[
entry:7 %muxLogicData_to_store_ln369 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln369"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31">
<![CDATA[
entry:8 %muxLogicAddr_to_store_ln369 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln369"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:9 %store_ln369 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln369 = br void %VITIS_LOOP_373_1.i

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31">
<![CDATA[
VITIS_LOOP_373_1.i:0 %MuxLogicAddr_to_i_2 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_373_1.i:1 %i_2 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_373_1.i:2 %zext_ln369 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln369"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.i:3 %icmp_ln369 = icmp_slt  i32 %zext_ln369, i32 %p_read22

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_373_1.i:4 %br_ln369 = br i1 %icmp_ln369, void %projNeg.exit, void %VITIS_LOOP_373_1.split.i

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_373_1.split.i:0 %i_1 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="512">
<![CDATA[
VITIS_LOOP_373_1.split.i:3 %muxLogicCE_to_primalInfeasConstr_SVfifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_primalInfeasConstr_SVfifo_i_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:4 %primalInfeasConstr_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasConstr_SVfifo_i

]]></Node>
<StgValue><ssdm name="primalInfeasConstr_SVfifo_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_373_1.split.i:5 %trunc_ln371 = trunc i512 %primalInfeasConstr_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:6 %trunc_ln371_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln371_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:7 %trunc_ln371_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln371_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:8 %trunc_ln371_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln371_9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:9 %trunc_ln371_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln371_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:10 %trunc_ln371_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln371_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:11 %trunc_ln371_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln371_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:12 %trunc_ln371_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln371_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="29" op_0_bw="31">
<![CDATA[
VITIS_LOOP_373_1.split.i:21 %empty = trunc i31 %i_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:22 %index = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 0

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:23 %icmp_ln376 = icmp_slt  i32 %index, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:25 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="52" op_0_bw="512">
<![CDATA[
VITIS_LOOP_373_1.split.i:26 %trunc_ln377 = trunc i512 %primalInfeasConstr_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln377"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:27 %icmp_ln377 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:36 %index_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 1

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:37 %icmp_ln376_1 = icmp_slt  i32 %index_1, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:39 %tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 116, i32 126

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="52" op_0_bw="52" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:40 %trunc_ln377_1 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 64, i32 115

]]></Node>
<StgValue><ssdm name="trunc_ln377_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:41 %icmp_ln377_2 = icmp_ne  i11 %tmp_15, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:50 %index_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 2

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:51 %icmp_ln376_2 = icmp_slt  i32 %index_2, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:53 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 180, i32 190

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="52" op_0_bw="52" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:54 %trunc_ln377_2 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 128, i32 179

]]></Node>
<StgValue><ssdm name="trunc_ln377_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:55 %icmp_ln377_4 = icmp_ne  i11 %tmp_17, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:64 %index_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 3

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:65 %icmp_ln376_3 = icmp_slt  i32 %index_3, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:67 %tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 244, i32 254

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="52" op_0_bw="52" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:68 %trunc_ln377_3 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 192, i32 243

]]></Node>
<StgValue><ssdm name="trunc_ln377_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:69 %icmp_ln377_6 = icmp_ne  i11 %tmp_19, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:78 %index_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 4

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:79 %icmp_ln376_4 = icmp_slt  i32 %index_4, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:81 %tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 308, i32 318

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="52" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:82 %trunc_ln377_4 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 256, i32 307

]]></Node>
<StgValue><ssdm name="trunc_ln377_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:83 %icmp_ln377_8 = icmp_ne  i11 %tmp_21, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:92 %index_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 5

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:93 %icmp_ln376_5 = icmp_slt  i32 %index_5, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:95 %tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 372, i32 382

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="52" op_0_bw="52" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:96 %trunc_ln377_5 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 320, i32 371

]]></Node>
<StgValue><ssdm name="trunc_ln377_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:97 %icmp_ln377_10 = icmp_ne  i11 %tmp_23, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377_10"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:106 %index_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 6

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:107 %icmp_ln376_6 = icmp_slt  i32 %index_6, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:109 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 436, i32 446

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="52" op_0_bw="52" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:110 %trunc_ln377_6 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 384, i32 435

]]></Node>
<StgValue><ssdm name="trunc_ln377_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:111 %icmp_ln377_12 = icmp_ne  i11 %tmp_25, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377_12"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
VITIS_LOOP_373_1.split.i:120 %index_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %empty, i3 7

]]></Node>
<StgValue><ssdm name="index_7"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:121 %icmp_ln376_7 = icmp_slt  i32 %index_7, i32 %problem_nEqs_read

]]></Node>
<StgValue><ssdm name="icmp_ln376_7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:123 %tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 500, i32 510

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="52" op_0_bw="52" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_373_1.split.i:124 %trunc_ln377_7 = partselect i52 @_ssdm_op_PartSelect.i52.i512.i32.i32, i512 %primalInfeasConstr_SVfifo_i_read, i32 448, i32 499

]]></Node>
<StgValue><ssdm name="trunc_ln377_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_373_1.split.i:125 %icmp_ln377_14 = icmp_ne  i11 %tmp_27, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln377_14"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_373_1.split.i:145 %muxLogicData_to_store_ln369 = muxlogic i31 %i_1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln369"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_373_1.split.i:146 %muxLogicAddr_to_store_ln369 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln369"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_373_1.split.i:147 %store_ln369 = store i31 %i_1, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:13 %bitcast_ln371 = bitcast i64 %trunc_ln371

]]></Node>
<StgValue><ssdm name="bitcast_ln371"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:14 %bitcast_ln371_1 = bitcast i64 %trunc_ln371_7

]]></Node>
<StgValue><ssdm name="bitcast_ln371_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:15 %bitcast_ln371_2 = bitcast i64 %trunc_ln371_8

]]></Node>
<StgValue><ssdm name="bitcast_ln371_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:16 %bitcast_ln371_3 = bitcast i64 %trunc_ln371_9

]]></Node>
<StgValue><ssdm name="bitcast_ln371_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:17 %bitcast_ln371_4 = bitcast i64 %trunc_ln371_s

]]></Node>
<StgValue><ssdm name="bitcast_ln371_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:18 %bitcast_ln371_5 = bitcast i64 %trunc_ln371_1

]]></Node>
<StgValue><ssdm name="bitcast_ln371_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:19 %bitcast_ln371_6 = bitcast i64 %trunc_ln371_2

]]></Node>
<StgValue><ssdm name="bitcast_ln371_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:20 %bitcast_ln371_7 = bitcast i64 %trunc_ln371_3

]]></Node>
<StgValue><ssdm name="bitcast_ln371_7"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:28 %icmp_ln377_1 = icmp_eq  i52 %trunc_ln377, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:30 %muxLogicI0_to_tmp_s = muxlogic i64 %bitcast_ln371

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:31 %muxLogicI1_to_tmp_s = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:32 %tmp_s = fcmp_ogt  i64 %bitcast_ln371, i64 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:42 %icmp_ln377_3 = icmp_eq  i52 %trunc_ln377_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_3"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:44 %muxLogicI0_to_tmp_16 = muxlogic i64 %bitcast_ln371_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_16"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:45 %muxLogicI1_to_tmp_16 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_16"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:46 %tmp_16 = fcmp_ogt  i64 %bitcast_ln371_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:56 %icmp_ln377_5 = icmp_eq  i52 %trunc_ln377_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:58 %muxLogicI0_to_tmp_18 = muxlogic i64 %bitcast_ln371_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_18"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:59 %muxLogicI1_to_tmp_18 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_18"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:60 %tmp_18 = fcmp_ogt  i64 %bitcast_ln371_2, i64 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:70 %icmp_ln377_7 = icmp_eq  i52 %trunc_ln377_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_7"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:72 %muxLogicI0_to_tmp_20 = muxlogic i64 %bitcast_ln371_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_20"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:73 %muxLogicI1_to_tmp_20 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_20"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:74 %tmp_20 = fcmp_ogt  i64 %bitcast_ln371_3, i64 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:84 %icmp_ln377_9 = icmp_eq  i52 %trunc_ln377_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_9"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:86 %muxLogicI0_to_tmp_22 = muxlogic i64 %bitcast_ln371_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_22"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:87 %muxLogicI1_to_tmp_22 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_22"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:88 %tmp_22 = fcmp_ogt  i64 %bitcast_ln371_4, i64 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:98 %icmp_ln377_11 = icmp_eq  i52 %trunc_ln377_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_11"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:100 %muxLogicI0_to_tmp_24 = muxlogic i64 %bitcast_ln371_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_24"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:101 %muxLogicI1_to_tmp_24 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_24"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:102 %tmp_24 = fcmp_ogt  i64 %bitcast_ln371_5, i64 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:112 %icmp_ln377_13 = icmp_eq  i52 %trunc_ln377_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_13"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:114 %muxLogicI0_to_tmp_26 = muxlogic i64 %bitcast_ln371_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_26"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:115 %muxLogicI1_to_tmp_26 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_26"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:116 %tmp_26 = fcmp_ogt  i64 %bitcast_ln371_6, i64 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_373_1.split.i:126 %icmp_ln377_15 = icmp_eq  i52 %trunc_ln377_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln377_15"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:128 %muxLogicI0_to_tmp_28 = muxlogic i64 %bitcast_ln371_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_28"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:129 %muxLogicI1_to_tmp_28 = muxlogic i64 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_tmp_28"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:130 %tmp_28 = fcmp_ogt  i64 %bitcast_ln371_7, i64 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
projNeg.exit:0 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_373_1.split.i:1 %specpipeline_ln370 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln370"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_373_1.split.i:2 %specloopname_ln369 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln369"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:24 %xor_ln376 = xor i1 %icmp_ln376, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:29 %or_ln377 = or i1 %icmp_ln377_1, i1 %icmp_ln377

]]></Node>
<StgValue><ssdm name="or_ln377"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:33 %and_ln377 = and i1 %or_ln377, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln377"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:34 %select_ln377 = select i1 %and_ln377, i64 0, i64 %bitcast_ln371

]]></Node>
<StgValue><ssdm name="select_ln377"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:35 %select_ln376 = select i1 %xor_ln376, i64 %select_ln377, i64 %bitcast_ln371

]]></Node>
<StgValue><ssdm name="select_ln376"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:38 %xor_ln376_1 = xor i1 %icmp_ln376_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:43 %or_ln377_1 = or i1 %icmp_ln377_3, i1 %icmp_ln377_2

]]></Node>
<StgValue><ssdm name="or_ln377_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:47 %and_ln377_1 = and i1 %or_ln377_1, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln377_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:48 %select_ln377_1 = select i1 %and_ln377_1, i64 0, i64 %bitcast_ln371_1

]]></Node>
<StgValue><ssdm name="select_ln377_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:49 %select_ln376_1 = select i1 %xor_ln376_1, i64 %select_ln377_1, i64 %bitcast_ln371_1

]]></Node>
<StgValue><ssdm name="select_ln376_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:52 %xor_ln376_2 = xor i1 %icmp_ln376_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:57 %or_ln377_2 = or i1 %icmp_ln377_5, i1 %icmp_ln377_4

]]></Node>
<StgValue><ssdm name="or_ln377_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:61 %and_ln377_2 = and i1 %or_ln377_2, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln377_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:62 %select_ln377_2 = select i1 %and_ln377_2, i64 0, i64 %bitcast_ln371_2

]]></Node>
<StgValue><ssdm name="select_ln377_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:63 %select_ln376_2 = select i1 %xor_ln376_2, i64 %select_ln377_2, i64 %bitcast_ln371_2

]]></Node>
<StgValue><ssdm name="select_ln376_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:66 %xor_ln376_3 = xor i1 %icmp_ln376_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:71 %or_ln377_3 = or i1 %icmp_ln377_7, i1 %icmp_ln377_6

]]></Node>
<StgValue><ssdm name="or_ln377_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:75 %and_ln377_3 = and i1 %or_ln377_3, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln377_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:76 %select_ln377_3 = select i1 %and_ln377_3, i64 0, i64 %bitcast_ln371_3

]]></Node>
<StgValue><ssdm name="select_ln377_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:77 %select_ln376_3 = select i1 %xor_ln376_3, i64 %select_ln377_3, i64 %bitcast_ln371_3

]]></Node>
<StgValue><ssdm name="select_ln376_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:80 %xor_ln376_4 = xor i1 %icmp_ln376_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:85 %or_ln377_4 = or i1 %icmp_ln377_9, i1 %icmp_ln377_8

]]></Node>
<StgValue><ssdm name="or_ln377_4"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:89 %and_ln377_4 = and i1 %or_ln377_4, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln377_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:90 %select_ln377_4 = select i1 %and_ln377_4, i64 0, i64 %bitcast_ln371_4

]]></Node>
<StgValue><ssdm name="select_ln377_4"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:91 %select_ln376_4 = select i1 %xor_ln376_4, i64 %select_ln377_4, i64 %bitcast_ln371_4

]]></Node>
<StgValue><ssdm name="select_ln376_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:94 %xor_ln376_5 = xor i1 %icmp_ln376_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376_5"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:99 %or_ln377_5 = or i1 %icmp_ln377_11, i1 %icmp_ln377_10

]]></Node>
<StgValue><ssdm name="or_ln377_5"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:103 %and_ln377_5 = and i1 %or_ln377_5, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln377_5"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:104 %select_ln377_5 = select i1 %and_ln377_5, i64 0, i64 %bitcast_ln371_5

]]></Node>
<StgValue><ssdm name="select_ln377_5"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:105 %select_ln376_5 = select i1 %xor_ln376_5, i64 %select_ln377_5, i64 %bitcast_ln371_5

]]></Node>
<StgValue><ssdm name="select_ln376_5"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:108 %xor_ln376_6 = xor i1 %icmp_ln376_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376_6"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:113 %or_ln377_6 = or i1 %icmp_ln377_13, i1 %icmp_ln377_12

]]></Node>
<StgValue><ssdm name="or_ln377_6"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:117 %and_ln377_6 = and i1 %or_ln377_6, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln377_6"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:118 %select_ln377_6 = select i1 %and_ln377_6, i64 0, i64 %bitcast_ln371_6

]]></Node>
<StgValue><ssdm name="select_ln377_6"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:119 %select_ln376_6 = select i1 %xor_ln376_6, i64 %select_ln377_6, i64 %bitcast_ln371_6

]]></Node>
<StgValue><ssdm name="select_ln376_6"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:122 %xor_ln376_7 = xor i1 %icmp_ln376_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln376_7"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:127 %or_ln377_7 = or i1 %icmp_ln377_15, i1 %icmp_ln377_14

]]></Node>
<StgValue><ssdm name="or_ln377_7"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_373_1.split.i:131 %and_ln377_7 = and i1 %or_ln377_7, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln377_7"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:132 %select_ln377_7 = select i1 %and_ln377_7, i64 0, i64 %bitcast_ln371_7

]]></Node>
<StgValue><ssdm name="select_ln377_7"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:133 %select_ln376_7 = select i1 %xor_ln376_7, i64 %select_ln377_7, i64 %bitcast_ln371_7

]]></Node>
<StgValue><ssdm name="select_ln376_7"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:134 %bitcast_ln380 = bitcast i64 %select_ln376

]]></Node>
<StgValue><ssdm name="bitcast_ln380"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:135 %bitcast_ln380_1 = bitcast i64 %select_ln376_1

]]></Node>
<StgValue><ssdm name="bitcast_ln380_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:136 %bitcast_ln380_2 = bitcast i64 %select_ln376_2

]]></Node>
<StgValue><ssdm name="bitcast_ln380_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:137 %bitcast_ln380_3 = bitcast i64 %select_ln376_3

]]></Node>
<StgValue><ssdm name="bitcast_ln380_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:138 %bitcast_ln380_4 = bitcast i64 %select_ln376_4

]]></Node>
<StgValue><ssdm name="bitcast_ln380_4"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:139 %bitcast_ln380_5 = bitcast i64 %select_ln376_5

]]></Node>
<StgValue><ssdm name="bitcast_ln380_5"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:140 %bitcast_ln380_6 = bitcast i64 %select_ln376_6

]]></Node>
<StgValue><ssdm name="bitcast_ln380_6"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:141 %bitcast_ln380_7 = bitcast i64 %select_ln376_7

]]></Node>
<StgValue><ssdm name="bitcast_ln380_7"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_373_1.split.i:142 %or_ln380_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln380_7, i64 %bitcast_ln380_6, i64 %bitcast_ln380_5, i64 %bitcast_ln380_4, i64 %bitcast_ln380_3, i64 %bitcast_ln380_2, i64 %bitcast_ln380_1, i64 %bitcast_ln380

]]></Node>
<StgValue><ssdm name="or_ln380_i"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="512">
<![CDATA[
VITIS_LOOP_373_1.split.i:143 %muxLogicData_to_write_ln380 = muxlogic i512 %or_ln380_i

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln380"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
VITIS_LOOP_373_1.split.i:144 %write_ln380 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_fifo_i, i512 %or_ln380_i

]]></Node>
<StgValue><ssdm name="write_ln380"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_373_1.split.i:148 %br_ln369 = br void %VITIS_LOOP_373_1.i

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
