Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jan  8 16:49:30 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file trafficlight_timing_summary_routed.rpt -pb trafficlight_timing_summary_routed.pb -rpx trafficlight_timing_summary_routed.rpx -warn_on_violation
| Design       : trafficlight
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.716        0.000                      0                   13        0.250        0.000                      0                   13        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.716        0.000                      0                   13        0.250        0.000                      0                   13        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.716ns (39.341%)  route 1.104ns (60.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.717     6.283    counter_inst/count_reg[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.297     6.580 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     6.967    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.683    counter_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.716ns (39.341%)  route 1.104ns (60.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.717     6.283    counter_inst/count_reg[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.297     6.580 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     6.967    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.683    counter_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.716ns (39.341%)  route 1.104ns (60.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.717     6.283    counter_inst/count_reg[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.297     6.580 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     6.967    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.683    counter_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.716ns (39.341%)  route 1.104ns (60.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.717     6.283    counter_inst/count_reg[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.297     6.580 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     6.967    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.683    counter_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.716ns (39.341%)  route 1.104ns (60.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.717     6.283    counter_inst/count_reg[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.297     6.580 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     6.967    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    14.683    counter_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.608ns (33.143%)  route 1.226ns (66.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  counter_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.891     6.494    counter_inst/count_reg[3]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.152     6.646 r  counter_inst/light1[1]_i_1/O
                         net (fo=1, routed)           0.336     6.982    light1[1]
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)       -0.289    14.801    light1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.718ns (41.431%)  route 1.015ns (58.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[1]/Q
                         net (fo=7, routed)           1.015     6.581    counter_inst/count_reg[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.880 r  counter_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.880    counter_inst/p_0_in[3]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.031    15.143    counter_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.747ns (42.395%)  route 1.015ns (57.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[1]/Q
                         net (fo=7, routed)           1.015     6.581    counter_inst/count_reg[1]
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.328     6.909 r  counter_inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     6.909    counter_inst/p_0_in[4]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.075    15.187    counter_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.332ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.718ns (43.146%)  route 0.946ns (56.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.946     6.512    counter_inst/count_reg[1]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.299     6.811 r  counter_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.811    counter_inst/p_0_in[2]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.031    15.143    counter_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  8.332    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 counter_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.746ns (45.541%)  route 0.892ns (54.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  counter_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.892     6.458    counter_inst/count_reg[1]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.327     6.785 r  counter_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.785    counter_inst/p_0_in[1]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508    14.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.075    15.187    counter_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  8.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.192ns (53.729%)  route 0.165ns (46.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.165     1.776    counter_inst/count_reg[0]
    SLICE_X1Y19          LUT5 (Prop_lut5_I1_O)        0.051     1.827 r  counter_inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.827    counter_inst/p_0_in[4]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.107     1.577    counter_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.260%)  route 0.187ns (49.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  counter_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.187     1.798    counter_inst/count_reg[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.048     1.846 r  counter_inst/light2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    counter_inst_n_0
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.107     1.590    light2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.165     1.776    counter_inst/count_reg[0]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  counter_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    counter_inst/p_0_in[3]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092     1.562    counter_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.170     1.781    counter_inst/count_reg[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  counter_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    counter_inst/p_0_in[2]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092     1.562    counter_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.860%)  route 0.187ns (50.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.187     1.798    counter_inst/count_reg[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.045     1.843 r  counter_inst/light1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    light1[0]
    SLICE_X0Y19          FDCE                                         r  light1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091     1.574    light1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.185ns (37.805%)  route 0.304ns (62.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.304     1.915    counter_inst/count_reg[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.044     1.959 r  counter_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.959    counter_inst/p_0_in[1]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.107     1.577    counter_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.932%)  route 0.304ns (62.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.304     1.915    counter_inst/count_reg[0]
    SLICE_X1Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.960 r  counter_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.960    counter_inst/p_0_in[0]
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    counter_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.230ns (48.464%)  route 0.245ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  counter_inst/count_reg[4]/Q
                         net (fo=5, routed)           0.129     1.727    counter_inst/count_reg[4]
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.102     1.829 r  counter_inst/light1[1]_i_1/O
                         net (fo=1, routed)           0.116     1.945    light1[1]
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)        -0.001     1.482    light1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.165     1.776    counter_inst/count_reg[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.119     1.941    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_R)        -0.018     1.452    counter_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.165     1.776    counter_inst/count_reg[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.119     1.941    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_R)        -0.018     1.452    counter_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    light1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    light1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    light2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    counter_inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    counter_inst/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    counter_inst/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    counter_inst/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    counter_inst/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light2_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    light2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    counter_inst/count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 light1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.566ns  (logic 4.331ns (40.993%)  route 6.235ns (59.007%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  light1_reg[1]/Q
                         net (fo=3, routed)           0.952     6.555    light1_reg_n_0_[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.152     6.707 r  light1_green_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.283    11.990    light1_green_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723    15.714 r  light1_green_OBUF_inst/O
                         net (fo=0)                   0.000    15.714    light1_green
    L1                                                                r  light1_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.953ns  (logic 4.087ns (41.065%)  route 5.866ns (58.935%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  light1_reg[1]/Q
                         net (fo=3, routed)           0.954     6.558    light1_reg_n_0_[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  light1_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.912    11.593    light1_red_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.101 r  light1_red_OBUF_inst/O
                         net (fo=0)                   0.000    15.101    light1_red
    N3                                                                r  light1_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.635ns  (logic 4.095ns (42.505%)  route 5.540ns (57.495%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  light1_reg[1]/Q
                         net (fo=3, routed)           0.952     6.555    light1_reg_n_0_[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     6.679 r  light1_yellow_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.588    11.267    light1_yellow_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.782 r  light1_yellow_OBUF_inst/O
                         net (fo=0)                   0.000    14.782    light1_yellow
    P1                                                                r  light1_yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light2_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 4.223ns (56.804%)  route 3.211ns (43.196%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  light2_reg[1]/Q
                         net (fo=3, routed)           1.141     6.707    light2_green_OBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.299     7.006 r  light2_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.070     9.076    light2_red_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.581 r  light2_red_OBUF_inst/O
                         net (fo=0)                   0.000    12.581    light2_red
    U16                                                               r  light2_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light2_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 4.095ns (70.288%)  route 1.731ns (29.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 r  light2_reg[1]/Q
                         net (fo=3, routed)           1.731     7.297    light2_green_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.676    10.973 r  light2_green_OBUF_inst/O
                         net (fo=0)                   0.000    10.973    light2_green
    U19                                                               r  light2_green (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 light2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light2_green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.384ns (78.503%)  route 0.379ns (21.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  light2_reg[1]/Q
                         net (fo=3, routed)           0.379     1.977    light2_green_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.256     3.233 r  light2_green_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    light2_green
    U19                                                               r  light2_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light2_red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.433ns (58.773%)  route 1.005ns (41.227%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.128     1.598 f  light2_reg[1]/Q
                         net (fo=3, routed)           0.514     2.112    light2_green_OBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.099     2.211 r  light2_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.491     2.702    light2_red_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.908 r  light2_red_OBUF_inst/O
                         net (fo=0)                   0.000     3.908    light2_red
    U16                                                               r  light2_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.502ns  (logic 1.402ns (40.049%)  route 2.099ns (59.951%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  light1_reg[0]/Q
                         net (fo=3, routed)           0.302     1.913    light1_reg_n_0_[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  light1_yellow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.797     3.756    light1_yellow_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.972 r  light1_yellow_OBUF_inst/O
                         net (fo=0)                   0.000     4.972    light1_yellow
    P1                                                                r  light1_yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.642ns  (logic 1.394ns (38.284%)  route 2.248ns (61.716%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  light1_reg[0]/Q
                         net (fo=3, routed)           0.291     1.902    light1_reg_n_0_[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     1.947 r  light1_red_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.957     3.904    light1_red_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     5.113 r  light1_red_OBUF_inst/O
                         net (fo=0)                   0.000     5.113    light1_red
    N3                                                                r  light1_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1_green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.916ns  (logic 1.467ns (37.473%)  route 2.448ns (62.527%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  light1_reg[0]/Q
                         net (fo=3, routed)           0.302     1.913    light1_reg_n_0_[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.042     1.955 r  light1_green_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.146     4.102    light1_green_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.284     5.386 r  light1_green_OBUF_inst/O
                         net (fo=0)                   0.000     5.386    light1_green
    L1                                                                r  light1_green (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.575ns (49.155%)  route 1.629ns (50.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.242     2.693    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.817 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     3.205    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.575ns (49.155%)  route 1.629ns (50.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.242     2.693    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.817 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     3.205    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.575ns (49.155%)  route 1.629ns (50.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.242     2.693    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.817 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     3.205    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.575ns (49.155%)  route 1.629ns (50.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.242     2.693    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.817 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     3.205    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.575ns (49.155%)  route 1.629ns (50.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.242     2.693    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.817 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.387     3.205    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            light1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.744ns  (logic 1.451ns (52.891%)  route 1.293ns (47.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.293     2.744    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  light1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            light1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.744ns  (logic 1.451ns (52.891%)  route 1.293ns (47.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.293     2.744    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  light1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            light2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.744ns  (logic 1.451ns (52.891%)  route 1.293ns (47.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.293     2.744    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  light2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            light1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.219ns (30.259%)  route 0.506ns (69.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.506     0.725    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  light1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            light1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.219ns (30.259%)  route 0.506ns (69.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.506     0.725    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  light1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            light2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.219ns (30.259%)  route 0.506ns (69.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.506     0.725    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  light2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  light2_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.264ns (30.187%)  route 0.611ns (69.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.712    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.757 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.119     0.876    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.264ns (30.187%)  route 0.611ns (69.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.712    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.757 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.119     0.876    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.264ns (30.187%)  route 0.611ns (69.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.712    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.757 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.119     0.876    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.264ns (30.187%)  route 0.611ns (69.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.712    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.757 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.119     0.876    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.264ns (30.187%)  route 0.611ns (69.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.712    counter_inst/AR[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.757 r  counter_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.119     0.876    counter_inst/count[4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    counter_inst/CLK
    SLICE_X1Y19          FDRE                                         r  counter_inst/count_reg[4]/C





