

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_221_15'
================================================================
* Date:           Wed Dec 20 21:42:56 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_15  |       28|       28|        21|          4|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      20|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|     744|     998|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     207|    -|
|Register         |        -|     -|     472|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    14|    1216|    1257|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U523  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U524       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|  11|  299|  203|    0|
    |mux_32_64_1_1_U525                       |mux_32_64_1_1                       |        0|   0|    0|   13|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                                    |        0|  14|  744|  998|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln221_fu_126_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln221_fu_120_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          5|    1|          5|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_bias_norm_load_1  |   9|          2|   64|        128|
    |ap_sig_allocacmp_i_3               |   9|          2|    2|          4|
    |bias_norm_fu_52                    |   9|          2|   64|        128|
    |biases3_address0                   |  13|          3|    2|          6|
    |grp_fu_102_p0                      |  13|          3|   64|        192|
    |grp_fu_102_p1                      |  13|          3|   64|        192|
    |grp_fu_98_opcode                   |  13|          3|    2|          6|
    |grp_fu_98_p0                       |  13|          3|   64|        192|
    |grp_fu_98_p1                       |  13|          3|   64|        192|
    |i_fu_56                            |   9|          2|    2|          4|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 207|         47|  401|       1065|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |bias_norm_fu_52                     |  64|   0|   64|          0|
    |biases3_addr_reg_204                |   2|   0|    2|          0|
    |biases3_addr_reg_204_pp0_iter2_reg  |   2|   0|    2|          0|
    |biases3_load_reg_214                |  64|   0|   64|          0|
    |i_3_reg_190                         |   2|   0|    2|          0|
    |i_fu_56                             |   2|   0|    2|          0|
    |icmp_ln221_reg_195                  |   1|   0|    1|          0|
    |mul8_reg_209                        |  64|   0|   64|          0|
    |mul9_reg_230                        |  64|   0|   64|          0|
    |sub4_reg_224                        |  64|   0|   64|          0|
    |tmp_reg_199                         |  64|   0|   64|          0|
    |icmp_ln221_reg_195                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 472|  32|  409|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_221_15|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_221_15|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_221_15|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_221_15|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_221_15|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  update_weights.1_Pipeline_VITIS_LOOP_221_15|  return value|
|p_read                  |   in|   64|     ap_none|                                       p_read|        scalar|
|p_read1                 |   in|   64|     ap_none|                                      p_read1|        scalar|
|p_read2                 |   in|   64|     ap_none|                                      p_read2|        scalar|
|biases3_address0        |  out|    2|   ap_memory|                                      biases3|         array|
|biases3_ce0             |  out|    1|   ap_memory|                                      biases3|         array|
|biases3_we0             |  out|    1|   ap_memory|                                      biases3|         array|
|biases3_d0              |  out|   64|   ap_memory|                                      biases3|         array|
|biases3_q0              |   in|   64|   ap_memory|                                      biases3|         array|
|bias_norm_7_out         |  out|   64|      ap_vld|                              bias_norm_7_out|       pointer|
|bias_norm_7_out_ap_vld  |  out|    1|      ap_vld|                              bias_norm_7_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

