m255
K3
13
cModel Technology
d/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/modelsim
Eadder8
Z0 w1536153084
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 d/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8
Z4 8/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/Adder8.vhd
Z5 F/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/Adder8.vhd
l0
L5
VWUSPZoOJ:4XQ>]<;0F9Pf0
Z6 OV;C;10.1d;51
32
Z7 !s108 1536153521.275556
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/Adder8.vhd|
Z9 !s107 /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/Adder8.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 ?F;NOlBhM:EWib[IY4FHa0
!i10b 1
Agooy_inside
R1
R2
DEx4 work 6 adder8 0 22 WUSPZoOJ:4XQ>]<;0F9Pf0
l37
L14
V?i1kA1VChQ8G9DhDg:PNH2
R6
32
R7
R8
R9
R10
R11
!s100 Ol<lLMImd@4HPnho;XYRO2
!i10b 1
Eb4_ripple_adder
Z12 w1536150762
R1
R2
R3
Z13 8/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/b4_ripple_adder.vhd
Z14 F/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/b4_ripple_adder.vhd
l0
L4
VNc@R8H^MFO?2@e3f?gMb00
R6
32
Z15 !s108 1536153521.294340
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/b4_ripple_adder.vhd|
Z17 !s107 /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/b4_ripple_adder.vhd|
R10
R11
!s100 7CX:]R3kYk82]_i1AkUZU3
!i10b 1
Agooy_inside
R1
R2
DEx4 work 15 b4_ripple_adder 0 22 Nc@R8H^MFO?2@e3f?gMb00
l22
L13
V:n3[6kiBf>LbQd@7W04aM3
R6
32
R15
R16
R17
R10
R11
!s100 ?9YQU4Nc<KbcA5<5VE[_]3
!i10b 1
Efull_adder
R12
R1
R2
R3
Z18 8/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/full_adder.vhd
Z19 F/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/full_adder.vhd
l0
L5
VMFXnBad[kYaNcY3fWhmCA3
R6
32
Z20 !s108 1536153521.312362
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/full_adder.vhd|
Z22 !s107 /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/full_adder.vhd|
R10
R11
!s100 VdF7JS]ZYAQnHQi?SY1hF3
!i10b 1
Agooy_inside
R1
R2
DEx4 work 10 full_adder 0 22 MFXnBad[kYaNcY3fWhmCA3
l12
L11
VFCCK1Kz>83:MFUFP=BKz?1
!s100 4SI;hTBJcZ6EnCN7=`7>P2
R6
32
R20
R21
R22
R10
R11
!i10b 1
Etb_adder8
Z23 w1536153506
Z24 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R1
R2
R3
Z25 8/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/tb_Adder8.vhd
Z26 F/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/tb_Adder8.vhd
l0
L6
V>3EQN8LFe3Ao0^>Hh22332
!s100 HE7Vf9QFc;2OLZMc]cbMP2
R6
32
!i10b 1
Z27 !s108 1536153521.329947
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/tb_Adder8.vhd|
Z29 !s107 /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/labb1/1.4 Adder8/tb_Adder8.vhd|
R10
R11
Agooy_inside
R24
R1
R2
Z30 DEx4 work 9 tb_adder8 0 22 >3EQN8LFe3Ao0^>Hh22332
l27
L9
V:4R23o]8T[cc9a@`5Y55o2
!s100 @ncV?6>zcgfdW7dhZ^@U11
R6
32
!i10b 1
R27
R28
R29
R10
R11
