{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Superior Performance with Maximum Placement Effort timing performance increased logic area and compilation time " "Superior Performance with Maximum Placement Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1707848349911 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1707848361092 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361653 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361653 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361653 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361653 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361654 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361762 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361762 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361770 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361772 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361772 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361773 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361774 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361774 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361795 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361797 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361800 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361800 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361803 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707848361803 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"altera_eth_top\"" {  } {  } 0 0 "Elaborating from top-level entity \"altera_eth_top\"" 0 0 "0" 0 0 1707848367877 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "fifo_1924; myfifo; altera_xcvr_fpll_a10_191; alt_mge_core_pll; altera_xcvr_atx_pll_a10_191; alt_mge_xcvr_atx_pll_10g; eth_traffic_controller; altera_xcvr_reset_control_1911; alt_mge_xcvr_reset_ctrl_txpll; alt_mge_xcvr_reset_ctrl_channel; alt_em10g32_2204; alt_usxgmii_mac; alt_mge_phy_pcs_2101; alt_mge_phy_xcvr_term_1930; altera_xcvr_native_a10_1911; alt_mge_phy_2201; alt_usxgmii_phy; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; alt_jtag_csr_master; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; address_decoder_channel; address_decoder_channel_csr_clk; address_decoder_channel_mac; address_decoder_channel_master; address_decoder_channel_phy; address_decoder_channel_xcvr_rcfg; address_decoder_multi_channel; address_decoder_multi_channel_channel_0; address_decoder_multi_channel_channel_1; address_decoder_multi_channel_channel_2; address_decoder_multi_channel_channel_3; address_decoder_multi_channel_channel_4; address_decoder_multi_channel_channel_5; address_decoder_multi_channel_channel_6; address_decoder_multi_channel_channel_7; address_decoder_multi_channel_channel_8; address_decoder_multi_channel_channel_9; address_decoder_multi_channel_channel_10; address_decoder_multi_channel_channel_11; address_decoder_multi_channel_csr_clk; address_decoder_multi_channel_master; address_decoder_top; address_decoder_top_csr_clk; address_decoder_top_mac_clk; address_decoder_top_master; st_dc_fifo_1950; mm_ccb_1921; address_decoder_top_mm_clock_crossing_bridge; address_decoder_top_multi_channel; address_decoder_top_traffic_controller_ch_0_1; address_decoder_top_traffic_controller_ch_2_3; address_decoder_top_traffic_controller_ch_4_5; address_decoder_top_traffic_controller_ch_6_7; address_decoder_top_traffic_controller_ch_8_9; address_decoder_top_traffic_controller_ch_10_11 " "Library search order is as follows: \"fifo_1924; myfifo; altera_xcvr_fpll_a10_191; alt_mge_core_pll; altera_xcvr_atx_pll_a10_191; alt_mge_xcvr_atx_pll_10g; eth_traffic_controller; altera_xcvr_reset_control_1911; alt_mge_xcvr_reset_ctrl_txpll; alt_mge_xcvr_reset_ctrl_channel; alt_em10g32_2204; alt_usxgmii_mac; alt_mge_phy_pcs_2101; alt_mge_phy_xcvr_term_1930; altera_xcvr_native_a10_1911; alt_mge_phy_2201; alt_usxgmii_phy; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; alt_jtag_csr_master; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; address_decoder_channel; address_decoder_channel_csr_clk; address_decoder_channel_mac; address_decoder_channel_master; address_decoder_channel_phy; address_decoder_channel_xcvr_rcfg; address_decoder_multi_channel; address_decoder_multi_channel_channel_0; address_decoder_multi_channel_channel_1; address_decoder_multi_channel_channel_2; address_decoder_multi_channel_channel_3; address_decoder_multi_channel_channel_4; address_decoder_multi_channel_channel_5; address_decoder_multi_channel_channel_6; address_decoder_multi_channel_channel_7; address_decoder_multi_channel_channel_8; address_decoder_multi_channel_channel_9; address_decoder_multi_channel_channel_10; address_decoder_multi_channel_channel_11; address_decoder_multi_channel_csr_clk; address_decoder_multi_channel_master; address_decoder_top; address_decoder_top_csr_clk; address_decoder_top_mac_clk; address_decoder_top_master; st_dc_fifo_1950; mm_ccb_1921; address_decoder_top_mm_clock_crossing_bridge; address_decoder_top_multi_channel; address_decoder_top_traffic_controller_ch_0_1; address_decoder_top_traffic_controller_ch_2_3; address_decoder_top_traffic_controller_ch_4_5; address_decoder_top_traffic_controller_ch_6_7; address_decoder_top_traffic_controller_ch_8_9; address_decoder_top_traffic_controller_ch_10_11\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1707848367904 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "gmii16b_rx_dv_reg alt_em10g32_rx_rs_gmii16b_top.v(0) " "Verilog HDL info at alt_em10g32_rx_rs_gmii16b_top.v(0): extracting RAM for identifier 'gmii16b_rx_dv_reg'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369073 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "gmii16b_rx_d_reg alt_em10g32_rx_rs_gmii16b_top.v(0) " "Verilog HDL info at alt_em10g32_rx_rs_gmii16b_top.v(0): extracting RAM for identifier 'gmii16b_rx_d_reg'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369073 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "gmii16b_rx_err_reg alt_em10g32_rx_rs_gmii16b_top.v(0) " "Verilog HDL info at alt_em10g32_rx_rs_gmii16b_top.v(0): extracting RAM for identifier 'gmii16b_rx_err_reg'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369073 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem1 alt_em10g32_stat_mem.v(0) " "Verilog HDL info at alt_em10g32_stat_mem.v(0): extracting RAM for identifier 'mem1'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369125 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem2 alt_em10g32_stat_mem.v(0) " "Verilog HDL info at alt_em10g32_stat_mem.v(0): extracting RAM for identifier 'mem2'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/rtl/alt_em10g32_stat_mem.v" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369125 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_em10g32_avalon_dc_fifo.v(188) " "Verilog HDL info at alt_em10g32_avalon_dc_fifo.v(188): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" 188 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369258 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_em10g32_avalon_dc_fifo.v(188) " "Verilog HDL info at alt_em10g32_avalon_dc_fifo.v(188): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" 188 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369268 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_em10g32_avalon_dc_fifo.v(188) " "Verilog HDL info at alt_em10g32_avalon_dc_fifo.v(188): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/mac/alt_usxgmii_mac/alt_em10g32_2204/synth/alt_em10g32_avalon_dc_fifo.v" 188 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369279 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "fifo_mem alt_mge_phy_async_fifo_fpga.sv(0) " "Verilog HDL info at alt_mge_phy_async_fifo_fpga.sv(0): extracting RAM for identifier 'fifo_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369328 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369331 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_10g alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_10g'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369331 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_1G alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_1G'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369331 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_100M alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_100M'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369331 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "fifo_mem alt_mge_phy_async_fifo_fpga.sv(0) " "Verilog HDL info at alt_mge_phy_async_fifo_fpga.sv(0): extracting RAM for identifier 'fifo_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_async_fifo_fpga.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369356 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369358 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_10g alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_10g'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369358 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_1G alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_1G'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369358 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "numdata_q_100M alt_mge_phy_usxgmii_1588_latency.sv(0) " "Verilog HDL info at alt_mge_phy_usxgmii_1588_latency.sv(0): extracting RAM for identifier 'numdata_q_100M'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_2101/synth/alt_mge_phy_usxgmii_1588_latency.sv" 0 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369358 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_a10_xcvr_reset_endpoint rtl altera_a10_xcvr_reset_endpoint.vhd(120) " "VHDL info at altera_a10_xcvr_reset_endpoint.vhd(120): executing entity \"altera_a10_xcvr_reset_endpoint\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848369414 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39\}\")(1,67) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39\}\")(1,67)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848369415 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369539 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(100) " "Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369555 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(107) " "Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(107): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" 107 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369555 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(114) " "Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv(114): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_channel_altera_merlin_demultiplexer_1921_kx22g6a.sv" 114 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369555 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv(344) " "Verilog HDL Case Statement warning at address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv(344): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/address_decoder_channel_altera_merlin_multiplexer_1922_logllei.sv" 344 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707848369562 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_avalon_sc_fifo_1931/synth/address_decoder_multi_channel_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369645 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(163) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(163): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 163 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369676 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(170) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(170): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 170 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369676 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(177) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(177): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 177 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369676 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(184) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(184): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 184 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369676 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(191) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(191): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 191 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369676 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(198) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(198): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 198 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369677 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(205) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(205): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 205 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369677 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(212) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(212): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 212 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369677 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(219) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(219): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 219 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369677 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(226) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(226): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 226 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369677 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(233) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(233): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 233 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369677 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(240) " "Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv(240): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_1921/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_1921_3t5wnca.sv" 240 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848369677 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv(497) " "Verilog HDL Case Statement warning at address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv(497): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/address_decoder_multi_channel_altera_merlin_multiplexer_1922_j3jdl3i.sv" 497 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707848369695 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem altera_avalon_sc_fifo.v(110) " "Verilog HDL info at altera_avalon_sc_fifo.v(110): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" 110 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369853 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem altera_avalon_sc_fifo.v(111) " "Verilog HDL info at altera_avalon_sc_fifo.v(111): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/altera_avalon_sc_fifo.v" 111 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369853 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "fnsec_adjustment_q char10g1588_avg.v(35) " "Verilog HDL info at char10g1588_avg.v(35): extracting RAM for identifier 'fnsec_adjustment_q'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_avg.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_avg.v" 35 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369906 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3) rtl sld_jtag_endpoint_adapter.vhd(96) " "VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity \"sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 96 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848369924 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1) rtl altera_sld_agent_endpoint.vhd(120) " "VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity \"altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848369924 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848369925 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "1 3 ir_out altera_avalon_st_jtag_interface.v(93) " "Verilog HDL warning at altera_avalon_st_jtag_interface.v(93): actual bit length 1 differs from formal bit length 3 for port \"ir_out\"" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" 93 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 1 0 "Design Software" 0 -1 1707848369927 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(125) " "Verilog HDL info at alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" 125 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369938 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_1931/synth/alt_jtag_csr_master_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369938 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv(91) " "Verilog HDL assignment warning at alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/channel_adapter_1921/synth/alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/channel_adapter_1921/synth/alt_jtag_csr_master_channel_adapter_1921_5wnzrci.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1707848369950 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166) " "Verilog HDL info at address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" 166 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369957 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166) " "Verilog HDL info at address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v(166): extracting RAM for identifier 'mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/st_dc_fifo_1950/synth/address_decoder_top_mm_clock_crossing_bridge_st_dc_fifo_1950_w4zc75y.v" 166 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848369964 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848370013 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848370020 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(93) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(93): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" 93 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370045 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(100) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_wr6dbxi.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370045 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv(327) " "Verilog HDL Case Statement warning at address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv(327): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ctb2miq.sv" 327 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707848370051 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126) " "Verilog HDL info at address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem'" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_1931/synth/address_decoder_top_altera_avalon_sc_fifo_1931_fzgstwy.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1707848370076 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(121) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(121): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 121 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370094 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(128) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(128): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 128 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370094 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(135) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(135): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 135 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370094 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(142) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(142): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 142 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370094 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(149) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(149): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 149 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370094 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(156) " "Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv(156): right shift count is greater than or equal to the width of the value" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_1921/synth/address_decoder_top_altera_merlin_demultiplexer_1921_olhux2a.sv" 156 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1707848370094 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv(395) " "Verilog HDL Case Statement warning at address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv(395): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/address_decoder_top_altera_merlin_multiplexer_1922_ns2uozi.sv" 395 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1707848370105 ""}
{ "Info" "IVRFX2_VRFX_FSM_HAS_UNCLEAN_RESET" "ps " "Can't recognize finite state machine \"ps\" because it has a complex reset state" {  } {  } 0 13246 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Design Software" 0 -1 1707848370704 ""}
{ "Warning" "WCBX_ALTERA_SYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707848374932 ""}
{ "Warning" "WCBX_ALTSYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707848374932 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/456/altera_syncram_ae2.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/456/altera_syncram_ae2.tdf" 42 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707848374943 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/456/altera_syncram_ae2.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/456/altera_syncram_ae2.tdf" 45 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707848374947 ""}
{ "Warning" "WCBX_ALTERA_SYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707848374988 ""}
{ "Warning" "WCBX_ALTSYNCRAM_NO_ISMCE_SUPPORT" "" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" "altera_syncram" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g/char10g1588_ram.v" 42 0 0 0 } }  } 0 272007 "Warning message" 0 0 "Design Software" 0 -1 1707848374988 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/456/altera_syncram_t89r1.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/456/altera_syncram_t89r1.tdf" 42 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707848374995 ""}
{ "Warning" "WTDFX_ASSERTION" "The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE. " "Assertion warning: The ENABLE_RUNTIME_MOD LPM_HINT is no longer used to enable the In-System Memory Content Editor.  Please refer to the RAM_1PORT and ROM_1PORT IPs to generate a memory suitable for use with ISMCE." {  } { { "tmp-clearbox/altera_eth_top/456/altera_syncram_t89r1.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/456/altera_syncram_t89r1.tdf" 45 2 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1707848374995 ""}
{ "Info" "ICBX_ALTSYNCRAM_ALTSYNCRAM_ODD_MEMORY_DEPTH" "" "You have specified 5 odd size of memory words in Altera Syncram IP. Altera Syncram IP does not allow odd size memory words and auto corrected to 6 memory words." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/shiftreg_data.v" "altshift_taps" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/shiftreg_data.v" 65 0 0 0 } }  } 0 272008 "Info message" 0 0 "Design Software" 0 -1 1707848375133 ""}
{ "Info" "ITDFX_ASSERTION" "You have specified 5 odd size of memory words in Altera Syncram IP. Altera Syncram IP does not allow odd size memory words and auto corrected to 6 memory words. " "Assertion information: You have specified 5 odd size of memory words in Altera Syncram IP. Altera Syncram IP does not allow odd size memory words and auto corrected to 6 memory words." {  } { { "tmp-clearbox/altera_eth_top/456/shift_taps_4g4j.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/456/shift_taps_4g4j.tdf" 64 2 0 0 } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Design Software" 0 -1 1707848375164 ""}
{ "Info" "ICBX_ALTSYNCRAM_ALTSYNCRAM_ODD_MEMORY_DEPTH" "" "You have specified 5 odd size of memory words in Altera Syncram IP. Altera Syncram IP does not allow odd size memory words and auto corrected to 6 memory words." {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/shiftreg_ctrl.v" "altshift_taps" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/shiftreg_ctrl.v" 65 0 0 0 } }  } 0 272008 "Info message" 0 0 "Design Software" 0 -1 1707848375235 ""}
{ "Info" "ITDFX_ASSERTION" "You have specified 5 odd size of memory words in Altera Syncram IP. Altera Syncram IP does not allow odd size memory words and auto corrected to 6 memory words. " "Assertion information: You have specified 5 odd size of memory words in Altera Syncram IP. Altera Syncram IP does not allow odd size memory words and auto corrected to 6 memory words." {  } { { "tmp-clearbox/altera_eth_top/456/shift_taps_ap17.tdf" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/tmp-clearbox/altera_eth_top/456/shift_taps_ap17.tdf" 64 2 0 0 } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Design Software" 0 -1 1707848375244 ""}
{ "Info" "0" "" "Found 545 design entities" {  } {  } 0 0 "Found 545 design entities" 0 0 "0" 0 0 1707848377601 ""}
{ "Info" "0" "" "There are 6019 partitions after elaboration." {  } {  } 0 0 "There are 6019 partitions after elaboration." 0 0 "0" 0 0 1707848379941 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_ocp_endpoint(sld_ocp_timeout=3600,sld_ocp_soft_timeout=0,sld_ocp_ip_info=\"01101010111101110000000100011001\")(1,32) rtl altera_ocp_endpoint.vhd(120) " "VHDL info at altera_ocp_endpoint.vhd(120): executing entity \"altera_ocp_endpoint(sld_ocp_timeout=3600,sld_ocp_soft_timeout=0,sld_ocp_ip_info=\"01101010111101110000000100011001\")(1,32)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_ocp_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_ocp_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848383371 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric ocp dir agent sld_ocp_timeout 3600 sld_ocp_soft_timeout 0 sld_ocp_ip_info \{01101010111101110000000100011001\} psig 89ac057a\}\")(1,131) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=2,receive_width=1,settings=\"\{fabric ocp dir agent sld_ocp_timeout 3600 sld_ocp_soft_timeout 0 sld_ocp_ip_info \{01101010111101110000000100011001\} psig 89ac057a\}\")(1,131)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848383371 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Starting IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1707848384163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848384204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848392997 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Deploying alt_sld_fab_0 to C:\\gitwork\\LL10G_Cyclone10GX_1\\sandboxes\\456_0\\sld\\ipgen\\alt_sld_fab_0.ip " "Deploying alt_sld_fab_0 to C:\\gitwork\\LL10G_Cyclone10GX_1\\sandboxes\\456_0\\sld\\ipgen\\alt_sld_fab_0.ip" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848392998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Quartus is a registered trademark of Intel Corporation in the " "Quartus is a registered trademark of Intel Corporation in the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "US and other countries.  Portions of the Quartus Prime software " "US and other countries.  Portions of the Quartus Prime software" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Code, and other portions of the code included in this download " "Code, and other portions of the code included in this download" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Or on this DVD, are licensed to Intel Corporation and are the " "Or on this DVD, are licensed to Intel Corporation and are the" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Copyrighted property of third parties. For license details, " "Copyrighted property of third parties. For license details," {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Refer to the End User License Agreement at " "Refer to the End User License Agreement at" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Http://fpgasoftware.intel.com/eula. " "Http://fpgasoftware.intel.com/eula." {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "*************************************************************** " "***************************************************************" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848394678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Saving generation log to C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt " "Saving generation log to C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0_generation.rpt" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848405448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generated by version: 23.4 build 79 " "Generated by version: 23.4 build 79" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848405448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Starting: Create HDL design files for synthesis " "Starting: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848405448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Qsys-generate C:\\gitwork\\LL10G_Cyclone10GX_1\\sandboxes\\456_0\\sld\\ipgen\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\gitwork\\LL10G_Cyclone10GX_1\\sandboxes\\456_0\\sld\\ipgen\\alt_sld_fab_0 --family=\"Cyclone 10 GX\" --part=10CX220YF780I5G " "Qsys-generate C:\\gitwork\\LL10G_Cyclone10GX_1\\sandboxes\\456_0\\sld\\ipgen\\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\\gitwork\\LL10G_Cyclone10GX_1\\sandboxes\\456_0\\sld\\ipgen\\alt_sld_fab_0 --family=\"Cyclone 10 GX\" --part=10CX220YF780I5G" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848405448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Transforming system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Naming system components in system: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Processing generation queue\" " "Alt_sld_fab_0: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_4dxjh7i\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_alt_sld_fab_1920_4dxjh7i\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_dkasgxq\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_splitter_1920_dkasgxq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_ocp_fabric\" " "Alt_sld_fab_0: \"Generating: altera_ocp_fabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\" " "Alt_sld_fab_0: \"Generating: altera_jtag_wys_atom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_xeaidba\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_xeaidba\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_1911_sbzai5i\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_1911_sbzai5i\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_cuomgcy\" " "Alt_sld_fab_0: \"Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_cuomgcy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Conf_reset_src: \"Generating: conf_reset_src\" " "Conf_reset_src: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\" " "Grounded_conf_reset_src: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: conf_reset_src\" " "Alt_sld_fab_0: \"Generating: conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\" " "Alt_sld_fab_0: \"Generating: grounded_conf_reset_src\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_for_debug\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848406996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\" " "Alt_sld_fab_0: \"Generating: intel_configuration_reset_release_to_debug_logic\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848407025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 14 modules, 16 files " "Alt_sld_fab_0: Done \"alt_sld_fab_0\" with 14 modules, 16 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848407029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Finished: Create HDL design files for synthesis " "Finished: Create HDL design files for synthesis" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848407227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Generation of C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 1847 ms " "Generation of C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0.ip (alt_sld_fab_0) took 1847 ms" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1707848407227 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab_0 " "Finished IP generation for the debug fabric: alt_sld_fab_0." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1707848407922 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_ocp_fabric(family=11,sld_ocp_n_ip=4,sld_ocp_timeout=3600,sld_ocp_timeout_width=12,sld_ocp_soft_timeout_width=0) rtl altera_ocp_fabric.vhd(12) " "VHDL info at altera_ocp_fabric.vhd(12): executing entity \"altera_ocp_fabric(family=11,sld_ocp_n_ip=4,sld_ocp_timeout=3600,sld_ocp_timeout_width=12,sld_ocp_soft_timeout_width=0)\" with architecture \"rtl\"" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/altera_ocp_fabric_1920/synth/altera_ocp_fabric.vhd" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/altera_ocp_fabric_1920/synth/altera_ocp_fabric.vhd" 12 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408891 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "pzdyqx(pzdyqx0=11,pzdyqx5=4,pzdyqx6=\"01101010111101110000000100011001011010101111011100000001000110010110101011110111000000010001100101101010111101110000000100011001\",pzdyqx1=3600,pzdyqx3=12,pzdyqx4=0)(127,0) rtl pzdyqx.vhd(110) " "VHDL info at pzdyqx.vhd(110): executing entity \"pzdyqx(pzdyqx0=11,pzdyqx5=4,pzdyqx6=\"01101010111101110000000100011001011010101111011100000001000110010110101011110111000000010001100101101010111101110000000100011001\",pzdyqx1=3600,pzdyqx3=12,pzdyqx4=0)(127,0)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" 110 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408892 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "pzdyqx_impl(pzdyqx0=11,pzdyqx5=4,pzdyqx6=\"01101010111101110000000100011001011010101111011100000001000110010110101011110111000000010001100101101010111101110000000100011001\",pzdyqx1=3600,pzdyqx3=12,pzdyqx4=0)(127,0) rtl pzdyqx.vhd(261) " "VHDL info at pzdyqx.vhd(261): executing entity \"pzdyqx_impl(pzdyqx0=11,pzdyqx5=4,pzdyqx6=\"01101010111101110000000100011001011010101111011100000001000110010110101011110111000000010001100101101010111101110000000100011001\",pzdyqx1=3600,pzdyqx3=12,pzdyqx4=0)(127,0)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" 261 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408892 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "YPHP7743(osc_stages=15,osc_prescaler=8,clk_gen_width=27) rtl pzdyqx.vhd(860) " "VHDL info at pzdyqx.vhd(860): executing entity \"YPHP7743(osc_stages=15,osc_prescaler=8,clk_gen_width=27)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" 860 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408892 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "ZNZS8187(width=19,modulus=0) rtl pzdyqx.vhd(1048) " "VHDL info at pzdyqx.vhd(1048): executing entity \"ZNZS8187(width=19,modulus=0)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" 1048 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408894 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "ZNZS8187(width=12,modulus=3600) rtl pzdyqx.vhd(1048) " "VHDL info at pzdyqx.vhd(1048): executing entity \"ZNZS8187(width=12,modulus=3600)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" 1048 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408900 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "FLAU0828(width=12) rtl pzdyqx.vhd(1153) " "VHDL info at pzdyqx.vhd(1153): executing entity \"FLAU0828(width=12)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" 1153 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408904 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "YMSB9588(n_bits=168) INFO_REG pzdyqx.vhd(1220) " "VHDL info at pzdyqx.vhd(1220): executing entity \"YMSB9588(n_bits=168)\" with architecture \"INFO_REG\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/pzdyqx.vhd" 1220 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408905 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly(device_family=\"Cyclone 10 GX\",count=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000000001000000010000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,13)(1,0)(1,64) rtl alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd(13) " "VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd(13): executing entity \"alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly(device_family=\"Cyclone 10 GX\",count=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000000001000000010000110111000000000\",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,13)(1,0)(1,64)\" with architecture \"rtl\"" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd" 13 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408910 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_hub(device_family=\"Cyclone 10 GX\",n_nodes=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000000001000000010000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,13)(63,0) rtl sld_jtag_hub.vhd(89) " "VHDL info at sld_jtag_hub.vhd(89): executing entity \"sld_jtag_hub(device_family=\"Cyclone 10 GX\",n_nodes=2,n_node_ir_bits=5,node_info=\"0000110000100000011011100000000000001000000010000110111000000000\",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=3)(1,13)(63,0)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_jtag_hub.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 89 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408911 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5) rtl sld_hub.vhd(1554) " "VHDL info at sld_hub.vhd(1554): executing entity \"sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)\" with architecture \"rtl\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_hub.vhd" 1554 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408912 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_rom_sr(n_bits=96) INFO_REG sld_rom_sr.vhd(5) " "VHDL info at sld_rom_sr.vhd(5): executing entity \"sld_rom_sr(n_bits=96)\" with architecture \"INFO_REG\"" {  } { { "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "e:/intelfpga_pro/23.4/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1707848408914 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "ir_in_2d\[2\]\[4\] alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd(243) " "Net \"ir_in_2d\[2\]\[4\]\" does not have a driver at alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd(243)" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/sandboxes/456_0/sld/ipgen/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_utgdrly.vhd" 243 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 1 0 "Design Software" 0 -1 1707848408920 ""}
{ "Warning" "WDSLD_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores:" { { "Warning" "WDSLD_FOUND_OCP_CORE" "IP-10GMRPHY " "\"IP-10GMRPHY\" will use the Intel FPGA IP Evaluation Mode feature." {  } {  } 0 23196 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature." 0 0 "Design Software" 0 -1 1707848414151 ""} { "Warning" "WDSLD_FOUND_OCP_CORE" "Low Latency Ethernet 10G MAC " "\"Low Latency Ethernet 10G MAC\" will use the Intel FPGA IP Evaluation Mode feature." {  } {  } 0 23196 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature." 0 0 "Design Software" 0 -1 1707848414151 ""}  } {  } 0 23195 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores:" 0 0 "Design Software" 0 -1 1707848414151 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Low Latency Ethernet 10G MAC " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Low Latency Ethernet 10G MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Low Latency Ethernet 10G MAC MegaCore function will be disabled after time-out is reached " "The Low Latency Ethernet 10G MAC MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1707848414151 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1707848414151 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-10GMRPHY " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-10GMRPHY" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The 1G/2.5G/5G/10G Multi-rate Ethernet PHY function will be disabled after time-out is reached " "The 1G/2.5G/5G/10G Multi-rate Ethernet PHY function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1707848414151 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1707848414151 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1707848414151 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Design Software" 0 -1 1707848414152 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Design Software" 0 -1 1707848414152 ""}
{ "Warning" "WQCU_SYNTHESIS_HIERARCHIES_OPTIMIZED_AWAY_REPORT_WARNING" "" "Hierarchies were optimized away during sweep. For details, refer to \" Hierarchies Optimized Away During Sweep \" report." {  } {  } 0 23762 "Hierarchies were optimized away during sweep. For details, refer to \" Hierarchies Optimized Away During Sweep \" report." 0 0 "Design Software" 0 -1 1707848427652 ""}
