
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	-init ../saved/pr.inv 
Date:		Fri Nov 21 12:53:40 2025
Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[12:53:40.438649] Configured Lic search path (21.01-s002): 5280@192.100.9.133

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./.encrc
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> getVersion
Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
<CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
<CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
<CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
<CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
<CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
<CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
<CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
<CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
<CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
<CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
<CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
<CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
<CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
<CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
<CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
<CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
<CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
<CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
<CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
<CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
<CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
<CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
<CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
<CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
<CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
<CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
<CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
<CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
<CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
<CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
<CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
<CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
<CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
<CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
<CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
<CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
<CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
<CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
<CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
<CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
<CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
<CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
<CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
<CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
<CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
<CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
<CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
<CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
<CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
<CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
<CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
<CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
<CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
<CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
<CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
<CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
<CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
<CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
<CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
<CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
<CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
<CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
<CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
<CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
<CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
<CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
<CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
<CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
<CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
<CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
<CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
<CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
<CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
<CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
<CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
<CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
<CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
<CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
<CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
<CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
<CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
<CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
<CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
<CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
<CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
<CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
<CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
<CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
<CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
<CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
<CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
<CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
<CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
<CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
<CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
<CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
<CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
<CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
<CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
<CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
<CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
<CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
<CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
<CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
<CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
<CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
<CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
<CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
<CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
<CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
<CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
<CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
<CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
<CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
<CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
<CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
<CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
<CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
<CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
<CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
<CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
<CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
<CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
<CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
<CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
<CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
<CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
<CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
<CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
<CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
<CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
<CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
<CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
<CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
<CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
<CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
<CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
<CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
<CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
<CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
<CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
<CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
<CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
<CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
<CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
<CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
<CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
<CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
<CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
<CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
<CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
<CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
<CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
<CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
<CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
<CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
<CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
<CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
<CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
<CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
<CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
<CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
<CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
<CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
<CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
<CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
<CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
<CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
<CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
<CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
<CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
<CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
<CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
<CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
Sourcing file "../saved/pr.inv" ...
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/shadab/shadab/FPR/saved/pr.inv.dat DTMF_CHIP
#% Begin load design ... (date=11/21 12:54:32, mem=721.9M)
**WARN: (IMPIMEX-4008):	Variable '::DelayCal::InMemoryDataFlow' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable '::MSV::initSNetPrimarySNetDone' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable '::dft::debug_attribute' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable '::tdg_timing::capri_mode_current_report_path_type' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable '_timing_report_disable_calculate_arrival_assert' is no longer supported in user data manager and will be ignored.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPIMEX-4008):	Variable 'enc_before_startup_file' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable 'enc_check_rename_command_name' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable 'gpsPrivate::coegExpOptTatV3' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable 'gpsPrivate::coegExpOptTatV4' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable 'timing_constraint_mmmc_get_lib_objects_reset' is no longer supported in user data manager and will be ignored.
**WARN: (IMPIMEX-4008):	Variable 'init_lef_check_antenna' is no longer supported in user data manager and will be ignored.
**ERROR: (EMS-19):	emsSuppressMsgs failed because the message number 3196 does not exist in the catalog file /home/install/INNOVUS211/share/cdssetup/errormessages/innovus/esi.msg.
Update the catalog file with correct data and re-register the message catalog.
Loading design 'DTMF_CHIP' saved by 'Innovus' '23.30-b307_1' on 'Thu Jan 4 10:52:05 2024'.
**ERROR: (IMPIMEX-7017):	Unable to load the design in the current version '21.15' as design is saved with newer version '23.30' of the software. Refer to previous messages issued regarding design restoration failure.


ERROR: 


    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)

**ERROR: (IMPSYT-6692):	Invalid return code while executing '../saved/pr.inv' was returned and script processing was stopped. Review the following error in '../saved/pr.inv' then restart.
Error info: ../saved/pr.inv: 
    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)
    invoked from within
"restoreDesign [file dirname [file normalize [info script]]]/pr.inv.dat DTMF_CHIP"
    invoked from within
"if {[is_common_ui_mode]} {
  read_db [file dirname [file normalize [info script]]]/pr.inv.dat
} else {
  restoreDesign [file dirname [file normalize [..."
    (file "../saved/pr.inv" line 8)
    invoked from within
"::se_source_orig ../saved/pr.inv"
    ("uplevel" body line 1)
    invoked from within
"uplevel [concat ::se_source_orig $args]"
    (procedure "source" line 188)
    invoked from within
"source ../saved/pr.inv"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 source ../saved/pr.inv"
    ("eval" body line 1)
    invoked from within
"eval {uplevel #0 source ../saved/pr.inv}"
    (in namespace inscope "::" script line 1)
    invoked from within
"namespace inscope :: eval "uplevel #0 source $fileName"".
<CMD> win
<CMD> restoreDesign preCTSopt.inn DTMF_CHIP
% Begin load design ... (date=11/21 12:55:42, mem=676.4M)
**ERROR: (IMPSYT-7338):	The specified design session directory '/home/shadab/shadab/FPR/work/preCTSopt.inn' could not be located as specified. Check your file system, correct the location, and try restoring the design again.


ERROR: 


    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)


<CMD> is_common_ui_mode
<CMD> restoreDesign /home/shadab/shadab/FPR/work/preCTSopt.inn.dat DTMF_CHIP
% Begin load design ... (date=11/21 12:55:54, mem=603.8M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'DTMF_CHIP' saved by 'Innovus' '21.15-s110_1' on 'Thu Nov 20 17:51:34 2025'.
% Begin Load MMMC data ... (date=11/21 12:55:56, mem=604.5M)
% End Load MMMC data ... (date=11/21 12:55:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=605.3M, current mem=605.3M)
dtmf_rc_corner

Loading LEF file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/lef/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/viewDefinition.tcl
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
Read 462 cells in library 'tsmc18' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
Read 4 cells in library 'tpz973g' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
Read 470 cells in library 'tsmc18' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
Read 4 cells in library 'tpz973g' 
*** End library_loading (cpu=0.02min, real=0.03min, mem=23.4M, fe_cpu=0.50min, fe_real=2.35min, fe_mem=1130.4M) ***
% Begin Load netlist data ... (date=11/21 12:56:01, mem=626.8M)
*** Begin netlist parsing (mem=1130.4M) ***
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 478 new cells from 12 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.v.bin'

*** Memory Usage v#1 (Current mem = 1137.398M, initial mem = 476.027M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=1137.4M) ***
% End Load netlist data ... (date=11/21 12:56:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=637.4M, current mem=637.4M)
Set top cell to DTMF_CHIP.
Hooked 948 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DTMF_CHIP ...
*** Netlist is unique.
** info: there are 985 modules.
** info: there are 5632 stdCell insts.
** info: there are 71 Pad insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 1187.824M, initial mem = 476.027M) ***
*info: set bottom ioPad orient R0
Reading IO assignment file "/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/iofile/dtmf.io" ...
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Loading preference file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/gui.pref.tcl ...
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for tdgp_reg2reg_default path_group
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'tsm3site'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 21
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
Reading floorplan file - /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.fp.gz (mem = 1434.8M).
% Begin Load floorplan data ... (date=11/21 12:56:10, mem=915.4M)
*info: reset 6376 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 3023920 3024240)
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.fp.spr.gz (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:51:33 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=907.2M, current mem=907.2M)
There are 71 io inst loaded
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=11/21 12:56:16, total cpu=0:00:00.1, real=0:00:06.0, peak res=915.4M, current mem=908.8M)
% Begin Load SymbolTable ... (date=11/21 12:56:16, mem=908.8M)
% End Load SymbolTable ... (date=11/21 12:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.9M, current mem=909.9M)
Loading place ...
% Begin Load placement data ... (date=11/21 12:56:16, mem=909.9M)
Reading placement file - /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:51:33 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1436.8M) ***
Total net length = 2.570e+05 (1.227e+05 1.342e+05) (ext = 0.000e+00)
% End Load placement data ... (date=11/21 12:56:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=911.3M, current mem=911.3M)
Reading PG file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on       Thu Nov 20 17:51:33 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1433.8M) ***
Reading congestion map file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.route.congmap.gz ...
% Begin Load routing data ... (date=11/21 12:56:17, mem=912.4M)
Reading routing file - /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.route.gz.
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:51:33 2025 Format: 20.1) ...
*** Total 6002 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1443.1M) ***
% End Load routing data ... (date=11/21 12:56:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=922.2M, current mem=921.7M)
% Begin Load DEF data ... (date=11/21 12:56:18, mem=921.7M)
Reading DEF file '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.scandef.gz', current time is Fri Nov 21 12:56:18 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.scandef.gz' is parsed, current time is Fri Nov 21 12:56:19 2025.
% End Load DEF data ... (date=11/21 12:56:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=922.6M, current mem=922.6M)
TAT_INFO: restoreCongMap REAL = 2 : CPU = 0 : MEM = 0.
Reading property file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1447.1M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl ...
Cap table was created using Encounter 10.10-s002_1.
Process name: t018s6mm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: dtmf_view_setup
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
 
 Analysis View: dtmf_view_hold
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=11/21 12:56:23, mem=926.5M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=11/21 12:56:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=933.1M, current mem=933.0M)
dtmf_corner_min dtmf_corner_max
% Begin load AAE data ... (date=11/21 12:56:28, mem=974.6M)
AAE DB initialization (MEM=1539.37 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=11/21 12:56:29, total cpu=0:00:00.5, real=0:00:01.0, peak res=981.7M, current mem=981.7M)
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
timing_enable_separate_device_slew_effect_sensitivities
% End load design ... (date=11/21 12:56:30, total cpu=0:00:06.2, real=0:00:36.0, peak res=1007.4M, current mem=982.0M)
invalid command name "win_off"
<CMD> win
<CMD> set_ccopt_property buffer_cells {CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL}
<CMD> set_ccopt_property * -help
Usage: set_ccopt_property * <value>:
add_driver_cell                                          add_exclusion_drivers
add_port_driver                                          add_port_driver_max_distance_from_port
add_port_driver_max_distance_from_port_rows              additional_buffer_depth
additional_buffer_depth_skew_group_fraction              adjacent_rows_legal
adjust_sink_grid_for_aspect_ratio                        allow_non_standard_inputs_clock_gate
annotated_delay_to                                       annotated_transition
auto_limit_insertion_delay_factor                        auto_limit_insertion_delay_factor_skew_group
auto_limit_insertion_delay_max_increment                 auto_limit_insertion_delay_max_increment_skew_group
balance_mode                                             blackbox_default_driver_base_pin
blackbox_default_load_base_pin                           buffer_cells
cannot_clone_reason                                      cannot_fix_pre_route
cannot_merge_reason                                      capacitance_override
case_analysis                                            ccopt_auto_limit_insertion_delay
ccopt_merge_clock_gates                                  ccopt_merge_clock_logic
ccopt_worst_chain_report_timing_too                      cell_density
cell_halo_mode                                           cell_halo_rows
cell_halo_sites                                          cell_halo_x
cell_halo_y                                              check_route_follows_guide
check_route_follows_guide_min_length                     clock_gate_buffering_location
clock_gate_movement_limit                                clock_gating_cells
clock_gating_depth                                       clock_gating_depth_top_down
clock_gating_only_optimize_above_flops                   clock_period
clock_source_cells                                       clock_tree
clock_tree_generator_sink_is_leaf                        clock_tree_source_group
clock_trees                                              clone_clock_gates
clone_clock_logic                                        cloning_inst_name_suffix
cloning_inst_name_suffix_source_group_assignment         compatibility_warning
consider_during_latency_update                           consider_power_management
constrains                                               def_lock_clock_sinks_after_routing
delay_cells                                              detailed_cell_warnings
effective_clock_halo_x                                   effective_clock_halo_x_source
effective_clock_halo_y                                   effective_clock_halo_y_source
effective_clock_period                                   effective_clock_period_sources
effective_sink_type                                      enable_all_views_for_io_latency_update
enable_nanoroute_layer_check_failure                     error_on_problematic_slew_violating_nets
error_on_problematic_slew_violating_nets_max_printout    exclusive_sinks_rank
exit_if_stage_delay_sigma_target_over_constrained        extract_balance_multi_source_clocks
extract_clock_generator_skew_group_name_prefix           extract_clock_generator_skew_groups
extract_clock_group_skew_group_name_prefix               extract_cts_case_analysis
extract_network_latency                                  extract_no_exclude_pins
extract_pin_insertion_delays                             extract_skew_group_sinks_at_clock_node_timing_endpoints
extract_source_latency                                   
extract_through_multi_output_cells_with_single_clock_output
extracted_from_clock_name                                extracted_from_constraint_mode_name
extracted_from_delay_corners                             
filter_cell_lists_for_frequency_dependent_max_cap_constraints
final_cell                                               flexible_htree
flexible_htree_placement_legalization_effort             force_clock_objects_to_propagated
force_clock_tree                                         force_update_io_latency
frequency_dependent_max_cap_usability_check_max_cap_fanout_factor
generated_by_sinks                                       htree_sinks
hv_balance                                               ideal_net
ignore_pins                                              ignore_problematic_skew_as_result_of_dont_touch_nets
image_directory                                          implicit_sink_type
include_source_latency                                   insertion_delay
inst_name_prefix                                         inverter_cells
inverting                                                is_genus_clock_gate
is_sdc_clock_root                                        isolated
layer_density                                            leaf_buffer_cells
leaf_inverter_cells                                      legalized_on_clock_spine
library_trace_through_to                                 load_capacitance_cells
lock_on_clock_spine                                      log_precision
log_special_case_cell_selections                         logic_cells
long_path_removal_cutoff_id                              long_path_removal_percentile
manage_power_management_illegalities                     max_buffer_depth
max_cell_height                                          max_clock_cell_count
max_driver_distance                                      max_fanout
max_root_distance                                        max_source_to_sink_net_length
max_source_to_sink_net_resistance                        maximum_insertion_delay
merge_clock_gates                                        merge_clock_logic
mixed_fanout_net_type                                    mode
move_clock_gates                                         move_logic
move_middle_cell_first_when_adding_wire_delay            net_name_prefix
net_type                                                 net_unbufferable
node_type                                                omit_symmetry
opt_ignore                                               original_names
override_minimum_max_trans_target                        override_minimum_skew_target
override_vias                                            override_zero_placeable_area
parents                                                  partition_boundary_inverting
partition_groups                                         pin
pin_capacitance_sources                                  pin_route_type
pin_target_max_trans                                     place_driver_in_center_of_fanout
post_conditioning                                        post_conditioning_enable_drv_fixing
post_conditioning_enable_drv_fixing_by_rebuffering       post_conditioning_enable_routing_eco
post_conditioning_enable_skew_fixing_by_rebuffering      power_weight
primary_delay_corner                                     primary_reporting_skew_groups
primary_reporting_skew_groups_log_min_max_sinks          pro_enable_drv_fixing_by_rebuffering
recluster_ignore_pins                                    remove_bufferlike_clock_logic
rename_clock_tree_nets                                   report_only_skew_group_with_target
report_only_timing_corners_associated_with_skew_groups   route_balancing_buffers_with_default_rule
route_type                                               route_type_autotrim
routing_override                                         routing_preferred_layer_effort
routing_top_fanout_count                                 routing_top_min_fanout
routing_top_transitive_fanout                            schedule
sink_grid                                                sink_grid_box
sink_grid_exclusion_zones                                sink_grid_sink_area
sink_instance_prefix                                     sink_type
sink_type_reasons                                        sinks
sinks_active                                             size_clock_gates
size_clock_source                                        size_logic
skew_band_size                                           skew_group_report_columns
skew_group_report_histogram_bin_size                     skew_groups_active
skew_groups_active_sink                                  skew_groups_constraining
skew_groups_constraining_sink                            skew_groups_ignore
skew_groups_sink                                         skew_groups_source_pin
skew_passes                                              skew_passes_ideal_mode
skew_passes_per_cluster                                  source_driver
source_group_clock_trees                                 source_input_max_trans
source_latency                                           source_max_capacitance
source_output_max_trans                                  source_pin
sources                                                  spec_config_create_reporting_only_skew_groups
stack_via_rule                                           stack_via_rule_required
stop_at_sdc_clock_roots                                  target_insertion_delay
target_insertion_delay_wire                              target_max_capacitance
target_max_stage_delay_sigma                             target_max_trans
target_max_trans_sdc                                     target_multi_corner_allowed_insertion_delay_increase
target_skew                                              target_skew_wire
timing_connectivity_based_skew_groups                    
timing_connectivity_based_skew_groups_balance_master_clocks
timing_connectivity_info                                 top_buffer_cells
top_inverter_cells                                       trace_bidi_as_input
trace_through_to                                         transitive_fanout
trunk_cell                                               trunk_override
update_io_latency                                        use_estimated_routes_during_final_implementation
use_inverters                                            use_macro_model_pin_cap_only
use_receiver_model_capacitance_for_drv                   useful_skew_clock_gate_movement_limit
useful_skew_implementation_cache_hold_slacks             useful_skew_max_delta
useful_skew_min_delta                                    useful_skew_post_implement_db
useful_skew_pre_implement_db                             virtual_delay



<CMD> help *sdc*
Multiple matches found:
      checkPartitionSdc
      get_sdc_mode
      timing_enable_sdc_compatible_data_check_mcp

ambiguous command name "get": getActiveLogicViewMode getAddRingMode getAddStripeMode getAllLayers getAnalysisMode getAnalyzeProtoMode getAttribute getBlackBoxArea getBondPad getBudgetingMode getBuildArch getCPFUserAttributes getCheckMode getClonePtnOrient getCmdLogFileName getCompressLevel getDbGetMode getDelayCalMode getDensityMapMode getDesignMode getDistributeHost getDrawView getEcoMode getEditMode getEndCapMode getExportMode getExtractRCMode getFPlanMode getFillerMode getFinishFPlanMode getFlipChipMode getGenerateViaMode getHierMode getIlmMode getIlmType getImportMode getInstPowerDomain getIntegRouteConstraint getIoFlowFlag getLatencyFile getLayerPreference getLogFileName getMLAppMode getMachineLearningMode getMetalFillSpacingTable getModuleView getMsvMode getMultiCpuUsage getNanoRouteMode getNetWeight getOaxMode getObjFPlanBoxList getObjFPlanPolygon getOptMode getPGNetResis getPGPinUseSignalRoute getPinAssignMode getPinConstraint getPinDensityMapMode getPlaceMode getPreference getPtnPinStatus getRailPrototypeMode getResizeFPlanMode getRouteMode getSIMode getScanReorderMode getSchedulingFile getSdpGroupAttribute getSdpMode getSignoffOptMode getSpecialNetResis getSrouteMode getStreamOutMode getTieHiLoMode getTimeLibFile getUsefulSkewMode getVersion getViaGenMode getWhatIfTimingAssertions getWhatIfTimingMode get_abstract_mode get_activity get_add_target_pg_mode get_aging_activity get_aging_analysis_mode get_analysis_view get_arcs get_capacitance_unit get_ccopt_clock_spines get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees get_ccopt_dag_traversal get_ccopt_delay_corner get_ccopt_effective_max_capacitance get_ccopt_flexible_htrees get_ccopt_preferred_cell_stripe get_ccopt_property get_ccopt_skew_group_delay get_ccopt_skew_group_path get_ccopt_skew_groups get_cells get_clock_network_objects get_clocks get_constant_for_timing get_constraint_mode get_ctd_win_id get_ctd_win_title get_dataflow_mode get_default_switching_activity get_delay_corner get_designs get_dynamic_power_simulation get_equivalent_cells get_generated_clocks get_glitch_threshold get_interactive_constraint_modes get_lib_arcs get_lib_cell_leakage_power get_lib_cells get_lib_clock_tree_path_delay get_lib_pg_pins get_lib_pins get_library_set get_libs get_macro_place_constraint get_message get_metal_fill_signoff_mode get_metric get_nets get_oa_default_rule_lib get_object_name get_op_cond get_path_groups get_pba_mode get_pg_nets get_pg_pins get_physical_info get_pins get_ports get_power get_power_analysis_mode get_propagated_clock get_property get_proto_design_mode get_proto_mode get_proto_model get_ptn_fplan_mode get_rc_corner get_reinforce_pg_mode get_resistance_unit get_sdc_mode get_signal_em_analysis_mode get_snap_grid_info get_socv_rc_variation_factor get_socv_reporting_nsigma_multiplier get_time_unit get_trace_obj_connectivity_mode get_verify_drc_mode get_via_pillars get_visible_nets get_waveform get_well_tap_mode getpid gets
<CMD> checkDesign

Usage: checkDesign [-help] {[-all [-danglingNet [highlight]]] | [[-io ] [-netlist [-danglingNet [highlight]]] [-physicalLibrary ] [-timingLibrary ] [-powerGround ] [-tieHiLo ] [-floorplan ] [-place ] [-spef ] [-assigns ]]} [[[-noText ] [-outdir <string>] [-browser ]] | [-noHtml [-outfile <string>]]]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "checkDesign".

<CMD> checkDesign -all
Creating directory checkDesign.
**WARN: (IMPREPO-205):	There are 12 Cells with missing PG PIN.
**WARN: (IMPREPO-211):	There are 1 Cells with missing Timing data.
Estimated cell power/ground rail width = 0.945 um
Begin checking placement ... (start mem=1656.3M, init mem=1657.3M)
*info: Recommended don't use cell = 0           
*info: Placed = 5636           (Fixed = 4)
*info: Unplaced = 0           
Placement Density:48.59%(130129/267812)
Placement Density (including fixed std cells):48.59%(130129/267812)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:02.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1657.3M)
Design: DTMF_CHIP

------ Design Summary:
Total Standard Cell Number   (cells) : 5632
Total Block Cell Number      (cells) : 4
Total I/O Pad Cell Number    (cells) : 71
Total Standard Cell Area     ( um^2) : 130128.77
Total Block Cell Area        ( um^2) : 366346.56
Total I/O Pad Cell Area      ( um^2) : 850700.00

------ Design Statistics:

Number of Instances            : 5707
Number of Non-uniquified Insts : 5693
Number of Nets                 : 6376
Average number of Pins per Net : 3.53
Maximum number of Pins in Net  : 395

------ I/O Port summary

Number of Primary I/O Ports    : 57
Number of Input Ports          : 28
Number of Output Ports         : 29
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 0

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 4
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 4 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 271
Number of High Fanout nets (>50)               : 9
**WARN: (IMPREPO-227):	There are 9 High Fanout nets (>50).
**WARN: (IMPREPO-231):	Input netlist has a cell 'pllclk' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'ram_128x16A' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'rom_512x16A' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
**WARN: (IMPREPO-231):	Input netlist has a cell 'ram_256x16A' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2

# Number of cells of input netlist marked dont_use = 4.

Checking for any assigns in the netlist...
Assigns in module spi
  spi_sr_1 spi_sr[1]
  spi_sr_4 spi_sr[4]
  present_state_2 present_state[2]
  BG_scan_out dout[7]
Assigns in module arb
  present_state_2 present_state[2]
  tdsp_grant FE_RN_1
Assigns in module dma
  BG_scan_out as
Assigns in module tdsp_core_mach
  tdsp_state_1 tdsp_state[1]
  tdsp_state_0 tdsp_state[0]
  phi_6 BG_scan_out
Assigns in module prog_bus_mach
  address[8] addrs_in[8]
  address[7] addrs_in[7]
  address[6] addrs_in[6]
  address[5] addrs_in[5]
  address[4] addrs_in[4]
  address[3] addrs_in[3]
  address[2] addrs_in[2]
  address[1] addrs_in[1]
  address[0] addrs_in[0]
  BG_scan_out write_h
Assigns in module port_bus_mach
  present_state_1 present_state[1]
  pad_data_out[15] data_in[15]
  pad_data_out[14] data_in[14]
  pad_data_out[13] data_in[13]
  pad_data_out[11] data_in[11]
  pad_data_out[10] data_in[10]
  pad_data_out[9] data_in[9]
  pad_data_out[8] data_in[8]
  pad_data_out[7] data_in[7]
  pad_data_out[6] data_in[6]
  pad_data_out[5] data_in[5]
  pad_data_out[4] data_in[4]
  pad_data_out[3] data_in[3]
  pad_data_out[2] data_in[2]
  pad_data_out[1] data_in[1]
  pad_data_out[0] data_in[0]
  address[2] addrs_in[2]
  address[1] addrs_in[1]
  address[0] addrs_in[0]
  BG_scan_out write_h
Assigns in module accum_stat
  lz accum[31]
Assigns in module execute_i
  BG_scan_out ar1[15]
Assigns in module tdsp_core_glue
  FE_RN_1 data_out[15]
  FE_RN_2 data_out[14]
  FE_RN_3 data_out[13]
  FE_RN_4 data_out[12]
  FE_RN_5 data_out[11]
  FE_RN_6 data_out[10]
  FE_RN_7 data_out[9]
  FE_RN_8 data_out[8]
  FE_RN_9 data_out[7]
  FE_RN_10 data_out[6]
  FE_RN_11 data_out[5]
  FE_RN_12 data_out[4]
  FE_RN_13 data_out[3]
  FE_RN_14 data_out[2]
  FE_RN_15 data_out[1]
  FE_RN_16 data_out[0]
  FE_RN_17 ir[10]
  FE_RN_18 ir[9]
  FE_RN_19 ir[8]
Assigns in module data_bus_mach
  present_state_2 present_state[2]
  present_state_0 present_state[0]
  pad_data_out[15] data_in[15]
  pad_data_out[14] data_in[14]
  pad_data_out[13] data_in[13]
  pad_data_out[12] data_in[12]
  pad_data_out[11] data_in[11]
  pad_data_out[10] data_in[10]
  pad_data_out[9] data_in[9]
  pad_data_out[8] data_in[8]
  pad_data_out[7] data_in[7]
  pad_data_out[6] data_in[6]
  pad_data_out[5] data_in[5]
  pad_data_out[4] data_in[4]
  pad_data_out[3] data_in[3]
  pad_data_out[2] data_in[2]
  pad_data_out[1] data_in[1]
  pad_data_out[0] data_in[0]
  address[6] addrs_in[6]
  address[5] addrs_in[5]
  address[4] addrs_in[4]
  address[3] addrs_in[3]
  address[2] addrs_in[2]
  address[1] addrs_in[1]
  address[0] addrs_in[0]
  address[7] addrs_in[7]
  BG_scan_out bus_request
Assigns in module tdsp_core
  top_7 top[7]
  port_data_out_15 port_data_out[15]
  ar1_10 ar1[10]
  p_data_out_15 p_data_out[15]
  p_data_out_14 p_data_out[14]
Assigns in module tdsp_ds_cs
  FE_RN_1 address[6]
  FE_RN_2 address[5]
  FE_RN_3 address[4]
  t_address_ds[3] address[3]
  t_address_ds[2] address[2]
  t_address_ds[1] address[1]
  t_address_ds[0] address[0]
Assigns in module results_conv
  low_mag_1 low_mag[1]
  out_p1_0 out_p1[0]
  BG_scan_out dout[7]
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/DTMF_CHIP.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-231          4  Input netlist has a cell '%s' which is m...
WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
WARNING   IMPREPO-211          1  There are %d Cells with missing Timing d...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
*** Message Summary: 8 warning(s), 0 error(s)

pllclk ram_128x16A ram_256x16A rom_512x16A tsmc18 tpz973g pllclk ram_128x16A rom_512x16A ram_256x16A tsmc18 tpz973g
<CMD> get_library_set 

Usage: get_library_set [-help] <libSetName> {-timing | -si | -aocv | -socv }

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "MMMC::get_library_set".

<CMD> get_lib_clock_tree_path_delay

Usage: get_lib_clock_tree_path_delay [-help] -base_pin <term> [-delay_type {max min}] [-edge {rise fall}]
                                     [-mode <string>] [-power_domain <pd>] -transition <float>
                                     -view <analysis_view>

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "get_lib_clock_tree_path_delay".
Usage: get_lib_clock_tree_path_delay **unknown**
<CMD> get_lib_clock_tree_path_delay *

Usage: get_lib_clock_tree_path_delay [-help] -base_pin <term> [-delay_type {max min}] [-edge {rise fall}]
                                     [-mode <string>] [-power_domain <pd>] -transition <float>
                                     -view <analysis_view>

**ERROR: (IMPTCM-48):	"*" is not a legal option for command "get_lib_clock_tree_path_delay". Either the current option or an option prior to it is not specified correctly.
Usage: get_lib_clock_tree_path_delay **unknown**
<CMD> get_lib_clock_tree_path_delay -view setup
**ERROR: (IMPTCM-162):	"setup" does not match any object in design for specified type "analysis_view " object in command "get_lib_clock_tree_path_delay".

Usage: get_lib_clock_tree_path_delay [-help] -base_pin <term> [-delay_type {max min}] [-edge {rise fall}]
                                     [-mode <string>] [-power_domain <pd>] -transition <float>
                                     -view <analysis_view>

**ERROR: (IMPTCM-4):	The value "setup" specified for the object type of argument "-view" is not a valid object. Review the command specification and remove the argument or specify a legal value.
Usage: get_lib_clock_tree_path_delay **unknown**
<CMD> get_time_unit 
<CMD> get_op_cond

Usage: get_op_cond [-help] <virtualOpcondName> {-library_file  | -P  | -V  | -T  }

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "MMMC::get_op_cond".

<CMD> get_op_cond -library_file 

Usage: get_op_cond [-help] <virtualOpcondName> {-library_file  | -P  | -V  | -T  }

**ERROR: (IMPTCM-46):	Argument "<virtualOpcondName>" is required for command "get_op_cond", either this option is not specified or an option prior to it is not specified correctly.

<CMD> man get_op_cond
<CMD> get_op_cond -library_file slow.lib
<CMD> get_op_cond -library_file dtmf_lib_min
<CMD> get_op_cond -library_file ../lib/pllclk_fast.lib
<CMD> get_op_cond -help 

Usage: get_op_cond [-help] <virtualOpcondName> {-library_file  | -P  | -V  | -T  }

-help                   # Prints out the command usage
<virtualOpcondName>     # Name of the operating condition to query (string, required)
-P                      # Returns the process value for the operating condition (bool, optional)
-T                      # Returns the temperature value for the operating condition (bool, optional)
-V                      # Returns the voltage value for the operating condition (bool, optional)
-library_file           # Name of library file (bool, optional)


<CMD> get_op_cond -library_file {../lib/pllclk_fast.lib | -P | -V | -T}

Usage: get_designs [-help] <patterns> [-quiet]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "CTE::get_designs".


Usage: get_designs [-help] <patterns> [-quiet]

-help                # Prints out the command usage
<patterns>           # Patterns for module names. Patterns include the * and ? wildcard characters and collections
                     # of modules (string, required)
-quiet               # Suppresses all error and warning messages generated when the get_design command is run
                     # (bool, optional)


**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'dtmf'
**ERROR: (TCLCMD-917):	Cannot find 'modules' that match 'dtmf'
dtmf_recvr_core
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
**ERROR: (TCLCMD-917):	Cannot find 'path groups' that match '*'
<CMD> get_global init_verilog
invalid command name "report_constraint_mode"
<CMD> report_analysis_coverage 
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'DTMF_CHIP' of instances=5707 and nets=6376 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1659.289M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1723.66)
AAE_INFO: Cdb files are: 
 	/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
	/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6245
End delay calculation. (MEM=1927.61 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1891 CPU=0:00:01.7 REAL=0:00:03.0)
     +--------------------------------------------------------------------+ 
     |                   TIMING CHECK COVERAGE SUMMARY                    | 
     |--------------------------------------------------------------------| 
     |      Check Type      | No. of |    Met     | Violated |  Untested  | 
     |                      | Checks |            |          |            | 
     |----------------------+--------+------------+----------+------------| 
     |     ClockPeriod      |   6    |  6 (100%)  |  0 (0%)  |   0 (0%)   | 
     | ExternalDelay (Late) |   25   |  9 (36%)   |  0 (0%)  |  16 (64%)  | 
     |      PulseWidth      |  1361  | 1088 (79%) |  0 (0%)  |  273 (20%) | 
     |       Recovery       |  269   |   0 (0%)   |  0 (0%)  | 269 (100%) | 
     |        Setup         |  1821  |  219 (12%) |  0 (0%)  | 1602 (87%) | 
     +--------------------------------------------------------------------+ 
<CMD> report_annotated_check 
     +-------------------------------------------------------------------+ 
     |    Check arc type    | Total | Annotated |    Not    | Percentage | 
     |                      |       |           | Annotated |    Arcs    | 
     |                      |       |           |           |  Annotated | 
     |----------------------+-------+-----------+-----------+------------| 
     |      Setup arcs      |  1821 |     0     |   1821    |  0.000000  | 
     |    Recovery arcs     |  269  |     0     |    269    |  0.000000  | 
     | Min pulse width arcs |  1361 |     0     |   1361    |  0.000000  | 
     |     Period arcs      |   6   |     0     |     6     |  0.000000  | 
     +----------------------+-------+-----------+-----------+------------+ 
     |       All arcs       |  3457 |     0     |   3457    |  0.000000  | 
     +-------------------------------------------------------------------+ 
<CMD> report_annotated_delay 
     +----------------------------------------------------------------+ 
     |  Delay Arc Type   | Total | Annotated |    Not    | Percentage | 
     |                   |       |           | Annotated |  Annotated | 
     |-------------------+-------+-----------+-----------+------------| 
     |     Cell arcs     | 20343 |     0     |   20343   |  0.000000  | 
     |  Input net arcs   |  28   |     0     |    28     |  0.000000  | 
     | Internal net arcs | 16420 |     0     |   16420   |  0.000000  | 
     |  Output net arcs  |  29   |     0     |    29     |  0.000000  | 
     +-------------------+-------+-----------+-----------+------------+ 
     |  All timing arcs  | 36820 |     0     |   36820   |  0.000000  | 
     +----------------------------------------------------------------+ 
<CMD> report_annotated_parasitics
**WARN: (IMPEXT-6165):	Command report_annotated_parasitics is issued before the parasitic data is made available. Parasitic annotation summary will be reported with zero parasitic data. Load the parasitic data for correct annotation report before issuing report_annotated_parasitics.
####################################################################
# report_annotated_parasitics: Fri Nov 21 14:17:39 2025
#   view: dtmf_view_setup
#   -list_not_annotated
####################################################################
#
# list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
# unit: pF, Ohm

# Summary of Annotated Parasitics:
+------------------------------------------------------------------------------+
|    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
+---------------------+------------+---------------------+---------------------+
| total               |       6374 |          0  0.00%   |       6374 100.00%   |
+---------------------+------------+---------------------+---------------------+
| assign (*)          |        103 |          0  0.00%   |        103 100.00%   |
| 0-term:floating (*) |        271 |          0  0.00%   |        271 100.00%   |
| real net (complete) |       6000 |          0  0.00%   |       6000 100.00%   |
| real net (broken)   |          0 |          0  0.00%   |          0  0.00%   |
| zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
+------------------------------------------------------------------------------+
Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.

+-----------------------------------------------------------------+
| Annotated |    Res ( Ohm)   |    Cap (pF)     |    XCap (pF)    |
+-----------+-----------------+-----------------+-----------------+
| Count     |             0   |             0   |             0   |
| Value     |        0.0000   |        0.0000   |        0.0000   |
+-----------------------------------------------------------------+
<CMD> report_annotations
**WARN: (TCLCMD-1131):	'Command 'report_annotations' is obsolete and has been replaced with 'report_annotated_parasitics' and 'report_annotated_delay'. The obsolete command still works in this release, but to avoid this warning, and to ensure compatibility with future releases, update your scripts to use 'report_annotated_parasitics' and 'report_annotated_delay''
     +----------------------------------------------------------------------------------+ 
     | Total |  Total C  | Percentage |  Total R  | Percentage | Total SPF | Percentage | 
     |  Nets | Annotated |     C      | Annotated |     R      | Annotated |    SPF     | 
     |       |           |  Annotated |           |  Annotated |           |  Annotated | 
     |-------+-----------+------------+-----------+------------+-----------+------------| 
     |  6000 |         0 |   0.000000 |         0 |   0.000000 |      6000 | 100.000000 | 
     +----------------------------------------------------------------------------------+ 
     +----------------------------------------------------------------+ 
     |  Delay Arc Type   | Total | Annotated |    Not    | Percentage | 
     |                   |       |           | Annotated |  Annotated | 
     |-------------------+-------+-----------+-----------+------------| 
     |     Cell arcs     | 20343 |     0     |   20343   |  0.000000  | 
     |  Input net arcs   |  28   |     0     |    28     |  0.000000  | 
     | Internal net arcs | 16420 |     0     |   16420   |  0.000000  | 
     |  Output net arcs  |  29   |     0     |    29     |  0.000000  | 
     +-------------------+-------+-----------+-----------+------------+ 
     |  All timing arcs  | 36820 |     0     |   36820   |  0.000000  | 
     +----------------------------------------------------------------+ 
<CMD> report_annotated_parasitics
**WARN: (IMPEXT-6165):	Command report_annotated_parasitics is issued before the parasitic data is made available. Parasitic annotation summary will be reported with zero parasitic data. Load the parasitic data for correct annotation report before issuing report_annotated_parasitics.
####################################################################
# report_annotated_parasitics: Fri Nov 21 14:18:13 2025
#   view: dtmf_view_setup
#   -list_not_annotated
####################################################################
#
# list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
# unit: pF, Ohm

# Summary of Annotated Parasitics:
+------------------------------------------------------------------------------+
|    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
+---------------------+------------+---------------------+---------------------+
| total               |       6374 |          0  0.00%   |       6374 100.00%   |
+---------------------+------------+---------------------+---------------------+
| assign (*)          |        103 |          0  0.00%   |        103 100.00%   |
| 0-term:floating (*) |        271 |          0  0.00%   |        271 100.00%   |
| real net (complete) |       6000 |          0  0.00%   |       6000 100.00%   |
| real net (broken)   |          0 |          0  0.00%   |          0  0.00%   |
| zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
+------------------------------------------------------------------------------+
Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.

+-----------------------------------------------------------------+
| Annotated |    Res ( Ohm)   |    Cap (pF)     |    XCap (pF)    |
+-----------+-----------------+-----------------+-----------------+
| Count     |             0   |             0   |             0   |
| Value     |        0.0000   |        0.0000   |        0.0000   |
+-----------------------------------------------------------------+
<CMD> report_cell_stack_area
*INFO: Stack area definition information is reported to file 'cell_stack_area.rpt'
<CMD> report_analysis_summary 

REPORT ANALYSIS SUMMARY (View:dtmf_view_setup) (EL:Setup)
=========================================================================================================================================================================================================
<CMD> report_cppr

Usage: report_cppr [-help]
                   [-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold time_borrow}]
                   -from <pin_or_port> [-from_clock <clkname>] -to <pin_or_port> [-to_clock <clkname>]
                   [-view <view_name>] [ [ > | >> ] ] [-early  | -late ]

**ERROR: (IMPTCM-46):	Argument "-from" is required for command "report_cppr", either this option is not specified or an option prior to it is not specified correctly.

<CMD> report_cppr -help 

Usage: report_cppr [-help]
                   [-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold time_borrow}]
                   -from <pin_or_port> [-from_clock <clkname>] -to <pin_or_port> [-to_clock <clkname>]
                   [-view <view_name>] [ [ > | >> ] ] [-early  | -late ]

-help                   # Prints out the command usage
-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold time_borrow}
                        # Reports only the cppr for the paths that end at the specified timing check (enum, optional)
-early                  # Reports for hold paths (bool, optional)
-from <pin_or_port>     # Specifies clock pin of the source flop, or port (string, required)
-from_clock <clkname>   # Specifies launch clock (string, optional)
-late                   # Reports for setup paths (bool, optional)
-to <pin_or_port>       # Specifies clock pin of the destination flop, or port (string, required)
-to_clock <clkname>     # Specifies capture clock (string, optional)
-view <view_name>       # Specifies analysis view (string, optional)
> <filename[.gz]>       # Redirects output to the specified file (redirect_operator, optional)
>> <filename[.gz]>      # Redirects output to the specified file (redirect_operator, optional)


<CMD> report_fanout 
**ERROR: (TCLCMD-176):	Mandatory option -from|-clock_tree not specified

<CMD> report_fanout -help 

Usage: report_fanout [-help] [-nosplit] [-pin_levels <levels>] [-trace_through {case_disable|user_disable|all}]
                     [-view <viewname>] [> <fileName>] [>> <fileName>] {-from <pins, ports, nets> | -clock_tree }

-help                         # Prints out the command usage
-clock_tree                   # Reports the fanout of the source pin of all the clocks in design (bool, optional)
-from <pins, ports, nets>     # List or collection of pins, ports or nets for which fanout is desired.
                              # (string, optional)
-nosplit                      # Specifies that reports with long names will not be split into multiple lines
                              # (bool, optional)
-pin_levels <levels>          # Depth of traversal (int, optional)
-trace_through {case_disable|user_disable|all}
                              # Option to traverse disabled arcs
                              # (string, optional)
-view <viewname>              # View name for which disabled arcs shall be considered. (string, optional)
> <fileName>                  # Name of the output file. (redirect_operator, optional)
>> <fileName>                 # Name of the output file. (redirect_operator, optional)


<CMD> report_scan_chain
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
save out the reporting file "scanChain.rpt"
<CMD> report_analysis_views
dtmf_view_hold dtmf_view_setup




Multi-Mode Analysis View Report
_______________________________

+ ALL Views
   |
   + Analysis View:  dtmf_view_hold
     |
     + Delay Calc Corner: dtmf_corner_min
     |   |
     |   + library_set: dtmf_libs_min
     |   |    |
     |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_fast.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_fast_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_fast_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_fast_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gbc-lite_fast.lib
     |   |    |
     |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.cdb
     |   |
     |   |
     |   |
     |   + rc_corner: dtmf_rc_corner
     |   |    |
     |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
     |   |    |
     |   |    + preRoute_res: 1
     |   |    |
     |   |    + postRoute_res: 1 1 1
     |   |    |
     |   |    + preRoute_cap: 1
     |   |    |
     |   |    + postRoute_cap: 1 1 1
     |   |    |
     |   |    + postRoute_xcap: 1 1 1
     |   |    |
     |   |    + preRoute_clkcap: 0
     |   |    |
     |   |    + postRoute_clkcap: 0 0 0
     |   |    |
     |   |    + preRoute_clkres: 0
     |   |    |
     |   |    + postRoute_clkres: 0 0 0
     |   |    |
     |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
     |   |
     |   + si_enabled: true
     |
     + Constraint Mode: common
     |   |
/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |
     + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_hold/latency.sdc
   |
   + Analysis View:  dtmf_view_setup
     |
     + Delay Calc Corner: dtmf_corner_max
     |   |
     |   + library_set: dtmf_libs_max
     |   |    |
     |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_slow.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gwc-lite_slow.lib
     |   |    |
     |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
     |   |
     |   |
     |   |
     |   + rc_corner: dtmf_rc_corner
     |   |    |
     |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
     |   |    |
     |   |    + preRoute_res: 1
     |   |    |
     |   |    + postRoute_res: 1 1 1
     |   |    |
     |   |    + preRoute_cap: 1
     |   |    |
     |   |    + postRoute_cap: 1 1 1
     |   |    |
     |   |    + postRoute_xcap: 1 1 1
     |   |    |
     |   |    + preRoute_clkcap: 0
     |   |    |
     |   |    + postRoute_clkcap: 0 0 0
     |   |    |
     |   |    + preRoute_clkres: 0
     |   |    |
     |   |    + postRoute_clkres: 0 0 0
     |   |    |
     |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
     |   |
     |   + si_enabled: true
     |
     + Constraint Mode: common
     |   |
/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |
     + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_setup/latency.sdc
   |
<CMD> report_analysis_views -help

Usage: report_analysis_views [-help] [-type {all setup hold active leakage dynamic em inactive drv}]

-help             # Prints out the command usage
-type {all setup hold active leakage dynamic em inactive drv}
                  # Specifies the type of report to generate (enum, optional)


<CMD> report_analysis_views -type all
dtmf_view_hold dtmf_view_setup




Multi-Mode Analysis View Report
_______________________________

+ ALL Views
   |
   + Analysis View:  dtmf_view_hold
     |
     + Delay Calc Corner: dtmf_corner_min
     |   |
     |   + library_set: dtmf_libs_min
     |   |    |
     |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_fast.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_fast_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_fast_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_fast_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gbc-lite_fast.lib
     |   |    |
     |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.cdb
     |   |
     |   |
     |   |
     |   + rc_corner: dtmf_rc_corner
     |   |    |
     |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
     |   |    |
     |   |    + preRoute_res: 1
     |   |    |
     |   |    + postRoute_res: 1 1 1
     |   |    |
     |   |    + preRoute_cap: 1
     |   |    |
     |   |    + postRoute_cap: 1 1 1
     |   |    |
     |   |    + postRoute_xcap: 1 1 1
     |   |    |
     |   |    + preRoute_clkcap: 0
     |   |    |
     |   |    + postRoute_clkcap: 0 0 0
     |   |    |
     |   |    + preRoute_clkres: 0
     |   |    |
     |   |    + postRoute_clkres: 0 0 0
     |   |    |
     |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
     |   |
     |   + si_enabled: true
     |
     + Constraint Mode: common
     |   |
/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |
     + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_hold/latency.sdc
   |
   + Analysis View:  dtmf_view_setup
     |
     + Delay Calc Corner: dtmf_corner_max
     |   |
     |   + library_set: dtmf_libs_max
     |   |    |
     |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_slow.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gwc-lite_slow.lib
     |   |    |
     |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
     |   |
     |   |
     |   |
     |   + rc_corner: dtmf_rc_corner
     |   |    |
     |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
     |   |    |
     |   |    + preRoute_res: 1
     |   |    |
     |   |    + postRoute_res: 1 1 1
     |   |    |
     |   |    + preRoute_cap: 1
     |   |    |
     |   |    + postRoute_cap: 1 1 1
     |   |    |
     |   |    + postRoute_xcap: 1 1 1
     |   |    |
     |   |    + preRoute_clkcap: 0
     |   |    |
     |   |    + postRoute_clkcap: 0 0 0
     |   |    |
     |   |    + preRoute_clkres: 0
     |   |    |
     |   |    + postRoute_clkres: 0 0 0
     |   |    |
     |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
     |   |
     |   + si_enabled: true
     |
     + Constraint Mode: common
     |   |
/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |
     + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_setup/latency.sdc
   |
<CMD> report_analysis_views -type setup




Multi-Mode Analysis View Report
_______________________________

+ SETUP Views
   |
   + Analysis View:  dtmf_view_setup
     |
     + Delay Calc Corner: dtmf_corner_max
     |   |
     |   + library_set: dtmf_libs_max
     |   |    |
     |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_slow.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_slow_syn.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.lib
                             /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gwc-lite_slow.lib
     |   |    |
     |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
     |   |
     |   |
     |   |
     |   + rc_corner: dtmf_rc_corner
     |   |    |
     |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
     |   |    |
     |   |    + preRoute_res: 1
     |   |    |
     |   |    + postRoute_res: 1 1 1
     |   |    |
     |   |    + preRoute_cap: 1
     |   |    |
     |   |    + postRoute_cap: 1 1 1
     |   |    |
     |   |    + postRoute_xcap: 1 1 1
     |   |    |
     |   |    + preRoute_clkcap: 0
     |   |    |
     |   |    + postRoute_clkcap: 0 0 0
     |   |    |
     |   |    + preRoute_clkres: 0
     |   |    |
     |   |    + postRoute_clkres: 0 0 0
     |   |    |
     |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
     |   |
     |   + si_enabled: true
     |
     + Constraint Mode: common
     |   |
/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
     |
     + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_setup/latency.sdc
   |
<CMD> set_ccopt_property * -help
Usage: set_ccopt_property * <value>:
add_driver_cell                                          add_exclusion_drivers
add_port_driver                                          add_port_driver_max_distance_from_port
add_port_driver_max_distance_from_port_rows              additional_buffer_depth
additional_buffer_depth_skew_group_fraction              adjacent_rows_legal
adjust_sink_grid_for_aspect_ratio                        allow_non_standard_inputs_clock_gate
annotated_delay_to                                       annotated_transition
auto_limit_insertion_delay_factor                        auto_limit_insertion_delay_factor_skew_group
auto_limit_insertion_delay_max_increment                 auto_limit_insertion_delay_max_increment_skew_group
balance_mode                                             blackbox_default_driver_base_pin
blackbox_default_load_base_pin                           buffer_cells
cannot_clone_reason                                      cannot_fix_pre_route
cannot_merge_reason                                      capacitance_override
case_analysis                                            ccopt_auto_limit_insertion_delay
ccopt_merge_clock_gates                                  ccopt_merge_clock_logic
ccopt_worst_chain_report_timing_too                      cell_density
cell_halo_mode                                           cell_halo_rows
cell_halo_sites                                          cell_halo_x
cell_halo_y                                              check_route_follows_guide
check_route_follows_guide_min_length                     clock_gate_buffering_location
clock_gate_movement_limit                                clock_gating_cells
clock_gating_depth                                       clock_gating_depth_top_down
clock_gating_only_optimize_above_flops                   clock_period
clock_source_cells                                       clock_tree
clock_tree_generator_sink_is_leaf                        clock_tree_source_group
clock_trees                                              clone_clock_gates
clone_clock_logic                                        cloning_inst_name_suffix
cloning_inst_name_suffix_source_group_assignment         compatibility_warning
consider_during_latency_update                           consider_power_management
constrains                                               def_lock_clock_sinks_after_routing
delay_cells                                              detailed_cell_warnings
effective_clock_halo_x                                   effective_clock_halo_x_source
effective_clock_halo_y                                   effective_clock_halo_y_source
effective_clock_period                                   effective_clock_period_sources
effective_sink_type                                      enable_all_views_for_io_latency_update
enable_nanoroute_layer_check_failure                     error_on_problematic_slew_violating_nets
error_on_problematic_slew_violating_nets_max_printout    exclusive_sinks_rank
exit_if_stage_delay_sigma_target_over_constrained        extract_balance_multi_source_clocks
extract_clock_generator_skew_group_name_prefix           extract_clock_generator_skew_groups
extract_clock_group_skew_group_name_prefix               extract_cts_case_analysis
extract_network_latency                                  extract_no_exclude_pins
extract_pin_insertion_delays                             extract_skew_group_sinks_at_clock_node_timing_endpoints
extract_source_latency                                   
extract_through_multi_output_cells_with_single_clock_output
extracted_from_clock_name                                extracted_from_constraint_mode_name
extracted_from_delay_corners                             
filter_cell_lists_for_frequency_dependent_max_cap_constraints
final_cell                                               flexible_htree
flexible_htree_placement_legalization_effort             force_clock_objects_to_propagated
force_clock_tree                                         force_update_io_latency
frequency_dependent_max_cap_usability_check_max_cap_fanout_factor
generated_by_sinks                                       htree_sinks
hv_balance                                               ideal_net
ignore_pins                                              ignore_problematic_skew_as_result_of_dont_touch_nets
image_directory                                          implicit_sink_type
include_source_latency                                   insertion_delay
inst_name_prefix                                         inverter_cells
inverting                                                is_genus_clock_gate
is_sdc_clock_root                                        isolated
layer_density                                            leaf_buffer_cells
leaf_inverter_cells                                      legalized_on_clock_spine
library_trace_through_to                                 load_capacitance_cells
lock_on_clock_spine                                      log_precision
log_special_case_cell_selections                         logic_cells
long_path_removal_cutoff_id                              long_path_removal_percentile
manage_power_management_illegalities                     max_buffer_depth
max_cell_height                                          max_clock_cell_count
max_driver_distance                                      max_fanout
max_root_distance                                        max_source_to_sink_net_length
max_source_to_sink_net_resistance                        maximum_insertion_delay
merge_clock_gates                                        merge_clock_logic
mixed_fanout_net_type                                    mode
move_clock_gates                                         move_logic
move_middle_cell_first_when_adding_wire_delay            net_name_prefix
net_type                                                 net_unbufferable
node_type                                                omit_symmetry
opt_ignore                                               original_names
override_minimum_max_trans_target                        override_minimum_skew_target
override_vias                                            override_zero_placeable_area
parents                                                  partition_boundary_inverting
partition_groups                                         pin
pin_capacitance_sources                                  pin_route_type
pin_target_max_trans                                     place_driver_in_center_of_fanout
post_conditioning                                        post_conditioning_enable_drv_fixing
post_conditioning_enable_drv_fixing_by_rebuffering       post_conditioning_enable_routing_eco
post_conditioning_enable_skew_fixing_by_rebuffering      power_weight
primary_delay_corner                                     primary_reporting_skew_groups
primary_reporting_skew_groups_log_min_max_sinks          pro_enable_drv_fixing_by_rebuffering
recluster_ignore_pins                                    remove_bufferlike_clock_logic
rename_clock_tree_nets                                   report_only_skew_group_with_target
report_only_timing_corners_associated_with_skew_groups   route_balancing_buffers_with_default_rule
route_type                                               route_type_autotrim
routing_override                                         routing_preferred_layer_effort
routing_top_fanout_count                                 routing_top_min_fanout
routing_top_transitive_fanout                            schedule
sink_grid                                                sink_grid_box
sink_grid_exclusion_zones                                sink_grid_sink_area
sink_instance_prefix                                     sink_type
sink_type_reasons                                        sinks
sinks_active                                             size_clock_gates
size_clock_source                                        size_logic
skew_band_size                                           skew_group_report_columns
skew_group_report_histogram_bin_size                     skew_groups_active
skew_groups_active_sink                                  skew_groups_constraining
skew_groups_constraining_sink                            skew_groups_ignore
skew_groups_sink                                         skew_groups_source_pin
skew_passes                                              skew_passes_ideal_mode
skew_passes_per_cluster                                  source_driver
source_group_clock_trees                                 source_input_max_trans
source_latency                                           source_max_capacitance
source_output_max_trans                                  source_pin
sources                                                  spec_config_create_reporting_only_skew_groups
stack_via_rule                                           stack_via_rule_required
stop_at_sdc_clock_roots                                  target_insertion_delay
target_insertion_delay_wire                              target_max_capacitance
target_max_stage_delay_sigma                             target_max_trans
target_max_trans_sdc                                     target_multi_corner_allowed_insertion_delay_increase
target_skew                                              target_skew_wire
timing_connectivity_based_skew_groups                    
timing_connectivity_based_skew_groups_balance_master_clocks
timing_connectivity_info                                 top_buffer_cells
top_inverter_cells                                       trace_bidi_as_input
trace_through_to                                         transitive_fanout
trunk_cell                                               trunk_override
update_io_latency                                        use_estimated_routes_during_final_implementation
use_inverters                                            use_macro_model_pin_cap_only
use_receiver_model_capacitance_for_drv                   useful_skew_clock_gate_movement_limit
useful_skew_implementation_cache_hold_slacks             useful_skew_max_delta
useful_skew_min_delta                                    useful_skew_post_implement_db
useful_skew_pre_implement_db                             virtual_delay



<CMD> set_ccopt_property -help

Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>]
                          [-clock_tree <name>] [-clock_tree_source_group <name>] [-delay_corner <name>]
                          [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>]
                          [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>]
                          [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]

-help                               # Prints out the command usage
<name>                              # name of the property to set (string, required)
<value>                             # a new value to which to set the property (string, required)
-analysis_view <name>               # the property applies to analysis_view (string, optional)
-cell <name>                        # the property applies to library cell (string, optional)
-clock_spine <name>                 # the property applies to clock spine (string, optional)
-clock_tree <name>                  # the property applies to clock tree (string, optional)
-clock_tree_source_group <name>     # the property applies to clock tree source group (string, optional)
-delay_corner <name>                # the property applies to delay corner (string, optional)
-early                              # the property applies to early signal (bool, optional)
-fall                               # the property applies to fall signal (bool, optional)
-flexible_htree <name>              # the property applies to flexible H-tree (string, optional)
-help <name>                        # will display help for the named property, or a list of property names for
                                    # wildcards (string, optional)
-inst <name>                        # the property applies to instance (string, optional)
-late                               # the property applies to late signal (bool, optional)
-lib_pin <name>                     # the property applies to library pin (string, optional)
-max                                # the property applies to specify the maximum value (bool, optional)
-min                                # the property applies to specify the minimum value (bool, optional)
-net <name>                         # the property applies to net level (string, optional)
-net_type <name>                    # the property applies to net type (string, optional)
-pin <name>                         # the property applies to pin (string, optional)
-power_domain <name>                # the property applies to power domain (string, optional)
-preferred_cell_stripe <name>       # the property applies to preferred cell stripe (string, optional)
-rise                               # the property applies to rise signal (bool, optional)
-skew_group <name>                  # the property applies to skew group (string, optional)


<CMD> set_voltage_regulator_module * -help

Usage: set_voltage_regulator_module [-help] {-reset  | {-name <string> -netlist <string> -input_pwr_pin_mapping <string> -output_pwr_pin_mapping <string> -ground_pin_mapping <string> -component_list <string> [-subckt_name <string>]}}

**ERROR: (IMPTCM-48):	"*" is not a legal option for command "set_voltage_regulator_module". Either the current option or an option prior to it is not specified correctly.
  
<CMD> set_glitch_derate
**WARN: (IMPESI-4130):	No derating factor or offset specified with set_glitch_derate command. Command will be ignored.
<CMD> set_glitch_derate -help

Usage: set_glitch_derate [-help] [-derate_height <float>] [-derate_width <float>] [-glitch_type <string>]
                         [-instance_pin <string>] [-offset <float>] [-pin <string>] [-view <string>]

-help                      # Prints out the command usage
-derate_height <float>     # derate height value (float, optional)
-derate_width <float>      # derate width value (float, optional)
-glitch_type <string>      # glitch type vl or vh or all (string, optional)
-instance_pin <string>     # instance pin names on which derate is to be applied (string, optional)
-offset <float>            # derate offset value (float, optional)
-pin <string>              # library pin names on which derate is to be applied (string, optional)
-view <string>             # view name (string, optional)


<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for vclk2...
  clock_tree vclk2 contains 1 sinks and 0 clock gates.
Extracting original clock gating for vclk2 done.
Extracting original clock gating for vclk2<1>...
  clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
Extracting original clock gating for vclk2<1> done.
Extracting original clock gating for vclk2<2>...
  clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
Extracting original clock gating for vclk2<2> done.
Extracting original clock gating for vclk2<3>...
  clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
Extracting original clock gating for vclk2<3> done.
Extracting original clock gating for vclk2<4>...
  clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
Extracting original clock gating for vclk2<4> done.
Extracting original clock gating for vclk1...
  clock_tree vclk1 contains 394 sinks and 0 clock gates.
Extracting original clock gating for vclk1 done.
The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> create_ccopt_clock_tree_spec -file dtmf_clk.spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> create_ccopt_clock_tree_spec -file dtmf_clk.spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> delete_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec -file dtmf_clk.spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: dtmf_clk.spec
<CMD> zoomBox 341.68750 272.52100 1311.59050 1140.79100
<CMD> zoomBox 426.00500 329.54800 1250.42250 1067.57750
<CMD> zoomBox 718.50100 518.21650 1084.29950 845.68400
<CMD> zoomBox 830.01450 590.14600 1020.96450 761.08700
<CMD> setLayerPreference node_net -isVisible 0
<CMD> zoomBox 886.15800 614.07150 1003.42550 719.05100
<CMD> zoomBox 910.95300 624.63750 995.67950 700.48600
<CMD> zoomBox 899.56000 619.78250 999.23850 709.01600
<CMD> zoomBox 886.15700 614.07100 1003.42550 719.05150
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> zoomBox 908.25850 626.74250 992.98500 702.59100
<CMD> zoomBox 924.22700 635.89800 985.44200 690.69850
<CMD> zoomBox 935.76400 642.51250 979.99200 682.10600
<CMD> zoomBox 952.47400 652.09300 972.09850 669.66100
<CMD> zoomBox 958.84450 655.74550 969.08850 664.91600
<CMD> zoomBox 957.61650 655.04150 969.66850 665.83050
<CMD> zoomBox 956.17200 654.21350 970.35100 666.90650
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference Via12 -isVisible 1
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setLayerPreference Via23 -isVisible 1
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> setLayerPreference Via34 -isVisible 1
<CMD> zoomBox 954.67350 653.39800 971.35450 668.33100
<CMD> zoomBox 952.91050 652.43850 972.53500 670.00650
<CMD> zoomBox 950.83600 651.30950 973.92400 671.97800
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> setLayerPreference Via45 -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox 954.55700 653.53050 971.23850 668.46400
<CMD> deselectAll
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> deselectAll
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> fit
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> zoomBox 419.36000 433.77450 925.65600 887.01750
<CMD> zoomBox 661.70100 628.95700 683.97000 620.44250
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_1694
<CMD> zoomBox 658.94050 613.02400 685.13950 636.47750
<CMD> zoomBox 655.69250 611.01450 686.51500 638.60700
<CMD> zoomBox 651.87150 608.65000 688.13350 641.11200
<CMD> panPage 1 0
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_113
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_195
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC61_n_1023
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> zoomBox 672.60700 648.21350 691.53600 665.15900
<CMD> zoomBox 679.63550 654.98700 686.77500 661.37850
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC61_n_1023
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/i_5415
<CMD> zoomBox 677.95400 654.38750 687.83600 663.23400
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 683.14750 651.09700 702.08000 668.04550
<CMD> zoomBox 678.28400 646.77250 709.11300 674.37100
<CMD> zoomBox 673.44350 642.46750 716.11350 680.66650
<CMD> zoomBox 670.36450 639.72950 720.56550 684.67000
<CMD> zoomBox 666.74300 636.50900 725.80300 689.38050
<CMD> zoomBox 662.48200 632.72050 731.96450 694.92200
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
<CMD> fit
<CMD> zoomBox 337.75350 308.15300 1162.17150 1046.18300
<CMD> zoomBox 494.96250 426.26550 1001.25800 879.50800
<CMD> zoomBox 591.76100 498.54850 902.69000 776.89650
<CMD> zoomBox 614.86900 515.80450 879.15900 752.40050
<CMD> zoomBox 634.51150 530.47200 859.15800 731.57850
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
<CMD> zoomBox 643.70950 554.44800 834.65900 725.38850
<CMD> zoomBox 651.52800 574.82750 813.83500 720.12700
<CMD> zoomBox 658.17350 592.15000 796.13450 715.65450
<CMD> zoomBox 663.82200 606.87400 781.08900 711.85300
<CMD> zoomBox 658.14650 592.31050 796.10750 715.81500
<CMD> zoomBox 651.46950 575.17700 813.77650 720.47650
<CMD> zoomBox 643.61400 555.02000 834.56350 725.96050
<CMD> zoomBox 634.37250 531.39300 859.01900 732.49950
<CMD> zoomBox 623.50000 503.59650 887.79000 740.19250
<CMD> zoomBox 595.66000 432.81550 961.46000 760.28450
<CMD> zoomBox 577.95600 387.80350 1008.30900 773.06150
<CMD> zoomBox 595.65950 432.81500 961.46000 760.28450
<CMD> zoomBox 608.86250 443.74650 919.79300 722.09550
<CMD> zoomBox 630.07050 459.59650 854.71800 660.70400
<CMD> zoomBox 638.35300 465.78650 829.30350 636.72800
<CMD> zoomBox 645.39300 471.04800 807.70100 616.34850
<CMD> zoomBox 651.37700 475.52050 789.33900 599.02600
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
<CMD> zoomBox 684.91650 496.04300 769.64250 571.89100
<CMD> zoomBox 705.51300 508.64700 757.54600 555.22750
<CMD> zoomBox 718.16200 516.38650 750.11750 544.99350
<CMD> zoomBox 725.93000 521.14000 745.55550 538.70900
<CMD> zoomBox 727.78450 522.27450 744.46650 537.20850
<CMD> zoomBox 725.92950 521.13950 745.55550 538.70900
<CMD> zoomBox 721.18000 518.23350 748.34450 542.55150
<CMD> fit
**ERROR: (IMPSYT-6180):	Cannot find any Instance.
**ERROR: (IMPSYT-6180):	Cannot find any Net.
**ERROR: (IMPSYT-6180):	Cannot find any Cell.
**ERROR: (IMPSYT-6180):	Cannot find any Group.
Loading  (DTMF_CHIP)
Traverse HInst (DTMF_CHIP)
<CMD> selectObject Module DTMF_INST
Loading DTMF_INST (dtmf_recvr_core)
Traverse HInst DTMF_INST(dtmf_recvr_core)
Loading DTMF_INST (dtmf_recvr_core)
Traverse HInst DTMF_INST(dtmf_recvr_core)
<CMD> selectObject Module DTMF_INST/TEST_CONTROL_INST
Loading DTMF_INST/TEST_CONTROL_INST (test_control)
Traverse HInst DTMF_INST/TEST_CONTROL_INST(test_control)
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
**ERROR: (IMPSYT-6180):	Cannot find any Instance.
**ERROR: (IMPSYT-6180):	Cannot find any Net.
<CMD> highlight 0x7fb2dede26f0 -index 1
Loading DTMF_INST/TEST_CONTROL_INST (test_control)
Traverse HInst DTMF_INST/TEST_CONTROL_INST(test_control)
<CMD> zoomBox 587.50200 379.51800 1288.25700 1006.84350
<CMD> zoomBox 807.62800 511.24750 1173.42700 838.71550
<CMD> zoomBox 656.57900 420.85600 1252.22150 954.08300
<CMD> deselectAll
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
<CMD> zoomBox 765.20450 485.64650 1195.55600 870.90300
<CMD> zoomBox 807.62700 510.95000 1173.42600 838.41800
<CMD> zoomBox 843.68650 532.45750 1154.61550 810.80550
<CMD> zoomBox 874.33650 550.73900 1138.62650 787.33500
<CMD> zoomBox 900.38950 566.27850 1125.03600 767.38500
<CMD> zoomBox 922.53450 579.48700 1113.48400 750.42750
<CMD> deselectAll
<CMD> selectWire 1042.3300 715.8200 1063.0700 716.1000 3 DTMF_INST/RESULTS_CONV_INST/n_2005
<CMD> deselectAll
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/i_700
<CMD> highlight 0x7fb2dede26f0 -index 1
<CMD> fit
<CMD> zoomBox 580.01650 352.56900 1280.77150 979.89450
<CMD> zoomBox 648.41450 391.45950 1244.05700 924.68650
<CMD> zoomBox 833.68050 503.42900 1144.61000 781.77750
<CMD> zoomBox 755.97000 456.46300 1186.32300 841.72100
<CMD> panPage 1 0
<CMD> zoomBox 987.97900 540.89050 1252.26950 777.48700
<CMD> zoomBox 1033.42550 578.17750 1224.37550 749.11850
<CMD> zoomBox 1051.17400 592.73900 1213.48200 738.03950
<CMD> zoomBox 1066.26050 605.11700 1204.22250 728.62250
<CMD> zoomBox 1079.08350 615.63800 1196.35150 720.61800
<CMD> zoomBox 1119.50800 648.80400 1171.54050 695.38400
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
<CMD> zoomBox 1113.81800 644.13500 1175.03300 698.93550
<CMD> zoomBox 1107.12400 638.64300 1179.14150 703.11400
<CMD> zoomBox 1099.24850 632.18150 1183.97500 708.03000
<CMD> zoomBox 1079.08300 615.63650 1196.35200 720.61750
<CMD> zoomBox 987.97500 540.88600 1252.27250 777.48850
<CMD> zoomBox 1051.17150 592.73600 1213.48350 738.04000
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
Loading DTMF_INST/TEST_CONTROL_INST (test_control)
Traverse HInst DTMF_INST/TEST_CONTROL_INST(test_control)
<CMD> gui_group_hinst
<CMD> selectWire 335.8800 677.7600 1176.1800 678.5600 1 VDD
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 720.9100 686.7000 721.1900 696.5000 2 DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/n_1086
<CMD> zoomBox 277.34700 305.83900 1247.25050 1174.10950
<CMD> zoomBox 512.44900 504.95600 1018.74550 958.19950
<CMD> deselectAll
<CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
<CMD> fit
<CMD> clock_opt_design
Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
<CMD> ccopt_design
% Begin ccopt_design (date=11/21 15:13:00, mem=984.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:17:40.5/2:19:05.6 (0.1), mem = 1861.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible     false
setNanoRouteMode -grouteExpTdStdDelay             52.5
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -lefTechFileMap                  /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { dtmf_view_hold }
setOptMode -activeSetupViews                      { dtmf_view_setup }
setOptMode -autoSetupViews                        { dtmf_view_setup}
setOptMode -autoTDGRSetupViews                    { dtmf_view_setup}
setOptMode -drcMargin                             0
setOptMode -fixDrc                                true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 true
setOptMode -setupTargetSlack                      0
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for vclk2...
  clock_tree vclk2 contains 1 sinks and 0 clock gates.
Extracting original clock gating for vclk2 done.
Extracting original clock gating for vclk2<1>...
  clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
Extracting original clock gating for vclk2<1> done.
Extracting original clock gating for vclk2<2>...
  clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
Extracting original clock gating for vclk2<2> done.
Extracting original clock gating for vclk2<3>...
  clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
Extracting original clock gating for vclk2<3> done.
Extracting original clock gating for vclk2<4>...
  clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
Extracting original clock gating for vclk2<4> done.
Extracting original clock gating for vclk1...
  clock_tree vclk1 contains 394 sinks and 0 clock gates.
Extracting original clock gating for vclk1 done.
The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1884.9M, init mem=1884.9M)
*info: Placed = 5636           (Fixed = 4)
*info: Unplaced = 0           
Placement Density:48.59%(130129/267812)
Placement Density (including fixed std cells):48.59%(130129/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1884.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.9)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:01.0)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:17:41.2/2:19:12.6 (0.1), mem = 1884.9M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 546 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 546 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1869.88 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6000 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5943
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5943 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.16% V. EstWL: 3.099751e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       124( 0.27%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  Metal3 ( 3)        58( 0.13%)         2( 0.00%)         5( 0.01%)         2( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal4 ( 4)        25( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       207( 0.15%)         2( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.14% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22196 
[NR-eGR]  Metal2  (2V)        104756  32027 
[NR-eGR]  Metal3  (3H)        159853   4136 
[NR-eGR]  Metal4  (4V)         59564     57 
[NR-eGR]  Metal5  (5H)             0     57 
[NR-eGR]  Metal6  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       324173  58473 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 256833um
[NR-eGR] Total length: 324173um, number of vias: 58473
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7727um, number of vias: 1552
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 3.96 sec, Curr Mem: 1881.02 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.4 real=0:00:05.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.8)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:01.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk1. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<4>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<3>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<2>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 5 of 9 cells
Original list had 9 cells:
CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 CLKINVXL 
New trimmed list has 4 cells:
CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL 
Clock tree balancer configuration for clock_trees vclk1 vclk2<4> vclk2<3> vclk2<2> vclk2<1> vclk2:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
  Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 303553.958um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dtmf_corner_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.398ns
  Slew time target (trunk):   0.398ns
  Slew time target (top):     0.398ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.171ns
  Buffer max distance: 2326.733um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=2326.733um, saturatedSlew=0.353ns, speed=6843.333um per ns, cellArea=34.311um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=1195.888um, saturatedSlew=0.354ns, speed=4314.949um per ns, cellArea=16.689um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group vclk1/common:
  Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
  Total number of sinks:       394
  Delay constrained sinks:     392
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dtmf_corner_max:setup.late:
  Skew target:                 0.171ns
Clock tree balancer configuration for skew_group vclk2/common:
  Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
  Total number of sinks:       152
  Delay constrained sinks:     152
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dtmf_corner_max:setup.late:
  Skew target:                 0.171ns
Primary reporting skew groups are:
skew_group vclk1/common with 394 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
  misc counts      : r=6, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:13.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:20.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
      Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree vclk1...
      Clustering clock_tree vclk1 done.
      Clustering clock_tree vclk2<3>...
      Clustering clock_tree vclk2<3> done.
      Clustering clock_tree vclk2<1>...
      Clustering clock_tree vclk2<1> done.
      Clustering clock_tree vclk2<2>...
      Clustering clock_tree vclk2<2> done.
      Clustering clock_tree vclk2...
      Clustering clock_tree vclk2 done.
      Clustering clock_tree vclk2<4>...
      Clustering clock_tree vclk2<4> done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
      hp wire lengths  : top=0.000um, trunk=939.300um, leaf=3029.755um, total=3969.055um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 17 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:17:43 mem=1894.6M) ***
Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.823e+04)
Move report: Detail placement moves 117 insts, mean move: 3.61 um, max move: 14.28 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_3364): (683.10, 567.28) --> (692.34, 562.24)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1920.6MB
Summary Report:
Instances move: 117 (out of 5649 movable)
Instances flipped: 0
Mean displacement: 3.61 um
Max displacement: 14.28 um (Instance: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_3364) (683.1, 567.28) -> (692.34, 562.24)
	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: MX2X1
Total net bbox length = 2.587e+05 (1.234e+05 1.353e+05) (ext = 2.822e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1920.6MB
*** Finished refinePlace (0:17:43 mem=1920.6M) ***
    ClockRefiner summary
    All clock instances: Moved 32, flipped 10 and cell swapped 0 (out of a total of 569).
    The largest move was 10.1 um for DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:02.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
    Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.66,3.015)            1
    [3.015,5.37)            3
    [5.37,7.725)            0
    [7.725,10.08)           6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired               Achieved              Node
                     location              location              
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
        10.08        (682.440,567.280)     (682.440,557.200)     CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX20) at (682.440,557.200), in power domain auto-default
        10.08        (682.440,496.720)     (682.440,506.800)     CTS_ccl_a_buf_00013 (a lib_cell CLKBUFX20) at (682.440,506.800), in power domain auto-default
        10.08        (950.400,663.040)     (950.400,652.960)     CTS_ccl_a_buf_00012 (a lib_cell CLKBUFX20) at (950.400,652.960), in power domain auto-default
        10.08        (682.440,496.720)     (682.440,486.640)     CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX20) at (682.440,486.640), in power domain auto-default
        10.08        (874.500,738.640)     (874.500,748.720)     CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX20) at (874.500,748.720), in power domain auto-default
         8.54        (874.170,740.600)     (869.550,736.680)     the root driver for clock_tree vclk2<4> at (869.550,736.680), in power domain auto-default
         4.62        (682.110,498.680)     (677.490,498.680)     the root driver for clock_tree vclk1 at (677.490,498.680), in power domain auto-default
         4.62        (862.290,730.520)     (857.670,730.520)     the root driver for clock_tree vclk2<3> at (857.670,730.520), in power domain auto-default
         4.62        (864.270,740.600)     (859.650,740.600)     the root driver for clock_tree vclk2 at (859.650,740.600), in power domain auto-default
         0.66        (1152.690,676.200)    (1152.030,676.200)    the root driver for clock_tree vclk2<2> at (1152.030,676.200), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:05.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
      cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.144pF, leaf=1.073pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=1102.220um, leaf=7970.096um, total=9072.316um
      hp wire lengths  : top=0.000um, trunk=969.540um, leaf=3020.955um, total=3990.495um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=6, worst=[0.070ns, 0.057ns, 0.048ns, 0.048ns, 0.047ns, 0.045ns]} avg=0.053ns sd=0.009ns sum=0.316ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.398ns count=12 avg=0.261ns sd=0.199ns min=0.053ns max=0.468ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 0 <= 0.438ns, 6 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
      Leaf  : target=0.398ns count=11 avg=0.175ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 17 
    Primary reporting skew groups after 'Clustering':
      skew_group vclk1/common: insertion delay [min=0.657, max=0.746, avg=0.690, sd=0.017], skew [0.089 vs 0.171], 100% {0.657, 0.746} (wid=0.091 ws=0.073) (gid=0.655 gs=0.018)
    Skew group summary after 'Clustering':
      skew_group vclk1/common: insertion delay [min=0.657, max=0.746, avg=0.690, sd=0.017], skew [0.089 vs 0.171], 100% {0.657, 0.746} (wid=0.091 ws=0.073) (gid=0.655 gs=0.018)
      skew_group vclk2/common: insertion delay [min=0.192, max=0.500, avg=0.452, sd=0.107], skew [0.308 vs 0.171*], 84.9% {0.493, 0.500} (wid=0.073 ws=0.071) (gid=0.481 gs=0.291)
    Legalizer API calls during this step: 201 succeeded with high effort: 198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Clustering done. (took cpu=0:00:00.8 real=0:00:06.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 23 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 23 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6017 nets ( ignored 5994 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 23 clock nets ( 23 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 23
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.598240e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.287720e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.165184e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22230 
[NR-eGR]  Metal2  (2V)        102958  31765 
[NR-eGR]  Metal3  (3H)        159768   4398 
[NR-eGR]  Metal4  (4V)         61766     96 
[NR-eGR]  Metal5  (5H)           353     63 
[NR-eGR]  Metal6  (6V)           333      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       325178  58552 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 258738um
[NR-eGR] Total length: 325178um, number of vias: 58552
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8732um, number of vias: 1631
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   583 
[NR-eGR]  Metal2  (2V)          1513   662 
[NR-eGR]  Metal3  (3H)          3533   341 
[NR-eGR]  Metal4  (4V)          3000    39 
[NR-eGR]  Metal5  (5H)           353     6 
[NR-eGR]  Metal6  (6V)           333     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         8732  1631 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4097um
[NR-eGR] Total length: 8732um, number of vias: 1631
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8732um, number of vias: 1631
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.43 sec, Curr Mem: 1926.38 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPDBTCL-200):	The command dbSelectObj will be obsoleted in a future release. Please use select_obj instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:02.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:17:43.9/2:19:43.3 (0.1), mem = 1926.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 1644
[NR-eGR] Read 6017 nets ( ignored 23 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5937
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5937 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.17% V. EstWL: 3.030250e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       127( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  Metal3 ( 3)        55( 0.13%)         3( 0.01%)         6( 0.01%)   ( 0.15%) 
[NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       205( 0.15%)         3( 0.00%)         6( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.14% V
Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1933.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22230 
[NR-eGR]  Metal2  (2V)        103377  31631 
[NR-eGR]  Metal3  (3H)        159983   4542 
[NR-eGR]  Metal4  (4V)         61444     96 
[NR-eGR]  Metal5  (5H)           353     63 
[NR-eGR]  Metal6  (6V)           333      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       325490  58562 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 258738um
[NR-eGR] Total length: 325490um, number of vias: 58562
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 1933.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.3/0:00:01.3 (0.2), totSession cpu/real = 0:17:44.2/2:19:44.6 (0.1), mem = 1933.0M
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:04.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5724 and nets=8575 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1932.984M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
    cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.145pF, leaf=1.075pF, total=1.220pF
    wire lengths     : top=0.000um, trunk=1102.220um, leaf=7970.096um, total=9072.316um
    hp wire lengths  : top=0.000um, trunk=969.540um, leaf=3020.955um, total=3990.495um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=6, worst=[0.070ns, 0.057ns, 0.048ns, 0.048ns, 0.047ns, 0.045ns]} avg=0.053ns sd=0.009ns sum=0.316ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.398ns count=12 avg=0.261ns sd=0.199ns min=0.053ns max=0.468ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 0 <= 0.438ns, 6 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
    Leaf  : target=0.398ns count=11 avg=0.175ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 17 
  Primary reporting skew groups after clustering cong repair call:
    skew_group vclk1/common: insertion delay [min=0.657, max=0.747, avg=0.691, sd=0.017], skew [0.090 vs 0.171], 100% {0.657, 0.747} (wid=0.091 ws=0.073) (gid=0.656 gs=0.019)
  Skew group summary after clustering cong repair call:
    skew_group vclk1/common: insertion delay [min=0.657, max=0.747, avg=0.691, sd=0.017], skew [0.090 vs 0.171], 100% {0.657, 0.747} (wid=0.091 ws=0.073) (gid=0.656 gs=0.019)
    skew_group vclk2/common: insertion delay [min=0.193, max=0.500, avg=0.452, sd=0.107], skew [0.307 vs 0.171*], 84.9% {0.492, 0.500} (wid=0.073 ws=0.071) (gid=0.481 gs=0.290)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:04.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:01.6 real=0:00:11.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
      cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.142pF, leaf=1.076pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1079.600um, leaf=7981.536um, total=9061.136um
      hp wire lengths  : top=0.000um, trunk=976.140um, leaf=3027.555um, total=4003.695um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.398ns count=12 avg=0.207ns sd=0.141ns min=0.053ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.179ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group vclk1/common: insertion delay [min=0.653, max=0.743], skew [0.090 vs 0.171]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group vclk1/common: insertion delay [min=0.653, max=0.743], skew [0.090 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.185, max=0.496], skew [0.311 vs 0.171*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
      cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.142pF, leaf=1.076pF, total=1.218pF
      wire lengths     : top=0.000um, trunk=1079.600um, leaf=7981.536um, total=9061.136um
      hp wire lengths  : top=0.000um, trunk=976.140um, leaf=3027.555um, total=4003.695um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.398ns count=12 avg=0.207ns sd=0.141ns min=0.053ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.179ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group vclk1/common: insertion delay [min=0.653, max=0.743, avg=0.687, sd=0.017], skew [0.090 vs 0.171], 100% {0.653, 0.743} (wid=0.091 ws=0.073) (gid=0.652 gs=0.019)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group vclk1/common: insertion delay [min=0.653, max=0.743, avg=0.687, sd=0.017], skew [0.090 vs 0.171], 100% {0.653, 0.743} (wid=0.091 ws=0.073) (gid=0.652 gs=0.019)
      skew_group vclk2/common: insertion delay [min=0.185, max=0.496, avg=0.447, sd=0.108], skew [0.311 vs 0.171*], 84.9% {0.488, 0.496} (wid=0.074 ws=0.072) (gid=0.477 gs=0.294)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
      wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
      hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
      wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
      hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
      wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
      hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
      wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
      hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
    Skew group summary after 'Removing longest path buffering':
      skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
      cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.091pF, leaf=1.126pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=685.320um, leaf=8375.764um, total=9061.084um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.398ns count=8 avg=0.282ns sd=0.110ns min=0.092ns max=0.384ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.194ns sd=0.079ns min=0.067ns max=0.291ns {7 <= 0.239ns, 4 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group vclk1/common: insertion delay [min=0.433, max=0.501, avg=0.470, sd=0.018], skew [0.068 vs 0.171], 100% {0.433, 0.501} (wid=0.074 ws=0.056) (gid=0.451 gs=0.036)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group vclk1/common: insertion delay [min=0.433, max=0.501, avg=0.470, sd=0.018], skew [0.068 vs 0.171], 100% {0.433, 0.501} (wid=0.074 ws=0.056) (gid=0.451 gs=0.036)
      skew_group vclk2/common: insertion delay [min=0.185, max=0.376, avg=0.345, sd=0.065], skew [0.191 vs 0.171*], 86.2% {0.246, 0.376} (wid=0.074 ws=0.072) (gid=0.356 gs=0.173)
    Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.3 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:03.0 real=0:00:13.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
      cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.091pF, leaf=1.126pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=685.320um, leaf=8375.764um, total=9061.084um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.398ns count=8 avg=0.282ns sd=0.110ns min=0.092ns max=0.384ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.194ns sd=0.079ns min=0.067ns max=0.291ns {7 <= 0.239ns, 4 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group vclk1/common: insertion delay [min=0.433, max=0.501], skew [0.068 vs 0.171]
    Skew group summary after 'Improving clock tree routing':
      skew_group vclk1/common: insertion delay [min=0.433, max=0.501], skew [0.068 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.185, max=0.376], skew [0.191 vs 0.171*]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=632.016um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=632.016um^2
      cell capacitance : b=0.224pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.224pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.126pF, total=1.214pF
      wire lengths     : top=0.000um, trunk=663.540um, leaf=8374.954um, total=9038.494um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.398ns count=8 avg=0.192ns sd=0.101ns min=0.092ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.074ns min=0.146ns max=0.397ns {3 <= 0.239ns, 6 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX16: 1 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group vclk1/common: insertion delay [min=0.453, max=0.519], skew [0.067 vs 0.171]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group vclk1/common: insertion delay [min=0.453, max=0.519], skew [0.067 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.376], skew [0.122 vs 0.171]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
    Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.389, avg=0.366, sd=0.045], skew [0.134 vs 0.171], 100% {0.255, 0.389} (wid=0.076 ws=0.075) (gid=0.369 gs=0.157)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 20 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
          wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
          hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
          wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
          hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
          wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
          hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
    wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
    hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
  Skew group summary after Approximately balancing fragments:
    skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    Skew group summary after 'Improving fragments clock skew':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
          wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
          hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    Skew group summary after 'Approximately balancing step':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    Skew group summary after 'Fixing clock tree overload':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
    Skew group summary after 'Approximately balancing paths':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.389, avg=0.366, sd=0.045], skew [0.134 vs 0.171], 100% {0.255, 0.389} (wid=0.076 ws=0.075) (gid=0.369 gs=0.157)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
    wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
    hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups before polishing:
    skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
  Skew group summary before polishing:
    skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    skew_group vclk2/common: insertion delay [min=0.254, max=0.390], skew [0.136 vs 0.171]
  Merging balancing drivers for power...
    Tried: 20 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.254, max=0.390], skew [0.136 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
      wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
      hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.495, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.057) (gid=0.474 gs=0.045)
    Skew group summary after 'Improving clock skew':
      skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.495, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.057) (gid=0.474 gs=0.045)
      skew_group vclk2/common: insertion delay [min=0.254, max=0.390, avg=0.367, sd=0.045], skew [0.136 vs 0.171], 100% {0.254, 0.390} (wid=0.076 ws=0.075) (gid=0.370 gs=0.158)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=1.106pF, total=1.184pF
      wire lengths     : top=0.000um, trunk=598.460um, leaf=8208.224um, total=8806.684um
      hp wire lengths  : top=0.000um, trunk=474.960um, leaf=3340.015um, total=3814.975um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.104ns min=0.076ns max=0.346ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.277ns sd=0.067ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
      skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
    Legalizer API calls during this step: 504 succeeded with high effort: 504 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.380pF fall=2.380pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=1.106pF, total=1.184pF
      wire lengths     : top=0.000um, trunk=598.460um, leaf=8208.224um, total=8806.684um
      hp wire lengths  : top=0.000um, trunk=474.960um, leaf=3340.015um, total=3814.975um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.104ns min=0.076ns max=0.346ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.277ns sd=0.067ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
      skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
    Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=1.106pF, total=1.184pF
      wire lengths     : top=0.000um, trunk=598.460um, leaf=8208.224um, total=8806.684um
      hp wire lengths  : top=0.000um, trunk=474.960um, leaf=3340.015um, total=3814.975um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.104ns min=0.076ns max=0.346ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.277ns sd=0.067ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
    Skew group summary after 'Improving insertion delay':
      skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
      skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=21, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=27, accepted=4
        Max accepted move=73.980um, total accepted move=166.920um, average move=41.730um
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=22, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=29, accepted=2
        Max accepted move=17.340um, total accepted move=22.380um, average move=11.190um
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=22, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=32, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=12, computed=1, moveTooSmall=14, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=0, computed=13, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
        cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.119pF, total=1.181pF
        wire lengths     : top=0.000um, trunk=459.520um, leaf=8322.631um, total=8782.151um
        hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.355ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.280ns sd=0.070ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group vclk1/common: insertion delay [min=0.446, max=0.522, avg=0.486, sd=0.015], skew [0.076 vs 0.171], 100% {0.446, 0.522} (wid=0.079 ws=0.065) (gid=0.464 gs=0.039)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group vclk1/common: insertion delay [min=0.446, max=0.522, avg=0.486, sd=0.015], skew [0.076 vs 0.171], 100% {0.446, 0.522} (wid=0.079 ws=0.065) (gid=0.464 gs=0.039)
        skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
      Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 20 , Succeeded = 1 , Constraints Broken = 12 , CannotMove = 7 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.119pF, total=1.181pF
      wire lengths     : top=0.000um, trunk=459.520um, leaf=8321.932um, total=8781.452um
      hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.355ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.280ns sd=0.070ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group vclk1/common: insertion delay [min=0.446, max=0.524, avg=0.486, sd=0.015], skew [0.078 vs 0.171], 100% {0.446, 0.524} (wid=0.079 ws=0.065) (gid=0.462 gs=0.037)
    Skew group summary after 'Wire Opt OverFix':
      skew_group vclk1/common: insertion delay [min=0.446, max=0.524, avg=0.486, sd=0.015], skew [0.078 vs 0.171], 100% {0.446, 0.524} (wid=0.079 ws=0.065) (gid=0.462 gs=0.037)
      skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
    Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=3.561pF fall=3.561pF), of which (rise=1.181pF fall=1.181pF) is wire, and (rise=2.380pF fall=2.380pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.4 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 13 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:17:48 mem=1928.2M) ***
Total net bbox length = 2.585e+05 (1.233e+05 1.352e+05) (ext = 2.822e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1928.2MB
Summary Report:
Instances move: 0 (out of 5645 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.585e+05 (1.233e+05 1.352e+05) (ext = 2.822e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1928.2MB
*** Finished refinePlace (0:17:48 mem=1928.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 565).
  Restoring pStatusCts on 13 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.5 real=0:00:02.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 19 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6013 nets ( ignored 5994 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.386560e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.474704e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.585016e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22222 
[NR-eGR]  Metal2  (2V)        103154  31600 
[NR-eGR]  Metal3  (3H)        159757   4572 
[NR-eGR]  Metal4  (4V)         61450    108 
[NR-eGR]  Metal5  (5H)           570     61 
[NR-eGR]  Metal6  (6V)           314      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       325244  58563 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 258470um
[NR-eGR] Total length: 325244um, number of vias: 58563
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8486um, number of vias: 1632
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   575 
[NR-eGR]  Metal2  (2V)          1290   631 
[NR-eGR]  Metal3  (3H)          3307   371 
[NR-eGR]  Metal4  (4V)          3006    51 
[NR-eGR]  Metal5  (5H)           570     4 
[NR-eGR]  Metal6  (6V)           314     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         8486  1632 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3829um
[NR-eGR] Total length: 8486um, number of vias: 1632
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8486um, number of vias: 1632
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1933.80 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5720 and nets=8571 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1933.805M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
        Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
          wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
          hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
        Skew group summary eGRPC initial state:
          skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
          skew_group vclk2/common: insertion delay [min=0.251, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.251, 0.388} (wid=0.024 ws=0.023) (gid=0.365 gs=0.133)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0
            cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
            cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
            sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
            wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
            hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
            Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
            skew_group vclk2/common: insertion delay [min=0.251, max=0.388], skew [0.137 vs 0.171]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 1 long paths. The largest offset applied was 0.002ns.
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 5, attempted: 9, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0
            cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
            cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
            sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
            wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
            hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
            Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
            skew_group vclk2/common: insertion delay [min=0.251, max=0.388], skew [0.137 vs 0.171]
          Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0
            cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
            cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
            sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
            wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
            hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
            Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
            skew_group vclk2/common: insertion delay [min=0.251, max=0.388], skew [0.137 vs 0.171]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
          wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
          hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
        Skew group summary before routing clock trees:
          skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
          skew_group vclk2/common: insertion delay [min=0.251, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.251, 0.388} (wid=0.024 ws=0.023) (gid=0.365 gs=0.133)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 13 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:17:49 mem=1932.0M) ***
Total net bbox length = 2.585e+05 (1.233e+05 1.352e+05) (ext = 2.822e+04)
Move report: Detail placement moves 43 insts, mean move: 4.94 um, max move: 13.86 um 
	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_6566): (978.78, 733.60) --> (964.92, 733.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.0MB
Summary Report:
Instances move: 43 (out of 5645 movable)
Instances flipped: 0
Mean displacement: 4.94 um
Max displacement: 13.86 um (Instance: DTMF_INST/RESULTS_CONV_INST/i_6566) (978.78, 733.6) -> (964.92, 733.6)
	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: MX2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.822e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.0MB
*** Finished refinePlace (0:17:49 mem=1935.0M) ***
  ClockRefiner summary
  All clock instances: Moved 4, flipped 1 and cell swapped 0 (out of a total of 565).
  The largest move was 5.04 um for DTMF_INST/TEST_CONTROL_INST/i_156.
  Restoring pStatusCts on 13 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 19 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6013 nets ( ignored 5994 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.406720e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.476720e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.587032e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22222 
[NR-eGR]  Metal2  (2V)        103159  31601 
[NR-eGR]  Metal3  (3H)        159768   4572 
[NR-eGR]  Metal4  (4V)         61450    108 
[NR-eGR]  Metal5  (5H)           570     61 
[NR-eGR]  Metal6  (6V)           314      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       325259  58564 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 258567um
[NR-eGR] Total length: 325259um, number of vias: 58564
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8501um, number of vias: 1633
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   575 
[NR-eGR]  Metal2  (2V)          1295   632 
[NR-eGR]  Metal3  (3H)          3318   371 
[NR-eGR]  Metal4  (4V)          3006    51 
[NR-eGR]  Metal5  (5H)           570     4 
[NR-eGR]  Metal6  (6V)           314     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         8501  1633 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3844um
[NR-eGR] Total length: 8501um, number of vias: 1633
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8501um, number of vias: 1633
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1932.62 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 19 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/21 15:13:47, mem=1076.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Nov 21 15:13:47 2025
#
#create default rule from bind_ndr_rule rule=0x7fb2f4d5c740 0x7fb2be5c3538
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=19)
#num needed restored net=0
#need_extraction net=0 (total=8571)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 8501 um.
#Total half perimeter of net bounding box = 3902 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1295 um.
#Total wire length on LAYER Metal3 = 3318 um.
#Total wire length on LAYER Metal4 = 3006 um.
#Total wire length on LAYER Metal5 = 570 um.
#Total wire length on LAYER Metal6 = 314 um.
#Total number of vias = 1633
#Up-Via Summary (total 1633):
#           
#-----------------------
# Metal1            575
# Metal2            632
# Metal3            371
# Metal4             51
# Metal5              4
#-----------------------
#                  1633 
#
#Start routing data preparation on Fri Nov 21 15:13:49 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8569 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.45 (MB), peak = 1187.39 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1127.05 (MB), peak = 1187.39 (MB)
#
#Connectivity extraction summary:
#19 routed net(s) are imported.
#2614 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2633.
#
#Data initialization: cpu:00:00:02, real:00:00:02, mem:1.1 GB, peak:1.2 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     3355 ( 2         pin),   1092 ( 3         pin),    558 ( 4         pin),
#      248 ( 5         pin),    130 ( 6         pin),     91 ( 7         pin),
#       52 ( 8         pin),     41 ( 9         pin),    323 (10-19      pin),
#       24 (20-29      pin),     24 (30-39      pin),      6 (40-49      pin),
#        2 (50-59      pin),      6 (60-69      pin),      1 (70-79      pin),
#        1 (90-99      pin),      3 (100-199    pin),      0 (>=2000     pin).
#Total: 8571 nets, 5957 non-trivial nets, 19 fully global routed, 19 clocks,
#       1 tie-net, 19 nets have extra space, 19 nets have layer range,
#       19 nets have weight, 19 nets have avoid detour, 19 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :       19 ( 0.3%)
#
#19 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.97 (MB)
#Total memory = 1147.02 (MB)
#Peak memory = 1187.39 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 949
#  Total number of overlap segments     =   6 (  0.6%)
#  Total number of assigned segments    = 434 ( 45.7%)
#  Total number of shifted segments     =   7 (  0.7%)
#  Average movement of shifted segments =   5.14 tracks
#
#  Total number of overlaps             =   6
#  Total length of overlaps             =   3 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 8585 um.
#Total half perimeter of net bounding box = 3902 um.
#Total wire length on LAYER Metal1 = 11 um.
#Total wire length on LAYER Metal2 = 1424 um.
#Total wire length on LAYER Metal3 = 3339 um.
#Total wire length on LAYER Metal4 = 2945 um.
#Total wire length on LAYER Metal5 = 554 um.
#Total wire length on LAYER Metal6 = 312 um.
#Total number of vias = 1503
#Up-Via Summary (total 1503):
#           
#-----------------------
# Metal1            574
# Metal2            580
# Metal3            303
# Metal4             42
# Metal5              4
#-----------------------
#                  1503 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 38.08 (MB)
#Total memory = 1141.96 (MB)
#Peak memory = 1187.39 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1148.74 (MB), peak = 1187.39 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 8856 um.
#Total half perimeter of net bounding box = 3902 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 672 um.
#Total wire length on LAYER Metal3 = 3866 um.
#Total wire length on LAYER Metal4 = 3452 um.
#Total wire length on LAYER Metal5 = 554 um.
#Total wire length on LAYER Metal6 = 312 um.
#Total number of vias = 1601
#Up-Via Summary (total 1601):
#           
#-----------------------
# Metal1            575
# Metal2            539
# Metal3            442
# Metal4             41
# Metal5              4
#-----------------------
#                  1601 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.80 (MB)
#Total memory = 1148.77 (MB)
#Peak memory = 1187.39 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.82 (MB)
#Total memory = 1148.78 (MB)
#Peak memory = 1187.39 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:07
#Increased memory = 79.77 (MB)
#Total memory = 1156.74 (MB)
#Peak memory = 1187.39 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 21 15:13:54 2025
#
% End globalDetailRoute (date=11/21 15:13:54, total cpu=0:00:04.2, real=0:00:07.0, peak res=1156.2M, current mem=1156.2M)
        NanoRoute done. (took cpu=0:00:04.2 real=0:00:07.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 19 net(s)
Set FIXED placed status on 19 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2004.98 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[NR-eGR] Read 6013 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5937
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5937 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.21% H + 0.14% V. EstWL: 3.030098e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       128( 0.28%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  Metal3 ( 3)        65( 0.15%)         1( 0.00%)         5( 0.01%)         2( 0.00%)   ( 0.17%) 
[NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       216( 0.16%)         1( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.17% H + 0.13% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22222 
[NR-eGR]  Metal2  (2V)        101563  31638 
[NR-eGR]  Metal3  (3H)        160362   4585 
[NR-eGR]  Metal4  (4V)         62718     98 
[NR-eGR]  Metal5  (5H)           554     61 
[NR-eGR]  Metal6  (6V)           312      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       325509  58604 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 258567um
[NR-eGR] Total length: 325509um, number of vias: 58604
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.24 sec, Curr Mem: 2013.56 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.9 real=0:00:08.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5720 and nets=8571 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2009.562M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
    wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
    hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
  Skew group summary after routing clock trees:
    skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
    skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
  CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:08.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
        cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
        wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
        hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
        skew_group vclk2/common: insertion delay [min=0.251, max=0.391], skew [0.140 vs 0.171]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
        cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
        wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
        hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
        skew_group vclk2/common: insertion delay [min=0.251, max=0.391], skew [0.140 vs 0.171]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 19, nets tested: 19, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
      wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
      hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
      skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
        cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
        wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
        hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
        skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
    wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
    hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
  Skew group summary after post-conditioning:
    skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
    skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    13      582.120       0.199
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        13      582.120       0.199
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              546
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                546
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      505.500
  Leaf      8350.115
  Total     8855.615
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        366.060
  Leaf        3407.385
  Total       3773.445
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.199    0.068    0.267
  Leaf     2.182    1.116    3.298
  Total    2.380    1.184    3.564
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  2.182     0.004       0.016      0.002    0.229
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.398       8       0.196       0.107      0.076    0.356    {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}         -
  Leaf        0.398      11       0.269       0.072      0.170    0.385    {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX16    buffer      4       252.806
  CLKBUFX12    buffer      5       266.112
  CLKBUFX8     buffer      1        23.285
  CLKBUFX3     buffer      3        39.917
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dtmf_corner_max:setup.late    vclk1/common    0.455     0.520     0.065       0.171         0.056           0.039           0.491        0.014     100% {0.455, 0.520}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dtmf_corner_max:setup.late    vclk1/common    0.455     0.520     0.065       0.171         0.056           0.039           0.491        0.014     100% {0.455, 0.520}
  dtmf_corner_max:setup.late    vclk2/common    0.251     0.391     0.140       0.171         0.020           0.013           0.364        0.045     100% {0.251, 0.391}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2075.2)
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6258
Total number of fetched objects 6258
End delay calculation. (MEM=2115.02 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2115.02 CPU=0:00:00.5 REAL=0:00:02.0)
	Clock: vclk1, View: dtmf_view_hold, Ideal Latency: 2, Propagated Latency: 0.236294
	 Executing: set_clock_latency -source -early -min -rise 1.76371 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: dtmf_view_hold, Ideal Latency: 2, Propagated Latency: 0.236294
	 Executing: set_clock_latency -source -late -min -rise 1.76371 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: dtmf_view_hold, Ideal Latency: 2, Propagated Latency: 0.242933
	 Executing: set_clock_latency -source -early -min -fall 1.75707 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: dtmf_view_hold, Ideal Latency: 2, Propagated Latency: 0.242933
	 Executing: set_clock_latency -source -late -min -fall 1.75707 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: dtmf_view_setup, Ideal Latency: 2, Propagated Latency: 0.491373
	 Executing: set_clock_latency -source -early -max -rise 1.50863 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: dtmf_view_setup, Ideal Latency: 2, Propagated Latency: 0.491373
	 Executing: set_clock_latency -source -late -max -rise 1.50863 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: dtmf_view_setup, Ideal Latency: 2, Propagated Latency: 0.492736
	 Executing: set_clock_latency -source -early -max -fall 1.50726 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: dtmf_view_setup, Ideal Latency: 2, Propagated Latency: 0.492736
	 Executing: set_clock_latency -source -late -max -fall 1.50726 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -early -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -late -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -early -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -late -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -early -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -late -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -early -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -late -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -early -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -late -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -early -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -late -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -early -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -late -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -early -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -late -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -early -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.364086
	 Executing: set_clock_latency -source -late -max -rise -0.364086 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -early -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: dtmf_view_setup, Ideal Latency: 0, Propagated Latency: 0.373437
	 Executing: set_clock_latency -source -late -max -fall -0.373437 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -early -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -late -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -early -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -late -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -early -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -late -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -early -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -late -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -early -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -late -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -early -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -late -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -early -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -late -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -early -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -late -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -early -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.172539
	 Executing: set_clock_latency -source -late -min -rise -0.172539 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -early -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: dtmf_view_hold, Ideal Latency: 0, Propagated Latency: 0.179687
	 Executing: set_clock_latency -source -late -min -fall -0.179687 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.3 real=0:00:07.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
  sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
  misc counts      : r=6, pp=0
  cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
  cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
  sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
  wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
  wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
  hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
  Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
Primary reporting skew groups after update timingGraph:
  skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
Skew group summary after update timingGraph:
  skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
  skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:07.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:15.3 real=0:01:01)
Runtime Summary
===============
Clock Runtime:  (48%) Core CTS          27.15 (Init 15.66, Construction 6.83, Implementation 2.69, eGRPC 0.47, PostConditioning 0.25, Other 1.25)
Clock Runtime:  (23%) CTS services      12.94 (RefinePlace 2.30, EarlyGlobalClock 3.14, NanoRoute 7.20, ExtractRC 0.30, TimingAnalysis 0.00)
Clock Runtime:  (27%) Other CTS         15.45 (Init 6.08, CongRepair/EGR-DP 1.79, TimingUpdate 7.58, Other 0.00)
Clock Runtime: (100%) Total             55.55

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:14.6/0:00:54.7 (0.3), totSession cpu/real = 0:17:55.8/2:20:07.3 (0.1), mem = 1985.9M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1990.9)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6258
End delay calculation. (MEM=2055.64 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2055.64 CPU=0:00:00.9 REAL=0:00:01.0)
DBG: scgNrActiveHoldView = 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2236.12)
Total number of fetched objects 6258
End delay calculation. (MEM=2247.64 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2247.64 CPU=0:00:00.9 REAL=0:00:01.0)
Restore timing analysis mode.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    10992.220 (floating:     9899.285)
Final   total scan wire length:    10992.220 (floating:     9899.285)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      533.910
Total net length = 2.727e+05 (1.339e+05 1.389e+05) (ext = 0.000e+00)
*** End of ScanReorder (cpu=0:00:02.7, real=0:00:04.0, mem=2238.1M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1184.1M, totSessionCpu=0:17:59 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:17:58.7/2:20:12.5 (0.1), mem = 1992.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:05, mem = 1213.2M, totSessionCpu=0:18:00 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2019.7M)

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2126.03)
*** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
Total number of fetched objects 6258
End delay calculation. (MEM=2121.54 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2121.54 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:18:03 mem=2121.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  2.712  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.807%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:11, mem = 1269.4M, totSessionCpu=0:18:03 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.5/0:00:10.8 (0.4), totSession cpu/real = 0:18:03.2/2:20:23.2 (0.1), mem = 2080.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:03.4/2:20:24.2 (0.1), mem = 2081.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          1 |         18 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.4 (0.1), totSession cpu/real = 0:18:03.5/2:20:24.6 (0.1), mem = 2081.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2082.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2082.8M) ***
*** Starting optimizing excluded clock nets MEM= 2082.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2082.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:03.5/2:20:24.9 (0.1), mem = 2082.8M
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:18:03.8/2:20:25.7 (0.1), mem = 2083.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:04.0/2:20:25.9 (0.1), mem = 2099.0M
*info: 57 io nets excluded
*info: 18 clock nets excluded
*info: 374 no-driver nets excluded.
*info: 19 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|   0.000|   0.000|   48.81%|   0:00:00.0| 2170.2M|dtmf_view_setup|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2170.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2170.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:02.0 (0.8), totSession cpu/real = 0:18:05.5/2:20:27.9 (0.1), mem = 2111.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:05.7/2:20:28.4 (0.1), mem = 2166.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 17
Reclaim Optimization WNS Slack 0.093  TNS Slack 0.000 Density 48.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.81%|        -|   0.093|   0.000|   0:00:00.0| 2170.4M|
|   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2171.4M|
|   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2171.4M|
|   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2172.4M|
|   48.81%|        5|   0.093|   0.000|   0:00:01.0| 2209.0M|
|   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2209.0M|
|   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2209.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.093  TNS Slack 0.000 Density 48.81

Number of times islegalLocAvaiable called = 9 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:03.0) **
*** Starting refinePlace (0:18:08 mem=2209.0M) ***
Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.822e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2209.0MB
Summary Report:
Instances move: 0 (out of 5626 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.822e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2209.0MB
*** Finished refinePlace (0:18:08 mem=2209.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2209.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2209.0M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:03.0 (0.7), totSession cpu/real = 0:18:07.8/2:20:31.3 (0.1), mem = 2209.0M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2128.93M, totSessionCpu=0:18:08).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:18:08 mem=2128.9M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 46.0964431604043057
Move report: Detail placement moves 2321 insts, mean move: 7.27 um, max move: 99.06 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/FE_OFC0_scan_enI): (693.00, 446.32) --> (696.30, 542.08)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:05.0 MEM: 2142.3MB
Summary Report:
Instances move: 2321 (out of 5626 movable)
Instances flipped: 0
Mean displacement: 7.27 um
Max displacement: 99.06 um (Instance: DTMF_INST/TDSP_CORE_INST/FE_OFC0_scan_enI) (693, 446.32) -> (696.3, 542.08)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX3
Runtime: CPU: 0:00:04.1 REAL: 0:00:05.0 MEM: 2142.3MB
*** Finished refinePlace (0:18:12 mem=2142.3M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2110.82)
Total number of fetched objects 6258
End delay calculation. (MEM=2138.77 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2138.77 CPU=0:00:00.9 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[NR-eGR] Read 6013 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5937
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5937 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.14% V. EstWL: 2.970324e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       133( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal3 ( 3)        52( 0.12%)         3( 0.01%)         6( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal4 ( 4)        22( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       207( 0.15%)         3( 0.00%)         6( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.13% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22222 
[NR-eGR]  Metal2  (2V)         98807  30858 
[NR-eGR]  Metal3  (3H)        157832   4352 
[NR-eGR]  Metal4  (4V)         61299     98 
[NR-eGR]  Metal5  (5H)           554     61 
[NR-eGR]  Metal6  (6V)           312      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       318804  57591 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 253222um
[NR-eGR] Total length: 318804um, number of vias: 57591
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.29 sec, Curr Mem: 2087.83 MB )
Extraction called for design 'DTMF_CHIP' of instances=5720 and nets=6389 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2083.832M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:14.0/2:20:39.1 (0.1), mem = 2102.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          1 |         18 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:18:14.0/2:20:39.1 (0.1), mem = 2102.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2100.91)
Total number of fetched objects 6258
End delay calculation. (MEM=2142.58 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2142.58 CPU=0:00:00.9 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:15.3/2:20:40.5 (0.1), mem = 2142.6M
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    13|    -0.17|     0|     0|     0.00|   134|   134|     0|     0|     0.10|     0.00|       0|       0|       0| 48.81%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.10|     0.00|       0|       2|       1| 48.81%| 0:00:00.0|  2214.0M|
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.10|     0.00|       0|       0|       0| 48.81%| 0:00:00.0|  2214.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2214.0M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.9 (0.5), totSession cpu/real = 0:18:15.7/2:20:41.4 (0.1), mem = 2129.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:18:16 mem=2129.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 21.367%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2129.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 1.32 um, max move: 1.32 um 
	Max move on inst (IOPADS_INST/FE_OFC0_n_7876): (992.64, 718.48) --> (991.32, 718.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2129.9MB
Summary Report:
Instances move: 1 (out of 5628 movable)
Instances flipped: 0
Mean displacement: 1.32 um
Max displacement: 1.32 um (Instance: IOPADS_INST/FE_OFC0_n_7876) (992.64, 718.48) -> (991.32, 718.48)
	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVXL
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2129.9MB
*** Finished refinePlace (0:18:16 mem=2129.9M) ***
Register exp ratio and priority group on 0 nets on 6033 nets : 

Active setup views:
 dtmf_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=6392 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2111.566M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2115.59)
Total number of fetched objects 6260
End delay calculation. (MEM=2143.53 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2143.53 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:18:17 mem=2143.5M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[NR-eGR] Read 6015 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.13% V. EstWL: 2.972239e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       132( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal3 ( 3)        57( 0.13%)         3( 0.01%)         7( 0.02%)   ( 0.15%) 
[NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       210( 0.16%)         3( 0.00%)         7( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.13% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2151.54 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          1.31 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |  1091.28   849.52  1171.92   930.16 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   567.12   930.16   647.76  1010.80 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   688.08   930.16   768.72  1010.80 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   970.32   930.16  1050.96  1010.80 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:32, mem = 1293.5M, totSessionCpu=0:18:18 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.096  |  2.738  |  0.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.813%
Routing Overflow: 0.15% H and 0.13% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:35, mem = 1297.1M, totSessionCpu=0:18:18 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.096 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          543
Multi-Bit FF Count           :            0
Total Bit Count              :          543
Total FF Count               :          543
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     1511.099
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              543                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           22.3             41          0.000 ns          0.096 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early...
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.4)
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early...
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late...
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          543
Multi-Bit FF Count           :            0
Total Bit Count              :          543
Total FF Count               :          543
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     1511.099
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              543                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          37.31             98          0.000 ns          0.096 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      1056  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPDBTCL-200         1  %s                                       
WARNING   IMPCCOPT-1182        6  The clock_gating_cells property has no u...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 1077 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:38.2/0:01:44.2 (0.4), totSession cpu/real = 0:18:18.7/2:20:49.8 (0.1), mem = 2163.1M
% End ccopt_design (date=11/21 15:14:46, total cpu=0:00:38.2, real=0:01:46, peak res=1315.0M, current mem=1249.0M)
<CMD> zoomBox 732.07600 688.29650 793.29050 743.09650
<CMD> zoomBox 746.02500 700.12800 777.98000 728.73450
<CMD> zoomBox 747.51950 701.82700 774.68100 726.14250
<CMD> setLayerPreference node_net -isVisible 0
<CMD> zoomBox 749.79100 704.19650 769.41550 721.76450
<CMD> zoomBox 750.67850 705.12200 767.35900 720.05450
<CMD> zoomBox 751.43250 705.90800 765.61100 718.60100
<CMD> zoomBox 752.07350 706.57650 764.12550 717.36550
<CMD> zoomBox 747.51850 701.82600 774.68150 726.14250
<CMD> zoomBox 744.37350 698.54600 781.96950 732.20250
<CMD> zoomBox 742.37300 696.46050 786.60400 736.05650
<CMD> zoomBox 740.02050 694.00650 792.05700 740.59050
<CMD> setLayerPreference node_net -isVisible 1
<CMD> fit
<CMD> uiSetTool copy
<CMD> setEditMode -type regular
<CMD> check_pg_library

Usage: check_pg_library [-help] <power_library_name> [-cell_list_file <string>] [-check_parameters]
                        [-command_dump] [-list] [-metal_density_map] [-output <string>] [-report]
                        [-report_detail_multiple_voltage_cap] [-rule_file <string>]
                        [-skip_layer_list_file <string>] [-summary] [-tech_layers] [-total_currents]
                        [-check_compatibility | -lef_consistency]

**ERROR: (IMPTCM-46):	Argument "<power_library_name>" is required for command "check_pg_library", either this option is not specified or an option prior to it is not specified correctly.
  
<CMD> zoomBox 377.86700 316.17600 1202.28500 1054.20600
<CMD> zoomBox 627.13450 572.68900 891.42500 809.28550
<CMD> zoomBox 672.51900 619.39250 834.82650 764.69250
<CMD> zoomBox 692.56250 640.01900 809.83000 744.99850
<CMD> zoomBox 709.88950 661.09300 781.90650 725.56350
<CMD> zoomBox 713.91400 666.62700 775.12850 721.42700
<CMD> zoomBox 720.24300 675.32950 764.47050 714.92250
<CMD> zoomBox 703.73850 656.04850 788.46600 731.89750
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_612096
<CMD> zoomBox 672.12250 618.91200 834.43450 764.21600
<CMD> zoomBox 713.31900 667.30150 774.53550 722.10350
<CMD> fit
<CMD> setLayerPreference gdsii -isVisible 1
<CMD> setLayerPreference gdsii -isVisible 0
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference node_route -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference unknowState -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference wire -isVisible 0
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference wire -isVisible 0
<CMD> setLayerPreference via -isVisible 1
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference patch -isVisible 1
<CMD> setLayerPreference trim -isVisible 1
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2084.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   CShort   CutSpc   OffGrd   Totals
	Metal1        5       90        0        0        0       95
	Metal2      566       68        0        0        0      634
	Via23         0        0       85       12        0       97
	Metal3       87        3        0        0        1       91
	Via34         0        0       20        0        0       20
	Metal4        5        5        0        0        1       11
	Via45         0        0       26        0        0       26
	Via56         0        0       26        0        0       26
	Totals      663      166      157       12        2     1000

 *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 270.1M) ***

<CMD> zoomBox 5.05850 147.84350 1347.48450 1349.60150
<CMD> zoomBox 64.97250 231.20200 1206.03500 1252.69650
<CMD> zoomBox 227.25750 456.99100 822.89950 990.21750
<CMD> zoomBox 325.84850 594.16100 590.13850 830.75700
<CMD> zoomBox 356.19300 636.37900 518.50000 781.67850
<CMD> zoomBox 377.73600 665.05150 477.41350 754.28400
<CMD> zoomBox 387.36150 677.82550 459.37900 742.29650
<CMD> zoomBox 394.65900 687.46000 438.88700 727.05350
<CMD> zoomBox 396.40100 689.76000 433.99500 723.41450
<CMD> zoomBox 397.88200 691.71500 429.83700 720.32150
<CMD> zoomBox 399.14100 693.37700 426.30250 717.69250
<CMD> zoomBox 400.21100 694.78950 423.29800 715.45750
<CMD> zoomBox 401.12000 695.99000 420.74450 713.55800
<CMD> zoomBox 401.89300 697.01050 418.57400 711.94350
<CMD> zoomBox 403.10850 698.61550 415.16050 709.40450
<CMD> zoomBox 403.58300 699.24200 413.82750 708.41300
<CMD> zoomBox 403.98650 699.77450 412.69450 707.57000
<CMD> zoomBox 404.62100 700.61200 410.91300 706.24450
<CMD> zoomBox 404.86850 700.93900 410.21700 705.72700
<CMD> zoomBox 405.07900 701.21700 409.62550 705.28700
<CMD> zoomBox 404.86850 700.93900 410.21700 705.72700
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {color cut_spacing enclosure eol_spacing min_area min_cut min_step protrusion} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report DTMF_CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-disable_rules " color cut_spacing enclosure eol_spacing min_area min_cut min_step protrusion "
                                         # enums={jog2jog_spacing eol_spacing cut_spacing min_cut enclosure color min_step protrusion min_area out_of_die off_manufacturing_grid off_routing_track}_list, default= , user setting
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report DTMF_CHIP.drc.rpt               # string, default="", user setting
 *** Starting Verify DRC (MEM: 2350.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   OffGrd   Totals
	Metal1       10       90        0      100
	Metal2      698       68        0      766
	Metal3      119        3        1      123
	Metal4        5        5        1       11
	Totals      832      166        2     1000

 *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 264.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> deselectAll
<CMD> selectWire 406.0900 701.2600 406.3700 704.9000 2 DTMF_INST/TDSP_CORE_INST/ALU_32_INST/n_1370
<CMD> viewNext
<CMD> fit
<CMD> deselectAll
<CMD> zoomBox 367.78900 789.71100 550.46700 635.87700
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> verify_drc
#-disable_rules " color cut_spacing enclosure eol_spacing min_area min_cut min_step protrusion "
                                         # enums={jog2jog_spacing eol_spacing cut_spacing min_cut enclosure color min_step protrusion min_area out_of_die off_manufacturing_grid off_routing_track}_list, default= , user setting
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report DTMF_CHIP.drc.rpt               # string, default="", user setting
 *** Starting Verify DRC (MEM: 2614.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   OffGrd   Totals
	Metal1       10       90        0      100
	Metal2      698       68        0      766
	Metal3      119        3        1      123
	Metal4        5        5        1       11
	Totals      832      166        2     1000

 *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> selectInst DTMF_INST/TDSP_CORE_INST/ALU_32_INST/i_117
<CMD> fit
<CMD> deselectAll
<CMD> zoomBox 757.18150 306.57600 848.52050 253.69550
<CMD> zoomBox 773.78500 254.10550 821.46600 296.79000
<CMD> zoomBox 779.97350 261.17500 809.25550 287.38850
<CMD> selectWire 788.2300 276.2945 975.5750 276.5745 3 IOPADS_INST/FE_OFN1_n_7876
<CMD> ui_view_box
<CMD> dbquery -area {600.885 24.8635 1162.92 528.005} -objType inst
<CMD> dbquery -area {600.885 24.8635 1162.92 528.005} -objType regular
<CMD> dbquery -area {600.885 24.8635 1162.92 528.005} -objType special
<CMD> selectObject Wire IOPADS_INST/FE_OFN1_n_7876(1576460,552589,1951150,553149)
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 1475.87550 1539.65300 1564.81100 1467.54300
<CMD> zoomBox 1443.21550 1421.07750 1613.58900 1573.59800
<CMD> zoomBox 1415.11000 1386.62300 1650.92150 1597.72450
<CMD> zoomBox 1454.19100 1434.53250 1599.00900 1564.17550
<CMD> fit
<CMD> ccopt_design
% Begin ccopt_design (date=11/21 15:24:50, mem=1331.4M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:19:12.4/2:30:54.3 (0.1), mem = 2276.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               52.5
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -lefTechFileMap                    /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { dtmf_view_setup }
setOptMode -autoSetupViews                          { dtmf_view_setup}
setOptMode -autoTDGRSetupViews                      { dtmf_view_setup}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              4
setRouteMode -earlyGlobalMinRouteLayer              2
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_11' in clock tree 'vclk2' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RAM_128x16_TEST_INST/CTS_1' in clock tree 'vclk2' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_10' in clock tree 'vclk2<1>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/SPI_INST/CTS_1' in clock tree 'vclk2<1>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_9' in clock tree 'vclk2<2>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/DIGIT_REG_INST/CTS_1' in clock tree 'vclk2<2>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_8' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RESULTS_CONV_INST/CTS_1' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RESULTS_CONV_INST/CTS_2' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RESULTS_CONV_INST/CTS_3' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_7' in clock tree 'vclk2<4>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RAM_256x16_TEST_INST/CTS_1' in clock tree 'vclk2<4>' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_6' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/TDSP_DS_CS_INST/CTS_1' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_3' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_4' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_5' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_1' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_2' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5047):	Found 19 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2276.4M, init mem=2278.4M)
*info: Placed = 5651           (Fixed = 23)
*info: Unplaced = 0           
Placement Density:48.81%(130728/267812)
Placement Density (including fixed std cells):48.81%(130728/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2279.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:01.2)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 12 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:02.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:12.6/2:30:57.5 (0.1), mem = 2279.4M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 546 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 546 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2279.36 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[NR-eGR] Read 6015 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.13% V. EstWL: 2.972239e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       132( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal3 ( 3)        57( 0.13%)         3( 0.01%)         7( 0.02%)   ( 0.15%) 
[NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       210( 0.16%)         3( 0.00%)         7( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.13% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22226 
[NR-eGR]  Metal2  (2V)         98650  30859 
[NR-eGR]  Metal3  (3H)        158028   4348 
[NR-eGR]  Metal4  (4V)         61435     98 
[NR-eGR]  Metal5  (5H)           554     61 
[NR-eGR]  Metal6  (6V)           312      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       318979  57592 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 253607um
[NR-eGR] Total length: 318979um, number of vias: 57592
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 1.18 sec, Curr Mem: 2272.98 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.4 real=0:00:02.3)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.2)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
    exp_use_early_global_min_max_route_layers: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk1. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<4>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<3>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<2>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 5 of 9 cells
Original list had 9 cells:
CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 CLKINVXL 
New trimmed list has 4 cells:
CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL 
Clock tree balancer configuration for clock_trees vclk1 vclk2<4> vclk2<3> vclk2<2> vclk2<1> vclk2:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
  Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 303553.958um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dtmf_corner_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.398ns
  Slew time target (trunk):   0.398ns
  Slew time target (top):     0.398ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.171ns
  Buffer max distance: 2326.733um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=2326.733um, saturatedSlew=0.353ns, speed=6843.333um per ns, cellArea=34.311um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=1195.888um, saturatedSlew=0.353ns, speed=4314.949um per ns, cellArea=16.689um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group vclk1/common:
  Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
  Total number of sinks:       394
  Delay constrained sinks:     392
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dtmf_corner_max:setup.late:
  Skew target:                 0.171ns
Clock tree balancer configuration for skew_group vclk2/common:
  Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
  Total number of sinks:       152
  Delay constrained sinks:     152
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dtmf_corner_max:setup.late:
  Skew target:                 0.171ns
Primary reporting skew groups are:
skew_group vclk1/common with 394 clock sinks

Clock DAG stats initial state:
  cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
  sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
  misc counts      : r=6, pp=0
  cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
  hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
Clock DAG library cell distribution initial state {count}:
   Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:03.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:07.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
      Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree vclk1...
      Clustering clock_tree vclk1 done.
      Clustering clock_tree vclk2<3>...
      Clustering clock_tree vclk2<3> done.
      Clustering clock_tree vclk2<1>...
      Clustering clock_tree vclk2<1> done.
      Clustering clock_tree vclk2<2>...
      Clustering clock_tree vclk2<2> done.
      Clustering clock_tree vclk2...
      Clustering clock_tree vclk2 done.
      Clustering clock_tree vclk2<4>...
      Clustering clock_tree vclk2<4> done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
      hp wire lengths  : top=0.000um, trunk=945.240um, leaf=3021.495um, total=3966.735um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 17 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:19:15 mem=2272.9M) ***
Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
Move report: Detail placement moves 42 insts, mean move: 5.45 um, max move: 10.08 um 
	Max move on inst (DTMF_INST/CTS_ccl_a_buf_00048): (682.44, 496.72) --> (682.44, 486.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2291.9MB
Summary Report:
Instances move: 42 (out of 5645 movable)
Instances flipped: 0
Mean displacement: 5.45 um
Max displacement: 10.08 um (Instance: DTMF_INST/CTS_ccl_a_buf_00048) (682.44, 496.72) -> (682.44, 486.64)
	Length: 24 sites, height: 1 rows, site name: tsm3site, cell type: CLKBUFX20
Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2291.9MB
*** Finished refinePlace (0:19:15 mem=2291.9M) ***
    ClockRefiner summary
    All clock instances: Moved 11, flipped 3 and cell swapped 0 (out of a total of 569).
    The largest move was 10.1 um for DTMF_INST/RESULTS_CONV_INST/r1336_reg_6.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
    Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [10.08,10.08)           4
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired               Achieved              Node
                     location              location              
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
        10.08        (682.440,496.720)     (682.440,506.800)     CTS_ccl_a_buf_00044 (a lib_cell CLKBUFX20) at (682.440,506.800), in power domain auto-default
        10.08        (950.400,663.040)     (950.400,652.960)     CTS_ccl_a_buf_00043 (a lib_cell CLKBUFX20) at (950.400,652.960), in power domain auto-default
        10.08        (682.440,496.720)     (682.440,486.640)     CTS_ccl_a_buf_00048 (a lib_cell CLKBUFX20) at (682.440,486.640), in power domain auto-default
        10.08        (869.880,738.640)     (869.880,748.720)     CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX20) at (869.880,748.720), in power domain auto-default
         0           (960.110,664.965)     (960.110,664.965)     CTS_ccl_a_buf_00036 (a lib_cell CLKBUFX20) at (950.400,663.040), in power domain auto-default
         0           (1020.170,664.965)    (1020.170,664.965)    CTS_ccl_a_buf_00035 (a lib_cell CLKBUFX20) at (1010.460,663.040), in power domain auto-default
         0           (688.570,499.835)     (688.570,499.835)     CTS_ccl_a_buf_00047 (a lib_cell CLKBUFX20) at (682.440,496.720), in power domain auto-default
         0           (960.110,654.885)     (960.110,654.885)     CTS_ccl_a_buf_00043 (a lib_cell CLKBUFX20) at (950.400,652.960), in power domain auto-default
         0           (688.570,489.755)     (688.570,489.755)     CTS_ccl_a_buf_00048 (a lib_cell CLKBUFX20) at (682.440,486.640), in power domain auto-default
         0           (864.130,731.675)     (864.130,731.675)     CTS_ccl_a_buf_00046 (a lib_cell CLKBUFX20) at (858.000,728.560), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
      cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.057pF, total=1.209pF
      wire lengths     : top=0.000um, trunk=1163.920um, leaf=7865.916um, total=9029.836um
      hp wire lengths  : top=0.000um, trunk=970.860um, leaf=3014.055um, total=3984.915um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=6, worst=[0.062ns, 0.057ns, 0.048ns, 0.048ns, 0.040ns, 0.034ns]} avg=0.048ns sd=0.010ns sum=0.288ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.398ns count=12 avg=0.259ns sd=0.196ns min=0.051ns max=0.460ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 1 <= 0.438ns, 5 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
      Leaf  : target=0.398ns count=11 avg=0.169ns sd=0.086ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 17 
    Primary reporting skew groups after 'Clustering':
      skew_group vclk1/common: insertion delay [min=0.660, max=0.737, avg=0.692, sd=0.015], skew [0.077 vs 0.171], 100% {0.660, 0.737} (wid=0.069 ws=0.052) (gid=0.674 gs=0.035)
    Skew group summary after 'Clustering':
      skew_group vclk1/common: insertion delay [min=0.660, max=0.737, avg=0.692, sd=0.015], skew [0.077 vs 0.171], 100% {0.660, 0.737} (wid=0.069 ws=0.052) (gid=0.674 gs=0.035)
      skew_group vclk2/common: insertion delay [min=0.191, max=0.501, avg=0.452, sd=0.108], skew [0.310 vs 0.171*], 84.9% {0.493, 0.501} (wid=0.073 ws=0.071) (gid=0.481 gs=0.293)
    Legalizer API calls during this step: 203 succeeded with high effort: 200 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Clustering done. (took cpu=0:00:00.7 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 23 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 23 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6019 nets ( ignored 5996 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 23 clock nets ( 23 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 23
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.527680e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.404144e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.500848e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22234 
[NR-eGR]  Metal2  (2V)         99401  30990 
[NR-eGR]  Metal3  (3H)        157624   4254 
[NR-eGR]  Metal4  (4V)         60947     97 
[NR-eGR]  Metal5  (5H)           556     61 
[NR-eGR]  Metal6  (6V)           307      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       318835  57636 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 253984um
[NR-eGR] Total length: 318835um, number of vias: 57636
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8711um, number of vias: 1645
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   583 
[NR-eGR]  Metal2  (2V)          1423   670 
[NR-eGR]  Metal3  (3H)          3462   348 
[NR-eGR]  Metal4  (4V)          2964    40 
[NR-eGR]  Metal5  (5H)           556     4 
[NR-eGR]  Metal6  (6V)           307     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         8711  1645 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4072um
[NR-eGR] Total length: 8711um, number of vias: 1645
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8711um, number of vias: 1645
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.28 sec, Curr Mem: 2296.68 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:19:15.3/2:31:08.3 (0.1), mem = 2296.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 1673
[NR-eGR] Read 6019 nets ( ignored 23 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.16% V. EstWL: 2.973197e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       135( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]  Metal3 ( 3)        39( 0.09%)         3( 0.01%)         6( 0.01%)   ( 0.11%) 
[NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       195( 0.15%)         3( 0.00%)         6( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.13% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2300.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22234 
[NR-eGR]  Metal2  (2V)         98444  30879 
[NR-eGR]  Metal3  (3H)        157582   4406 
[NR-eGR]  Metal4  (4V)         62189     97 
[NR-eGR]  Metal5  (5H)           556     61 
[NR-eGR]  Metal6  (6V)           307      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       319077  57677 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 253984um
[NR-eGR] Total length: 319077um, number of vias: 57677
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 2297.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:00.3/0:00:00.4 (0.6), totSession cpu/real = 0:19:15.5/2:31:08.7 (0.1), mem = 2297.3M
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:01.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5726 and nets=8397 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2297.293M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
    cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.057pF, total=1.209pF
    wire lengths     : top=0.000um, trunk=1163.920um, leaf=7865.916um, total=9029.836um
    hp wire lengths  : top=0.000um, trunk=970.860um, leaf=3014.055um, total=3984.915um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=6, worst=[0.063ns, 0.057ns, 0.048ns, 0.048ns, 0.041ns, 0.034ns]} avg=0.048ns sd=0.011ns sum=0.290ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.398ns count=12 avg=0.259ns sd=0.196ns min=0.051ns max=0.461ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 1 <= 0.438ns, 5 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
    Leaf  : target=0.398ns count=11 avg=0.169ns sd=0.086ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 17 
  Primary reporting skew groups after clustering cong repair call:
    skew_group vclk1/common: insertion delay [min=0.660, max=0.736, avg=0.692, sd=0.015], skew [0.076 vs 0.171], 100% {0.660, 0.736} (wid=0.069 ws=0.052) (gid=0.673 gs=0.034)
  Skew group summary after clustering cong repair call:
    skew_group vclk1/common: insertion delay [min=0.660, max=0.736, avg=0.692, sd=0.015], skew [0.076 vs 0.171], 100% {0.660, 0.736} (wid=0.069 ws=0.052) (gid=0.673 gs=0.034)
    skew_group vclk2/common: insertion delay [min=0.191, max=0.500, avg=0.452, sd=0.108], skew [0.310 vs 0.171*], 84.9% {0.492, 0.500} (wid=0.073 ws=0.071) (gid=0.481 gs=0.292)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:01.5 real=0:00:03.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
      cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.056pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1160.620um, leaf=7866.046um, total=9026.666um
      hp wire lengths  : top=0.000um, trunk=974.820um, leaf=3014.055um, total=3988.875um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.398ns count=12 avg=0.208ns sd=0.142ns min=0.051ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.173ns sd=0.087ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group vclk1/common: insertion delay [min=0.656, max=0.732], skew [0.076 vs 0.171]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group vclk1/common: insertion delay [min=0.656, max=0.732], skew [0.076 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.186, max=0.496], skew [0.310 vs 0.171*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
      cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.056pF, total=1.208pF
      wire lengths     : top=0.000um, trunk=1160.620um, leaf=7866.046um, total=9026.666um
      hp wire lengths  : top=0.000um, trunk=974.820um, leaf=3014.055um, total=3988.875um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.398ns count=12 avg=0.208ns sd=0.142ns min=0.051ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.173ns sd=0.087ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group vclk1/common: insertion delay [min=0.656, max=0.732, avg=0.688, sd=0.015], skew [0.076 vs 0.171], 100% {0.656, 0.732} (wid=0.069 ws=0.052) (gid=0.670 gs=0.034)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group vclk1/common: insertion delay [min=0.656, max=0.732, avg=0.688, sd=0.015], skew [0.076 vs 0.171], 100% {0.656, 0.732} (wid=0.069 ws=0.052) (gid=0.670 gs=0.034)
      skew_group vclk2/common: insertion delay [min=0.186, max=0.496, avg=0.448, sd=0.108], skew [0.310 vs 0.171*], 84.9% {0.488, 0.496} (wid=0.074 ws=0.073) (gid=0.477 gs=0.292)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
      wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
      hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
      wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
      hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
      wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
      hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
      wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
      hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
    Skew group summary after 'Removing longest path buffering':
      skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
    Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
      cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.087pF, leaf=1.111pF, total=1.198pF
      wire lengths     : top=0.000um, trunk=668.480um, leaf=8284.704um, total=8953.184um
      hp wire lengths  : top=0.000um, trunk=475.380um, leaf=3460.015um, total=3935.395um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.398ns count=8 avg=0.283ns sd=0.113ns min=0.084ns max=0.395ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.192ns sd=0.076ns min=0.067ns max=0.288ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group vclk1/common: insertion delay [min=0.437, max=0.505, avg=0.473, sd=0.018], skew [0.068 vs 0.171], 100% {0.437, 0.505} (wid=0.066 ws=0.050) (gid=0.455 gs=0.036)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group vclk1/common: insertion delay [min=0.437, max=0.505, avg=0.473, sd=0.018], skew [0.068 vs 0.171], 100% {0.437, 0.505} (wid=0.066 ws=0.050) (gid=0.455 gs=0.036)
      skew_group vclk2/common: insertion delay [min=0.186, max=0.374, avg=0.341, sd=0.063], skew [0.188 vs 0.171*], 86.2% {0.246, 0.374} (wid=0.074 ws=0.073) (gid=0.350 gs=0.165)
    Legalizer API calls during this step: 208 succeeded with high effort: 208 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:02.9 real=0:00:04.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
      cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.085pF, leaf=1.111pF, total=1.195pF
      wire lengths     : top=0.000um, trunk=654.240um, leaf=8284.704um, total=8938.944um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.398ns count=8 avg=0.283ns sd=0.113ns min=0.084ns max=0.396ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.192ns sd=0.076ns min=0.067ns max=0.288ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group vclk1/common: insertion delay [min=0.435, max=0.504], skew [0.069 vs 0.171]
    Skew group summary after 'Improving clock tree routing':
      skew_group vclk1/common: insertion delay [min=0.435, max=0.504], skew [0.069 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.186, max=0.374], skew [0.188 vs 0.171*]
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=615.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=615.384um^2
      cell capacitance : b=0.215pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.215pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.083pF, leaf=1.111pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=637.080um, leaf=8289.164um, total=8926.244um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.398ns count=8 avg=0.194ns sd=0.106ns min=0.084ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.271ns sd=0.074ns min=0.145ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 2 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.374], skew [0.120 vs 0.171]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
    Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.362, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.365 gs=0.153)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 20 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
          wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
          hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
          wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
          hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
          wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
          hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
    wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
    hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
  Skew group summary after Approximately balancing fragments:
    skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
    skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
    Skew group summary after 'Improving fragments clock skew':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
          cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
          wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
          hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
    Skew group summary after 'Approximately balancing step':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
    Skew group summary after 'Fixing clock tree overload':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
    Skew group summary after 'Approximately balancing paths':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.362, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.365 gs=0.153)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
    cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
    wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
    hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups before polishing:
    skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
  Skew group summary before polishing:
    skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
    skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
  Merging balancing drivers for power...
    Tried: 20 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
      wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
      hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.527, avg=0.498, sd=0.016], skew [0.064 vs 0.171], 100% {0.463, 0.527} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
    Skew group summary after 'Improving clock skew':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.527, avg=0.498, sd=0.016], skew [0.064 vs 0.171], 100% {0.463, 0.527} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.362, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.365 gs=0.152)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
      cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.080pF, leaf=1.102pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=603.680um, leaf=8220.504um, total=8824.184um
      hp wire lengths  : top=0.000um, trunk=425.820um, leaf=3385.135um, total=3810.955um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.398ns count=8 avg=0.198ns sd=0.110ns min=0.074ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.275ns sd=0.067ns min=0.167ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.361, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.363 gs=0.152)
    Legalizer API calls during this step: 508 succeeded with high effort: 508 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.380pF fall=2.380pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.377pF fall=2.377pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.080pF, leaf=1.102pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=603.680um, leaf=8220.504um, total=8824.184um
      hp wire lengths  : top=0.000um, trunk=425.820um, leaf=3385.135um, total=3810.955um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.278ns sd=0.062ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.392, avg=0.366, sd=0.045], skew [0.138 vs 0.171], 100% {0.255, 0.392} (wid=0.076 ws=0.075) (gid=0.377 gs=0.165)
    Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.080pF, leaf=1.102pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=603.680um, leaf=8220.504um, total=8824.184um
      hp wire lengths  : top=0.000um, trunk=425.820um, leaf=3385.135um, total=3810.955um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.278ns sd=0.062ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
    Skew group summary after 'Improving insertion delay':
      skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.392, avg=0.366, sd=0.045], skew [0.138 vs 0.171], 100% {0.255, 0.392} (wid=0.076 ws=0.075) (gid=0.377 gs=0.165)
    Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=17, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=24, accepted=3
        Max accepted move=58.200um, total accepted move=119.040um, average move=39.680um
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=3, computed=10, moveTooSmall=17, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=31, accepted=1
        Max accepted move=60.000um, total accepted move=60.000um, average move=60.000um
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=3, computed=10, moveTooSmall=20, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=30, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=13, computed=0, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=0, computed=13, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
        cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.103pF, total=1.180pF
        wire lengths     : top=0.000um, trunk=581.620um, leaf=8221.245um, total=8802.865um
        hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.064ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
        skew_group vclk2/common: insertion delay [min=0.255, max=0.391, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.255, 0.391} (wid=0.076 ws=0.075) (gid=0.378 gs=0.167)
      Legalizer API calls during this step: 186 succeeded with high effort: 186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 20 , Succeeded = 0 , Constraints Broken = 13 , CannotMove = 7 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.103pF, total=1.180pF
      wire lengths     : top=0.000um, trunk=581.620um, leaf=8221.245um, total=8802.865um
      hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.064ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
    Skew group summary after 'Wire Opt OverFix':
      skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
      skew_group vclk2/common: insertion delay [min=0.255, max=0.391, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.255, 0.391} (wid=0.076 ws=0.075) (gid=0.378 gs=0.167)
    Legalizer API calls during this step: 186 succeeded with high effort: 186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=3.557pF fall=3.557pF), of which (rise=1.180pF fall=1.180pF) is wire, and (rise=2.377pF fall=2.377pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.6 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 13 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:19:20 mem=2293.5M) ***
Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2293.5MB
Summary Report:
Instances move: 0 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2293.5MB
*** Finished refinePlace (0:19:20 mem=2293.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 565).
  Restoring pStatusCts on 13 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.8 real=0:00:02.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 19 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6015 nets ( ignored 5996 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.366400e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.373904e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.450952e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22226 
[NR-eGR]  Metal2  (2V)         98352  30852 
[NR-eGR]  Metal3  (3H)        157441   4431 
[NR-eGR]  Metal4  (4V)         62216    110 
[NR-eGR]  Metal5  (5H)           570     61 
[NR-eGR]  Metal6  (6V)           311      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       318890  57680 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 253819um
[NR-eGR] Total length: 318890um, number of vias: 57680
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8524um, number of vias: 1648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   575 
[NR-eGR]  Metal2  (2V)          1331   643 
[NR-eGR]  Metal3  (3H)          3321   373 
[NR-eGR]  Metal4  (4V)          2992    53 
[NR-eGR]  Metal5  (5H)           570     4 
[NR-eGR]  Metal6  (6V)           311     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         8524  1648 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3908um
[NR-eGR] Total length: 8524um, number of vias: 1648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8524um, number of vias: 1648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2298.11 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=8393 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2298.113M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
        Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
          cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
          wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
          hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
        Skew group summary eGRPC initial state:
          skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
          skew_group vclk2/common: insertion delay [min=0.256, max=0.392, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.256, 0.392} (wid=0.024 ws=0.023) (gid=0.379 gs=0.142)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0
            cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
            cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
            sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
            wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
            hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
            Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
            skew_group vclk2/common: insertion delay [min=0.256, max=0.392], skew [0.137 vs 0.171]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 1 long paths. The largest offset applied was 0.005ns.
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 5, attempted: 9, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0
            cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
            cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
            sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
            wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
            hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
            Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
            skew_group vclk2/common: insertion delay [min=0.256, max=0.392], skew [0.137 vs 0.171]
          Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0
            cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
            cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
            sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
            wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
            hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
            Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
            skew_group vclk2/common: insertion delay [min=0.256, max=0.392], skew [0.137 vs 0.171]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0
          cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
          cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
          sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
          wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
          hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
          Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
        Skew group summary before routing clock trees:
          skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
          skew_group vclk2/common: insertion delay [min=0.256, max=0.392, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.256, 0.392} (wid=0.024 ws=0.023) (gid=0.379 gs=0.142)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 13 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:19:21 mem=2296.3M) ***
Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
Move report: Detail placement moves 38 insts, mean move: 4.93 um, max move: 12.06 um 
	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_247): (904.20, 668.08) --> (906.18, 658.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2299.3MB
Summary Report:
Instances move: 38 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 4.93 um
Max displacement: 12.06 um (Instance: DTMF_INST/RESULTS_CONV_INST/i_247) (904.2, 668.08) -> (906.18, 658)
	Length: 3 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X1
Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2299.3MB
*** Finished refinePlace (0:19:21 mem=2299.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 565).
  Restoring pStatusCts on 13 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.9 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 19 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6015 nets ( ignored 5996 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.366400e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.373904e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.450952e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22226 
[NR-eGR]  Metal2  (2V)         98352  30852 
[NR-eGR]  Metal3  (3H)        157441   4431 
[NR-eGR]  Metal4  (4V)         62216    110 
[NR-eGR]  Metal5  (5H)           570     61 
[NR-eGR]  Metal6  (6V)           311      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       318890  57680 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 253979um
[NR-eGR] Total length: 318890um, number of vias: 57680
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8524um, number of vias: 1648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   575 
[NR-eGR]  Metal2  (2V)          1331   643 
[NR-eGR]  Metal3  (3H)          3321   373 
[NR-eGR]  Metal4  (4V)          2992    53 
[NR-eGR]  Metal5  (5H)           570     4 
[NR-eGR]  Metal6  (6V)           311     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         8524  1648 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3908um
[NR-eGR] Total length: 8524um, number of vias: 1648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8524um, number of vias: 1648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2299.93 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 19 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/21 15:25:11, mem=1361.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Nov 21 15:25:11 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=19)
#num needed restored net=0
#need_extraction net=0 (total=8393)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 8524 um.
#Total half perimeter of net bounding box = 3948 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1331 um.
#Total wire length on LAYER Metal3 = 3321 um.
#Total wire length on LAYER Metal4 = 2992 um.
#Total wire length on LAYER Metal5 = 570 um.
#Total wire length on LAYER Metal6 = 311 um.
#Total number of vias = 1648
#Up-Via Summary (total 1648):
#           
#-----------------------
# Metal1            575
# Metal2            643
# Metal3            373
# Metal4             53
# Metal5              4
#-----------------------
#                  1648 
#
#Start routing data preparation on Fri Nov 21 15:25:11 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8391 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.22 (MB), peak = 1497.85 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.55 (MB), peak = 1497.85 (MB)
#
#Connectivity extraction summary:
#19 routed net(s) are imported.
#2434 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2453.
#
#Data initialization: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     3357 ( 2         pin),   1092 ( 3         pin),    558 ( 4         pin),
#      248 ( 5         pin),    130 ( 6         pin),     91 ( 7         pin),
#       52 ( 8         pin),     41 ( 9         pin),    323 (10-19      pin),
#       24 (20-29      pin),     24 (30-39      pin),      6 (40-49      pin),
#        2 (50-59      pin),      6 (60-69      pin),      1 (70-79      pin),
#        1 (90-99      pin),      3 (100-199    pin),      0 (>=2000     pin).
#Total: 8393 nets, 5959 non-trivial nets, 19 fully global routed, 19 clocks,
#       1 tie-net, 19 nets have extra space, 19 nets have layer range,
#       19 nets have weight, 19 nets have avoid detour, 19 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :       19 ( 0.3%)
#
#19 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.59 (MB)
#Total memory = 1376.05 (MB)
#Peak memory = 1497.85 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 974
#  Total number of overlap segments     =   6 (  0.6%)
#  Total number of assigned segments    = 459 ( 47.1%)
#  Total number of shifted segments     =   7 (  0.7%)
#  Average movement of shifted segments =   3.86 tracks
#
#  Total number of overlaps             =   6
#  Total length of overlaps             =   3 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 8576 um.
#Total half perimeter of net bounding box = 3948 um.
#Total wire length on LAYER Metal1 = 8 um.
#Total wire length on LAYER Metal2 = 1492 um.
#Total wire length on LAYER Metal3 = 3302 um.
#Total wire length on LAYER Metal4 = 2910 um.
#Total wire length on LAYER Metal5 = 555 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1529
#Up-Via Summary (total 1529):
#           
#-----------------------
# Metal1            575
# Metal2            589
# Metal3            312
# Metal4             49
# Metal5              4
#-----------------------
#                  1529 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.79 (MB)
#Total memory = 1371.68 (MB)
#Peak memory = 1497.85 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1377.24 (MB), peak = 1497.85 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 8981 um.
#Total half perimeter of net bounding box = 3948 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 701 um.
#Total wire length on LAYER Metal3 = 3917 um.
#Total wire length on LAYER Metal4 = 3485 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1602
#Up-Via Summary (total 1602):
#           
#-----------------------
# Metal1            575
# Metal2            535
# Metal3            442
# Metal4             46
# Metal5              4
#-----------------------
#                  1602 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.59 (MB)
#Total memory = 1377.27 (MB)
#Peak memory = 1497.85 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.61 (MB)
#Total memory = 1377.29 (MB)
#Peak memory = 1497.85 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 10.71 (MB)
#Total memory = 1372.52 (MB)
#Peak memory = 1497.85 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 21 15:25:15 2025
#
% End globalDetailRoute (date=11/21 15:25:15, total cpu=0:00:03.0, real=0:00:04.0, peak res=1372.6M, current mem=1372.6M)
        NanoRoute done. (took cpu=0:00:03.1 real=0:00:03.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 19 net(s)
Set FIXED placed status on 13 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2302.14 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1601
[NR-eGR] Read 6015 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.17% H + 0.17% V. EstWL: 2.973348e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       137( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]  Metal3 ( 3)        45( 0.10%)         2( 0.00%)         7( 0.02%)   ( 0.12%) 
[NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       203( 0.15%)         2( 0.00%)         7( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.14% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22226 
[NR-eGR]  Metal2  (2V)         98933  30876 
[NR-eGR]  Metal3  (3H)        158059   4382 
[NR-eGR]  Metal4  (4V)         61536    103 
[NR-eGR]  Metal5  (5H)           569     61 
[NR-eGR]  Metal6  (6V)           309      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       319405  57648 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 253979um
[NR-eGR] Total length: 319405um, number of vias: 57648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2306.71 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.7 real=0:00:04.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=8393 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2302.715M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
    cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
    wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
    hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
  Skew group summary after routing clock trees:
    skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
    skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
  CCOpt::Phase::Routing done. (took cpu=0:00:03.8 real=0:00:04.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
        cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
        wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
        hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
        skew_group vclk2/common: insertion delay [min=0.256, max=0.395], skew [0.139 vs 0.171]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
        cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
        wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
        hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
        skew_group vclk2/common: insertion delay [min=0.256, max=0.395], skew [0.139 vs 0.171]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 19, nets tested: 19, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0
      cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
      wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
      hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
      Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
      skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0
        cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
        cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
        sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
        wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
        hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
        Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
        skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
  Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0
    cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
    cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
    sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
    wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
    hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
    Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
  Skew group summary after post-conditioning:
    skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
    skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    13      572.141       0.195
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        13      572.141       0.195
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              546
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                546
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      577.140
  Leaf      8403.775
  Total     8980.915
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        432.000
  Leaf        3390.735
  Total       3822.735
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.195    0.077    0.272
  Leaf     2.182    1.122    3.304
  Total    2.377    1.199    3.575
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  2.182     0.004       0.016      0.002    0.229
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.398       8       0.196       0.110      0.072    0.368    {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}         -
  Leaf        0.398      11       0.270       0.066      0.195    0.390    {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX16    buffer      3       189.605
  CLKBUFX12    buffer      6       319.334
  CLKBUFX8     buffer      1        23.285
  CLKBUFX3     buffer      3        39.917
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dtmf_corner_max:setup.late    vclk1/common    0.465     0.531     0.066       0.171         0.044           0.039           0.500        0.013     100% {0.465, 0.531}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dtmf_corner_max:setup.late    vclk1/common    0.465     0.531     0.066       0.171         0.044           0.039           0.500        0.013     100% {0.465, 0.531}
  dtmf_corner_max:setup.late    vclk2/common    0.256     0.395     0.139       0.171         0.024           0.007           0.369        0.046     100% {0.256, 0.395}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_150/Y of SDC clock vclk1 in view dtmf_view_setup
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_156/Y of SDC clock vclk2 in view dtmf_view_setup
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_154/Y of SDC clock vclk2 in view dtmf_view_setup
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_152/Y of SDC clock vclk2 in view dtmf_view_setup
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_160/Y of SDC clock vclk2 in view dtmf_view_setup
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_158/Y of SDC clock vclk2 in view dtmf_view_setup
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_150/Y of SDC clock vclk1 in view dtmf_view_hold
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_156/Y of SDC clock vclk2 in view dtmf_view_hold
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_154/Y of SDC clock vclk2 in view dtmf_view_hold
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_152/Y of SDC clock vclk2 in view dtmf_view_hold
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_160/Y of SDC clock vclk2 in view dtmf_view_hold
   - Root pin DTMF_INST/TEST_CONTROL_INST/i_158/Y of SDC clock vclk2 in view dtmf_view_hold

Setting all clocks to propagated mode.
common
External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
  sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
  misc counts      : r=6, pp=0
  cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
  cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
  sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
  wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
  wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
  hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
  Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
Primary reporting skew groups after update timingGraph:
  skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
Skew group summary after update timingGraph:
  skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
  skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:12.8 real=0:00:25.7)
Runtime Summary
===============
Clock Runtime:  (55%) Core CTS          13.54 (Init 6.75, Construction 2.60, Implementation 2.89, eGRPC 0.46, PostConditioning 0.24, Other 0.60)
Clock Runtime:  (24%) CTS services       6.04 (RefinePlace 0.68, EarlyGlobalClock 1.45, NanoRoute 3.68, ExtractRC 0.22, TimingAnalysis 0.00)
Clock Runtime:  (20%) Other CTS          4.99 (Init 3.60, CongRepair/EGR-DP 0.71, TimingUpdate 0.69, Other 0.00)
Clock Runtime: (100%) Total             24.57

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:12.7/0:00:22.7 (0.6), totSession cpu/real = 0:19:25.2/2:31:20.2 (0.1), mem = 2311.0M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2309)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6260
End delay calculation. (MEM=2328.93 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2328.93 CPU=0:00:00.9 REAL=0:00:01.0)
DBG: scgNrActiveHoldView = 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan2" DEF ordered section, buffers or logics following scan instance "DTMF_INST/RESULTS_CONV_INST/go_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2509.42)
Total number of fetched objects 6260
End delay calculation. (MEM=2520.93 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2520.93 CPU=0:00:00.9 REAL=0:00:01.0)
Restore timing analysis mode.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    11308.030 (floating:     9854.665)
Final   total scan wire length:    11308.030 (floating:     9854.665)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      533.910
Total net length = 2.679e+05 (1.321e+05 1.358e+05) (ext = 0.000e+00)
*** End of ScanReorder (cpu=0:00:02.7, real=0:00:04.0, mem=2511.4M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.9M, totSessionCpu=0:19:28 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:28.0/2:31:23.7 (0.1), mem = 2266.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1413.6M, totSessionCpu=0:19:29 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2292.2M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2398.56)
*** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
Total number of fetched objects 6260
End delay calculation. (MEM=2394.07 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2394.07 CPU=0:00:00.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:19:32 mem=2394.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  2.710  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.809%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1475.3M, totSessionCpu=0:19:32 **
*** InitOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:04.2/0:00:05.4 (0.8), totSession cpu/real = 0:19:32.2/2:31:29.0 (0.1), mem = 2352.3M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:32.3/2:31:29.2 (0.1), mem = 2352.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          1 |         18 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.0/0:00:00.1 (0.4), totSession cpu/real = 0:19:32.4/2:31:29.3 (0.1), mem = 2352.3M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2352.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2352.3M) ***
*** Starting optimizing excluded clock nets MEM= 2352.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2352.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:32.4/2:31:29.4 (0.1), mem = 2352.3M
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:19:32.8/2:31:29.9 (0.1), mem = 2352.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:32.9/2:31:30.0 (0.1), mem = 2368.5M
*info: 57 io nets excluded
*info: 18 clock nets excluded
*info: 375 no-driver nets excluded.
*info: 19 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|   0.000|   0.000|   48.81%|   0:00:00.0| 2425.7M|dtmf_view_setup|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2425.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2425.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:19:34.4/2:31:31.6 (0.1), mem = 2366.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:34.6/2:31:31.8 (0.1), mem = 2421.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 17
Reclaim Optimization WNS Slack 0.094  TNS Slack 0.000 Density 48.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.81%|        -|   0.094|   0.000|   0:00:00.0| 2425.9M|
|   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2425.9M|
|   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2425.9M|
|   48.81%|        0|   0.094|   0.000|   0:00:01.0| 2425.9M|
|   48.81%|        5|   0.094|   0.000|   0:00:00.0| 2451.5M|
|   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2451.5M|
|   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2451.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.094  TNS Slack 0.000 Density 48.81

Number of times islegalLocAvaiable called = 9 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:19:37 mem=2451.5M) ***
Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2451.5MB
Summary Report:
Instances move: 0 (out of 5628 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2451.5MB
*** Finished refinePlace (0:19:37 mem=2451.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2451.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2451.5M) ***
*** AreaOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:02.1/0:00:02.3 (0.9), totSession cpu/real = 0:19:36.7/2:31:34.1 (0.1), mem = 2451.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2371.43M, totSessionCpu=0:19:37).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:19:37 mem=2371.4M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 46.0813200056363712
Move report: Detail placement moves 920 insts, mean move: 6.88 um, max move: 34.08 um 
	Max move on inst (DTMF_INST/TDSP_DS_CS_INST/i_13): (731.94, 521.92) --> (702.90, 526.96)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2378.6MB
Summary Report:
Instances move: 920 (out of 5628 movable)
Instances flipped: 0
Mean displacement: 6.88 um
Max displacement: 34.08 um (Instance: DTMF_INST/TDSP_DS_CS_INST/i_13) (731.94, 521.92) -> (702.9, 526.96)
	Length: 6 sites, height: 1 rows, site name: tsm3site, cell type: NOR3BX1
Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2378.6MB
*** Finished refinePlace (0:19:41 mem=2378.6M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2362.09)
Total number of fetched objects 6260
End delay calculation. (MEM=2390.03 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2390.03 CPU=0:00:00.9 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1601
[NR-eGR] Read 6015 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.16% V. EstWL: 2.963369e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       134( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal3 ( 3)        54( 0.12%)         2( 0.00%)         7( 0.02%)   ( 0.14%) 
[NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       211( 0.16%)         2( 0.00%)         7( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.13% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22226 
[NR-eGR]  Metal2  (2V)         99452  30697 
[NR-eGR]  Metal3  (3H)        157540   4359 
[NR-eGR]  Metal4  (4V)         60675    103 
[NR-eGR]  Metal5  (5H)           569     61 
[NR-eGR]  Metal6  (6V)           309      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       318545  57446 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 252961um
[NR-eGR] Total length: 318545um, number of vias: 57446
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.29 sec, Curr Mem: 2337.62 MB )
Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=6392 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2335.625M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:42.6/2:31:40.2 (0.1), mem = 2354.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          1 |         18 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:19:42.6/2:31:40.3 (0.1), mem = 2354.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2352.7)
Total number of fetched objects 6260
End delay calculation. (MEM=2392.37 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2392.37 CPU=0:00:00.9 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:43.9/2:31:41.5 (0.1), mem = 2392.4M
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.09|     0.00|       0|       0|       0| 48.81%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.09|     0.00|       0|       0|       0| 48.81%| 0:00:00.0|  2442.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2442.7M) ***

*** DrvOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:19:44.3/2:31:42.0 (0.1), mem = 2374.6M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 6033 nets : 

Active setup views:
 dtmf_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=6392 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2359.281M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2363.3)
Total number of fetched objects 6260
End delay calculation. (MEM=2389.25 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2389.25 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:19:46 mem=2389.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1480.2M, totSessionCpu=0:19:46 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  2.708  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.809%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:23, mem = 1483.1M, totSessionCpu=0:19:46 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.095 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          543
Multi-Bit FF Count           :            0
Total Bit Count              :          543
Total FF Count               :          543
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     1511.099
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              543                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          21.15             28          0.000 ns          0.095 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early...
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early...
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late...
Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          543
Multi-Bit FF Count           :            0
Total Bit Count              :          543
Total FF Count               :          543
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     1511.099
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              543                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          34.16             52          0.000 ns          0.095 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       792  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
WARNING   IMPCCOPT-1182        6  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-5046       19  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 835 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:34.8/0:00:55.2 (0.6), totSession cpu/real = 0:19:47.2/2:31:49.4 (0.1), mem = 2395.8M
% End ccopt_design (date=11/21 15:25:45, total cpu=0:00:34.8, real=0:00:55.0, peak res=1504.1M, current mem=1435.7M)
<CMD> clock_opt_design
Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.

Usage: set_db [-help] <start> [<chain>] <value> [-dbu] [-index <index_list>] [-quiet] [-verbose]

**ERROR: (IMPTCM-46):	Argument "<value>" is required for command "set_db", either this option is not specified or an option prior to it is not specified correctly.

<CMD> man innovusClockOptFlow
invalid command name "innovusClockOptFlow"
<CMD> set_global
    Usage:   set_global <global_variable_name> <value>

<CMD> set_global -help
    Usage:   set_global <global_variable_name> <value>
<CMD> set_global Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
    Usage:   set_global <global_variable_name> <value>

wrong # args: should be "innovus"
invalid command name "-help"
extra characters after close-quote
wrong # args: should be "innovus"
invalid command name "No"
wrong # args: should be "innovus"
invalid command name "invalid"
wrong # args: should be "innovus"
<CMD> set_global innovusClockOptFlow
    Usage:   set_global <global_variable_name> <value>

<CMD> set_global innovusClockOptFlow
    Usage:   set_global <global_variable_name> <value>

<CMD> clock_opt_design
Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
<CMD> set_global innovusClockOptFlow
    Usage:   set_global <global_variable_name> <value>

<CMD> set_global innovusClockOptFlow enabled
**ERROR: (GLOBAL-105):	Unknown global 'innovusClockOptFlow' specified
<CMD> ctd_win -side none -id ctd_window
<CMD> selectObject Net DTMF_INST/CTS_3
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_3
<CMD> selectObject Net DTMF_INST/CTS_3
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> zoomSelected
<CMD> deselectAll
<CMD> selectObject Net DTMF_INST/CTS_1
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_1
<CMD> selectObject Net DTMF_INST/CTS_5
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_5
<CMD> selectObject Net DTMF_INST/CTS_1
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_1
<CMD> selectObject Net DTMF_INST/CTS_5
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_5
<CMD> selectObject Net DTMF_INST/CTS_2
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
<CMD> selectObject Net DTMF_INST/CTS_3
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
<CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_3
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
<CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
<CMD> selectObject Net DTMF_INST/TDSP_DS_CS_INST/CTS_1
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/TDSP_DS_CS_INST/CTS_1
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/CTS_ccl_a_buf_00032
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RAM_128x16_TEST_INST/CTS_ccl_a_buf_00032
<CMD> selectInst DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
<CMD> fit
<CMD> fit
<CMD> zoomBox 527.62800 225.25000 1352.04600 963.28000
<CMD> zoomBox -395.30450 -171.04850 1790.61500 1785.81600
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_6
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/DMA_INST/write_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/breq_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/as_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/as_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/write_reg
<CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/DMA_INST/write_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/breq_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/as_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/as_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/write_reg
<CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/breq_reg
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/as_reg
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/DMA_INST/as_reg
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/DMA_INST/write_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/breq_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/as_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/as_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/write_reg
<CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/write_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/breq_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/as_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/as_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/write_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/write_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/breq_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/as_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
<CMD> selectInst DTMF_INST/SPI_INST/dflag_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
<CMD> selectInst DTMF_INST/ARB_INST/tdsp_grant_reg
<CMD> selectInst DTMF_INST/ARB_INST/dma_grant_reg
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_4
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
<CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_7
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_1
<CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
<CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
<CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
<CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
<CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
<CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_1
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
<CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_6
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_4
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_2
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/ARB_INST/dma_grant_reg
<CMD> deselectInst DTMF_INST/ARB_INST/tdsp_grant_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
<CMD> deselectInst DTMF_INST/SPI_INST/dflag_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> deselectInst DTMF_INST/DMA_INST/as_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/write_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
<CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_7
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_4
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_6
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_5
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_2
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_1
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_1
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_2
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_5
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_6
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_4
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_7
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_7
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_4
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_6
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_5
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_2
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_1
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
<CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
<CMD> deselectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_1
<CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_2
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_5
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_6
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_4
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_7
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/go_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/go_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/go_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/go_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
<CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
<CMD> zoomSelected
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> deselectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> zoomSelected
<CMD> zoomBox 632.84400 479.39300 731.66650 567.86000
<CMD> zoomBox 608.04700 467.65750 744.82550 590.10350
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> selectObject Net DTMF_INST/CTS_4
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_4
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> selectObject Net DTMF_INST/CTS_4
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_4
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> selectObject Net DTMF_INST/CTS_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/write_reg
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
<CMD> selectInst DTMF_INST/SPI_INST/dflag_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
<CMD> selectInst DTMF_INST/ARB_INST/tdsp_grant_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/dma_grant_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
<CMD> selectObject Net DTMF_INST/CTS_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_0
<CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
<CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
<CMD> selectObject Net DTMF_INST/CTS_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
<CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
<CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
<CMD> deselectObject Net DTMF_INST/CTS_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
<CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
<CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
<CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
<CMD> deselectObject Net DTMF_INST/CTS_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
<CMD> deselectInst DTMF_INST/ARB_INST/dma_grant_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
<CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
<CMD> deselectInst DTMF_INST/ARB_INST/tdsp_grant_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
<CMD> deselectInst DTMF_INST/SPI_INST/dflag_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
<CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_5
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
<CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
<CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> deselectInst DTMF_INST/DMA_INST/write_reg
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
<CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
<CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> deselectObject Net DTMF_INST/CTS_4
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
<CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035
<CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
<CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_3
<CMD> zoomSelected
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 153.13550 102.48650 1495.56150 1304.24450
<CMD> zoomBox 388.79300 231.15850 1358.69650 1099.42900
<CMD> dehighlight
<CMD> fit
<CMD> timeDesign -postCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:28:02.9/3:43:32.6 (0.1), mem = 2327.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2315.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  2.708  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.809%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.79 sec
Total Real time: 6.0 sec
Total Memory Usage: 2315.410156 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:05.1 (0.2), totSession cpu/real = 0:28:03.7/3:43:37.7 (0.1), mem = 2315.4M
<CMD> timeDesign -postCTS -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:28:07.9/3:44:29.5 (0.1), mem = 2319.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2300.0M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2306.02)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6260
End delay calculation. (MEM=2349.96 CPU=0:00:00.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2349.96 CPU=0:00:01.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:04.0 totSessionCpu=0:28:09 mem=2350.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 dtmf_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.986  | -1.986  |  4.553  |
|           TNS (ns):|-113.196 |-113.196 |  0.000  |
|    Violating Paths:|   72    |   72    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 48.809%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.66 sec
Total Real time: 6.0 sec
Total Memory Usage: 2286.441406 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.7/0:00:05.1 (0.3), totSession cpu/real = 0:28:09.5/3:44:34.6 (0.1), mem = 2286.4M
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2290.55)
*** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.62 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6260
End delay calculation. (MEM=2349.76 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2349.76 CPU=0:00:00.9 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2338.24)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6260
End delay calculation. (MEM=2349.76 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2349.76 CPU=0:00:00.9 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> zoomBox 210.02700 201.71950 1351.08950 1223.21400
<CMD> zoomBox 530.28450 462.03050 1036.58050 915.27350
<CMD> zoomBox 556.61450 497.59550 986.96600 882.85200
<CMD> zoomBox 598.01850 553.52150 908.94750 831.86950
<CMD> ctd_win -side none -id ctd_window
<CMD> selectWire 852.9100 670.4600 853.1900 674.1000 4 DTMF_INST/RESULTS_CONV_INST/CTS_3
<CMD> fit
<CMD> zoomBox -404.63400 -191.83000 1781.28150 1765.03100
<CMD> zoomBox -677.10450 -328.56400 1894.56100 1973.62550
<CMD> zoomBox 23.82400 23.18350 1603.14900 1437.01650
<CMD> zoomBox 472.08000 290.76950 1296.49850 1028.80000
<CMD> zoomBox 600.52550 381.92450 1196.16850 915.15200
<CMD> fit
<CMD> zoomBox 108.00150 259.22600 1249.06300 1280.71950
<CMD> zoomBox 395.88150 500.53700 991.52300 1033.76350
<CMD> zoomBox 484.62050 572.59700 914.97200 957.85350
<CMD> deselectAll
<CMD> selectInst DTMF_INST/ULAW_LIN_CONV_INST/i_1
<CMD> fit
<CMD> zoomBox -15.83500 40.85150 1563.48900 1454.68350
<CMD> deselectAll
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/i_6881
<CMD> deselectAll
<CMD> selectInst DTMF_INST/PLLCLK_INST
<CMD> deselectAll
<CMD> selectWire 935.2800 501.6850 943.2800 527.1850 2 VSS
<CMD> deselectAll
<CMD> selectInst IOPADS_INST/Pcornerlr
<CMD> zoomBox 168.42800 230.21700 1309.48950 1251.71050
<CMD> zoomBox 240.39000 304.17150 1210.29250 1172.44150
<CMD> deselectAll
<CMD> selectWire 763.8100 681.6600 766.0700 681.9400 3 {DTMF_INST/TDSP_CORE_INST/ar[4]}
<CMD> fit
<CMD> zoomBox 230.43300 131.22850 1371.49500 1152.72250
<CMD> zoomBox 326.75150 180.60550 1296.65450 1048.87550
<CMD> zoomBox 408.62250 222.57600 1233.04000 960.60550
<CMD> zoomBox 495.63400 353.38900 1091.27650 886.61600
<CMD> zoomBox 722.17850 707.07550 820.81000 654.67750
<CMD> deselectAll
<CMD> selectWire 335.8800 677.7600 1176.1800 678.5600 1 VDD
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_660
<CMD> deselectAll
<CMD> selectVia 773.0000 669.8500 773.3800 670.2300 2 DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/n_759
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_662
<CMD> fit
<CMD> deselectAll
<CMD> selectObject Net DTMF_INST/CTS_3
<CMD> zoomSelected
<CMD> deselectObject Net DTMF_INST/CTS_3
<CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> zoomSelected
<CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/write_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
<CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/breq_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
<CMD> selectInst DTMF_INST/DMA_INST/as_reg
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
<CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
<CMD> selectInst DTMF_INST/SPI_INST/dflag_reg
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
<CMD> selectInst DTMF_INST/ARB_INST/tdsp_grant_reg
<CMD> selectInst DTMF_INST/ARB_INST/dma_grant_reg
<CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_2
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_2
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_4
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
<CMD> zoomSelected
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2306.43)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.62 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6260
End delay calculation. (MEM=2365.64 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2365.64 CPU=0:00:00.9 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit[6].
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit[6].
**WARN: (IMPSYC-123):	No wire on net tdigit[5].
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit[6].
**WARN: (IMPSYC-123):	No wire on net tdigit[5].
**WARN: (IMPSYC-123):	No wire on net tdigit[7].
<CMD> analyze_paths_by_basic_path_group
INFO(analyze_paths_by_basic_path_group):  examined 9 paths.
INFO(analyze_paths_by_basic_path_group):  created 1 groups.
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit[6].
**WARN: (IMPSYC-123):	No wire on net tdigit[5].
**WARN: (IMPSYC-123):	No wire on net tdigit[7].
**WARN: (IMPSYC-123):	No wire on net tdigit[4].
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit[6].
**WARN: (IMPSYC-123):	No wire on net tdigit[5].
**WARN: (IMPSYC-123):	No wire on net tdigit[7].
**WARN: (IMPSYC-123):	No wire on net tdigit[4].
**WARN: (IMPSYC-123):	No wire on net tdigit[0].
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit[6].
**WARN: (IMPSYC-123):	No wire on net tdigit[5].
**WARN: (IMPSYC-123):	No wire on net tdigit[7].
**WARN: (IMPSYC-123):	No wire on net tdigit[4].
**WARN: (IMPSYC-123):	No wire on net tdigit[0].
**WARN: (IMPSYC-123):	No wire on net tdigit[3].
**WARN: (IMPSYC-123):	No wire on net tdigit_flag.
**WARN: (IMPSYC-123):	No wire on net tdigit[6].
**WARN: (EMS-27):	Message (IMPSYC-123) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2354.12)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6260
End delay calculation. (MEM=2370.16 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2370.16 CPU=0:00:00.9 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> analyze_paths_by_basic_path_group
INFO(analyze_paths_by_basic_path_group):  examined 219 paths.
INFO(analyze_paths_by_basic_path_group):  created 1 groups.
<CMD> zoomBox 636.34250 745.49850 746.42850 691.42150
<CMD> zoomBox 648.35600 686.49400 727.89350 757.69700
<CMD> zoomBox 657.03550 699.00000 714.50200 750.44500
<CMD> zoomBox 660.46950 703.80600 709.31650 747.53450
<CMD> zoomBox 669.13800 716.85400 694.63700 739.68100
<CMD> setLayerPreference node_net -isVisible 0
<CMD> zoomBox 670.43950 718.93700 692.11350 738.34000
<CMD> zoomBox 672.48550 722.21200 688.14550 736.23100
<CMD> zoomBox 671.54550 720.70700 689.96900 737.20000
<CMD> zoomBox 670.43950 718.93650 692.11400 738.34000
<CMD> selectInst DTMF_INST/SPI_INST/i_277
<CMD> deselectAll
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> deselectAll
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/i_988
<CMD> deselectAll
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_154
<CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_154
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> deselectAll
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 667.31700 716.89300 692.81650 739.72050
<CMD> zoomBox 663.64400 714.48900 693.64300 741.34450
<CMD> zoomBox 659.32250 711.66000 694.61550 743.25500
<CMD> zoomBox 654.23800 708.33250 695.75950 745.50300
<CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
<CMD> deselectAll
<CMD> selectInst DTMF_INST/SPI_INST/i_277
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 644.60300 699.97650 702.07250 751.42400
<CMD> zoomBox 622.78700 681.05750 716.36650 764.83100
<CMD> zoomBox 571.01800 636.16100 750.28850 796.64650
<CMD> zoomBox 551.78250 619.70850 762.68900 808.51500
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> getPreference InstFlightLine
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectObject Pin DTMF_INST/SPI_INST/spi_sr_reg_3/SE
<CMD> deselectObject Pin DTMF_INST/SPI_INST/spi_sr_reg_3/SE
<CMD> selectObject Net DTMF_INST/SPI_INST/CTS_1
<CMD> deselectObject Net DTMF_INST/SPI_INST/CTS_1
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> selectObject Pin DTMF_INST/SPI_INST/spi_sr_reg_3/CK
<CMD> deselectAll
<CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
<CMD> deselectAll
<CMD> fit
<CMD> setLayerPreference node_net -isVisible 1
<CMD> zoomBox 387.22750 350.94200 1211.64500 1088.97150
<CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
<CMD> deselectAll
<CMD> selectWire 959.8300 676.6200 960.1100 736.2600 4 DTMF_INST/RESULTS_CONV_INST/n_2420
<CMD> ctd_win -side none -id ctd_window
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1440.4M, totSessionCpu=0:29:29 **
*** optDesign #1 [begin] : totSession cpu/real = 0:29:28.7/3:59:27.7 (0.1), mem = 2329.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:28.7/3:59:27.7 (0.1), mem = 2329.3M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -lefTechFileMap                  /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeSetupViews                      { dtmf_view_setup }
setOptMode -autoSetupViews                        { dtmf_view_setup}
setOptMode -autoTDGRSetupViews                    { dtmf_view_setup}
setOptMode -drcMargin                             0
setOptMode -fixDrc                                true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -skew                             true
setAnalysisMode -usefulSkew                       true
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:04, mem = 1451.5M, totSessionCpu=0:29:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2345.3M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.7/0:00:05.4 (0.5), totSession cpu/real = 0:29:31.4/3:59:33.1 (0.1), mem = 2453.7M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:29:33 mem=2399.7M ***
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:32.5/3:59:34.5 (0.1), mem = 2399.7M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2420.68)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6260
End delay calculation. (MEM=2435.27 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2435.27 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:34 mem=2435.3M)

Active hold views:
 dtmf_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.9 real=0:00:03.0 totSessionCpu=0:29:34 mem=2466.5M ***
Done building hold timer [4713 node(s), 5972 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.0 real=0:00:04.0 totSessionCpu=0:29:35 mem=2466.5M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2455.02)
*** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
Total number of fetched objects 6260
End delay calculation. (MEM=2454.35 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2454.35 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:37 mem=2454.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:04.0 real=0:00:13.0 totSessionCpu=0:29:37 mem=2454.3M ***

*Info: minBufDelay = 112.9 ps, libStdDelay = 52.5 ps, minBufSize = 53222400 (4.0)
*Info: worst delay setup view: dtmf_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  2.708  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.986  | -1.986  |  4.553  |
|           TNS (ns):|-113.196 |-113.196 |  0.000  |
|    Violating Paths:|   72    |   72    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.809%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:21, mem = 1592.7M, totSessionCpu=0:29:38 **
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:05.4/0:00:13.9 (0.4), totSession cpu/real = 0:29:37.9/3:59:48.4 (0.1), mem = 2409.4M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:37.9/3:59:48.4 (0.1), mem = 2409.4M
*info: Run optDesign holdfix with 1 thread.
Info: 57 io nets excluded
Info: 19 nets with fixed/cover wires excluded.
Info: 18 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:05.5 real=0:00:15.0 totSessionCpu=0:29:38 mem=2468.6M density=48.809% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.986|  -113.20|      72|          0|       0(     0)|   48.81%|   0:00:00.0|  2494.6M|
|   1|  -1.986|  -113.20|      72|          0|       0(     0)|   48.81%|   0:00:00.0|  2494.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.986|  -113.20|      72|          0|       0(     0)|   48.81%|   0:00:00.0|  2494.6M|
|   1|  -1.455|   -77.55|     161|        143|       0(     0)|   50.05%|   0:00:03.0|  2542.9M|
|   2|  -0.981|   -36.36|      70|        141|       0(     0)|   51.26%|   0:00:01.0|  2542.9M|
|   3|  -0.729|    -7.67|      68|         89|       0(     0)|   51.99%|   0:00:01.0|  2542.9M|
|   4|  -0.561|    -0.57|       2|         67|       0(     0)|   52.49%|   0:00:01.0|  2542.9M|
|   5|  -0.028|    -0.03|       1|         12|       0(     0)|   52.57%|   0:00:00.0|  2542.9M|
|   6|   0.001|     0.00|       0|          2|       0(     0)|   52.58%|   0:00:00.0|  2542.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 454 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:10.4 real=0:00:21.0 totSessionCpu=0:29:43 mem=2552.9M density=52.584% ***

*info:
*info: Added a total of 454 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           11 cells of type 'BUFX3' used
*info:            1 cell  of type 'BUFX8' used
*info:            4 cells of type 'BUFXL' used
*info:            8 cells of type 'CLKBUFX1' used
*info:            3 cells of type 'CLKBUFXL' used
*info:           19 cells of type 'DLY1X1' used
*info:           44 cells of type 'DLY2X1' used
*info:           36 cells of type 'DLY3X1' used
*info:          328 cells of type 'DLY4X1' used

*** Starting refinePlace (0:29:43 mem=2539.9M) ***
Total net bbox length = 2.644e+05 (1.271e+05 1.373e+05) (ext = 2.836e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2539.9MB
Summary Report:
Instances move: 0 (out of 6082 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.644e+05 (1.271e+05 1.373e+05) (ext = 2.836e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2539.9MB
*** Finished refinePlace (0:29:43 mem=2539.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2539.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2539.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:10.7 real=0:00:22.0 totSessionCpu=0:29:43 mem=2549.9M density=52.584%) ***
**INFO: total 1020 insts, 1065 nets marked don't touch
**INFO: total 1020 insts, 1065 nets marked don't touch DB property
**INFO: total 1020 insts, 1065 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.4/0:00:07.6 (0.7), totSession cpu/real = 0:29:43.3/3:59:56.0 (0.1), mem = 2454.8M
*** Steiner Routed Nets: 11.578%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.02625
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 dtmf_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3049 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3049
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1601
[NR-eGR] Read 6469 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6393
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6393 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.21% H + 0.16% V. EstWL: 3.068402e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       137( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]  Metal3 ( 3)        60( 0.14%)         3( 0.01%)         6( 0.01%)   ( 0.16%) 
[NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       220( 0.16%)         3( 0.00%)         6( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.14% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.42 sec, Curr Mem: 2490.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.52 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   365.52   647.92   446.16   728.56 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   970.32   647.92  1050.96   728.56 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.57 |          3.41 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.57, normalized total congestion hotspot area = 3.41 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   526.80   849.52   607.44   930.16 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   567.12   930.16   647.76  1010.80 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   365.52   647.92   446.16   728.56 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   970.32   647.92  1050.96   728.56 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   526.80   768.88   607.44   849.52 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:30, mem = 1578.2M, totSessionCpu=0:29:44 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2429.5)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
Total number of fetched objects 6714
End delay calculation. (MEM=2456.7 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2456.7 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:45 mem=2456.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2398.18)
*** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
Total number of fetched objects 6714
End delay calculation. (MEM=2457.39 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2457.39 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:47 mem=2457.4M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  4.553  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.584%
Routing Overflow: 0.16% H and 0.14% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:34, mem = 1612.9M, totSessionCpu=0:29:47 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.047 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          543
Multi-Bit FF Count           :            0
Total Bit Count              :          543
Total FF Count               :          543
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     1511.099
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              543                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         600.37           5293          0.000 ns          0.047 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:18.9/0:00:34.9 (0.5), totSession cpu/real = 0:29:47.6/4:00:02.5 (0.1), mem = 2431.8M
<CMD> report_timing
Path 1: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D     (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r941_reg_1/Q (v) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          2.005
- Setup                         0.990
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                14.765
- Arrival Time                 14.718
= Slack Time                    0.047
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       7.018
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_1       | CKN v        |          |       |   7.018 |    7.065 | 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_1       | CKN v -> Q v | SDFFNX1  | 0.490 |   7.508 |    7.555 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC247_r941_1 | A v -> Y v   | DLY4X1   | 1.204 |   8.711 |    8.758 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC103_r941_1 | A v -> Y v   | DLY4X1   | 1.501 |  10.212 |   10.259 | 
     | DTMF_INST/RESULTS_CONV_INST/i_281            | A v -> Y ^   | NAND2X1  | 0.292 |  10.505 |   10.551 | 
     | DTMF_INST/RESULTS_CONV_INST/i_628            | A1 ^ -> Y v  | AOI21X1  | 0.126 |  10.631 |   10.677 | 
     | DTMF_INST/RESULTS_CONV_INST/i_771            | A0 v -> Y ^  | OAI21XL  | 0.324 |  10.955 |   11.001 | 
     | DTMF_INST/RESULTS_CONV_INST/i_601            | A0 ^ -> Y v  | AOI211X1 | 0.171 |  11.126 |   11.172 | 
     | DTMF_INST/RESULTS_CONV_INST/i_687            | A1 v -> Y ^  | OAI21XL  | 0.241 |  11.366 |   11.413 | 
     | DTMF_INST/RESULTS_CONV_INST/i_777            | A1 ^ -> Y v  | AOI21X1  | 0.166 |  11.532 |   11.579 | 
     | DTMF_INST/RESULTS_CONV_INST/i_78             | A1 v -> Y ^  | OAI21XL  | 0.251 |  11.783 |   11.829 | 
     | DTMF_INST/RESULTS_CONV_INST/i_731            | A0 ^ -> Y v  | AOI31X1  | 0.148 |  11.931 |   11.978 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2322767        | A1 v -> Y ^  | OAI31X1  | 0.308 |  12.240 |   12.286 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1653           | D ^ -> Y v   | NOR4BX1  | 0.227 |  12.467 |   12.514 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC455_n_1853 | A v -> Y v   | BUFX8    | 0.161 |  12.628 |   12.675 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC522_n_1853 | A v -> Y v   | BUFXL    | 0.231 |  12.859 |   12.906 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680           | B v -> Y ^   | NOR4BX1  | 0.305 |  13.164 |   13.211 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748           | C ^ -> Y v   | NAND4X1  | 0.224 |  13.388 |   13.434 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172 | A v -> Y v   | DLY4X1   | 1.182 |  14.570 |   14.617 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172 | A v -> Y v   | CLKBUFX1 | 0.148 |  14.718 |   14.765 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg           | D v          | SEDFFX1  | 0.000 |  14.718 |   14.765 | 
     +-----------------------------------------------------------------------------------------------------+ 

<CMD> report_timing -late 
Path 1: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D     (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r941_reg_1/Q (v) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          2.005
- Setup                         0.990
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                14.765
- Arrival Time                 14.718
= Slack Time                    0.047
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       7.018
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_1       | CKN v        |          |       |   7.018 |    7.065 | 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_1       | CKN v -> Q v | SDFFNX1  | 0.490 |   7.508 |    7.555 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC247_r941_1 | A v -> Y v   | DLY4X1   | 1.204 |   8.711 |    8.758 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC103_r941_1 | A v -> Y v   | DLY4X1   | 1.501 |  10.212 |   10.259 | 
     | DTMF_INST/RESULTS_CONV_INST/i_281            | A v -> Y ^   | NAND2X1  | 0.292 |  10.505 |   10.551 | 
     | DTMF_INST/RESULTS_CONV_INST/i_628            | A1 ^ -> Y v  | AOI21X1  | 0.126 |  10.631 |   10.677 | 
     | DTMF_INST/RESULTS_CONV_INST/i_771            | A0 v -> Y ^  | OAI21XL  | 0.324 |  10.955 |   11.001 | 
     | DTMF_INST/RESULTS_CONV_INST/i_601            | A0 ^ -> Y v  | AOI211X1 | 0.171 |  11.126 |   11.172 | 
     | DTMF_INST/RESULTS_CONV_INST/i_687            | A1 v -> Y ^  | OAI21XL  | 0.241 |  11.366 |   11.413 | 
     | DTMF_INST/RESULTS_CONV_INST/i_777            | A1 ^ -> Y v  | AOI21X1  | 0.166 |  11.532 |   11.579 | 
     | DTMF_INST/RESULTS_CONV_INST/i_78             | A1 v -> Y ^  | OAI21XL  | 0.251 |  11.783 |   11.829 | 
     | DTMF_INST/RESULTS_CONV_INST/i_731            | A0 ^ -> Y v  | AOI31X1  | 0.148 |  11.931 |   11.978 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2322767        | A1 v -> Y ^  | OAI31X1  | 0.308 |  12.240 |   12.286 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1653           | D ^ -> Y v   | NOR4BX1  | 0.227 |  12.467 |   12.514 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC455_n_1853 | A v -> Y v   | BUFX8    | 0.161 |  12.628 |   12.675 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC522_n_1853 | A v -> Y v   | BUFXL    | 0.231 |  12.859 |   12.906 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680           | B v -> Y ^   | NOR4BX1  | 0.305 |  13.164 |   13.211 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748           | C ^ -> Y v   | NAND4X1  | 0.224 |  13.388 |   13.434 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172 | A v -> Y v   | DLY4X1   | 1.182 |  14.570 |   14.617 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172 | A v -> Y v   | CLKBUFX1 | 0.148 |  14.718 |   14.765 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg           | D v          | SEDFFX1  | 0.000 |  14.718 |   14.765 | 
     +-----------------------------------------------------------------------------------------------------+ 

<CMD> saveDesign postCTSopt.inv
% Begin save design ... (date=11/21 16:56:12, mem=1572.8M)
% Begin Save ccopt configuration ... (date=11/21 16:56:12, mem=1572.9M)
% End Save ccopt configuration ... (date=11/21 16:56:13, total cpu=0:00:00.1, real=0:00:01.0, peak res=1575.1M, current mem=1575.1M)
% Begin Save netlist data ... (date=11/21 16:56:13, mem=1575.1M)
Writing Binary DB to postCTSopt.inv.dat/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/21 16:56:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1575.2M, current mem=1575.2M)
Saving symbol-table file ...
Saving congestion map file postCTSopt.inv.dat/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=11/21 16:56:13, mem=1575.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/21 16:56:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1575.8M, current mem=1575.8M)
Saving preference file postCTSopt.inv.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/21 16:56:16, mem=1650.1M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=11/21 16:56:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=1650.9M, current mem=1650.9M)
Saving PG file postCTSopt.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2461.3M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/21 16:56:17, mem=1651.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/21 16:56:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.2M, current mem=1651.2M)
% Begin Save routing data ... (date=11/21 16:56:17, mem=1651.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2461.3M) ***
% End Save routing data ... (date=11/21 16:56:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.4M, current mem=1651.4M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan2" DEF ordered section, buffers or logics following scan instance "DTMF_INST/RESULTS_CONV_INST/go_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file postCTSopt.inv.dat/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2655.3M) ***
#Saving pin access data to file postCTSopt.inv.dat/DTMF_CHIP.apa ...
#
Saving rc congestion map postCTSopt.inv.dat/DTMF_CHIP.congmap.gz ...
% Begin Save power constraints data ... (date=11/21 16:56:19, mem=1653.4M)
% End Save power constraints data ... (date=11/21 16:56:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1653.5M, current mem=1653.5M)
dtmf_rc_corner
dtmf_rc_corner
dtmf_rc_corner
Generated self-contained design postCTSopt.inv.dat
% End save design ... (date=11/21 16:56:21, total cpu=0:00:01.6, real=0:00:09.0, peak res=1689.9M, current mem=1655.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> fit
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> zoomBox 317.69600 330.88550 1142.11350 1068.91500
<CMD> zoomBox 469.55450 455.99350 975.85050 909.23650
<CMD> zoomBox 426.90400 420.85600 1022.54650 954.08300
<CMD> zoomBox 376.72700 379.51750 1077.48300 1006.84350
<CMD> zoomBox 317.69500 330.88400 1142.11400 1068.91500
<CMD> zoomBox 248.24600 273.66850 1218.15050 1141.94000
<CMD> zoomBox 427.67200 702.78550 477.86100 676.43600
<CMD> zoomBox 423.10800 659.01500 492.57450 721.20250
<CMD> zoomBox 427.67150 667.14500 477.86100 712.07550
<CMD> zoomBox 429.45350 670.32000 472.11500 708.51100
<CMD> zoomBox 430.96800 673.01850 467.23050 705.48100
<CMD> zoomBox 432.25550 675.31200 463.07900 702.90550
<CMD> zoomBox 412.77200 640.60450 525.89150 741.87050
<CMD> zoomBox 388.24900 596.91950 604.95150 790.91450
<CMD> zoomBox 356.01400 539.49550 708.87800 855.38400
<CMD> zoomBox 323.92850 482.16250 812.32200 919.37900
<CMD> zoomBox 279.51950 402.80950 955.49700 1007.95350
<CMD> setLayerPreference timingMap -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference pinDensityMap -isVisible 1
<CMD> setLayerPreference pinDensityMap -isVisible 0
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
<CMD> fit
