

================================================================
== Vivado HLS Report for 'PoolLayer'
================================================================
* Date:           Tue Dec  4 09:54:53 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.057|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5004|  5004|  5004|  5004|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+---------+
        |                  |       |  Latency  |  Interval | Pipeline|
        |     Instance     | Module| min | max | min | max |   Type  |
        +------------------+-------+-----+-----+-----+-----+---------+
        |grp_Conv9_fu_155  |Conv9  |  649|  649|  649|  649|   none  |
        +------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    10|    10|         5|          -|          -|     2|    no    |
        | + Loop 1.1      |     2|     2|         1|          1|          1|     2|    yes   |
        |- Loop 2         |  4992|  4992|       832|          -|          -|     6|    no    |
        | + Loop 2.1      |   180|   180|        15|          -|          -|    12|    no    |
        |  ++ Loop 2.1.1  |    12|    12|         2|          1|          1|    12|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     216|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      1|     190|     422|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     146|
|Register         |        -|      -|      65|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      1|     255|     784|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+-------+-----+-----+
    |     Instance     | Module| BRAM_18K| DSP48E|  FF | LUT |
    +------------------+-------+---------+-------+-----+-----+
    |grp_Conv9_fu_155  |Conv9  |        0|      1|  190|  422|
    +------------------+-------+---------+-------+-----+-----+
    |Total             |       |        0|      1|  190|  422|
    +------------------+-------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |p_temp_val_V_U  |PoolLayer_p_temp_yd2  |        2|  0|   0|   529|   32|     1|        16928|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        2|  0|   0|   529|   32|     1|        16928|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_70_fu_289_p2         |     *    |      0|  0|  17|           5|           5|
    |i_2_fu_170_p2            |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_194_p2            |     +    |      0|  0|  12|           3|           1|
    |i_4_fu_344_p2            |     +    |      0|  0|  15|           5|           2|
    |j_2_fu_325_p2            |     +    |      0|  0|  15|           5|           2|
    |j_fu_182_p2              |     +    |      0|  0|  10|           2|           1|
    |tmp_68_fu_254_p2         |     +    |      0|  0|  16|           9|           9|
    |tmp_71_fu_334_p2         |     +    |      0|  0|  18|          11|          11|
    |tmp_72_fu_315_p2         |     +    |      0|  0|  17|          10|          10|
    |tmp_67_fu_224_p2         |     -    |      0|  0|  15|           8|           8|
    |tmp_69_fu_279_p2         |     -    |      0|  0|  18|          11|          11|
    |exitcond2_fu_176_p2      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_164_p2      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_188_p2       |   icmp   |      0|  0|   9|           3|           3|
    |tmp_106_i_fu_295_p2      |   icmp   |      0|  0|  11|           5|           5|
    |tmp_i_fu_234_p2          |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 216|          91|          83|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |i_0_i_reg_98             |   9|          2|    2|          4|
    |i_i_reg_132              |   9|          2|    5|         10|
    |i_reg_120                |   9|          2|    3|          6|
    |j_0_i_reg_109            |   9|          2|    2|          4|
    |j_i_reg_144              |   9|          2|    5|         10|
    |p_temp_val_V_address0    |  15|          3|   10|         30|
    |p_temp_val_V_ce0         |  15|          3|    1|          3|
    |p_temp_val_V_we0         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 146|         31|   31|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |grp_Conv9_fu_155_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_reg_98                   |   2|   0|    2|          0|
    |i_2_reg_354                    |   2|   0|    2|          0|
    |i_3_reg_370                    |   3|   0|    3|          0|
    |i_i_reg_132                    |   5|   0|    5|          0|
    |i_reg_120                      |   3|   0|    3|          0|
    |j_0_i_reg_109                  |   2|   0|    2|          0|
    |j_i_reg_144                    |   5|   0|    5|          0|
    |tmp_106_i_reg_394              |   1|   0|    1|          0|
    |tmp_69_reg_384                 |   9|   0|   11|          2|
    |tmp_70_reg_389                 |  10|   0|   10|          0|
    |tmp_82_cast_reg_375            |   7|   0|    9|          2|
    |tmp_84_reg_398                 |   4|   0|    4|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  65|   0|   69|          4|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |        PoolLayer       | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |        PoolLayer       | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |        PoolLayer       | return value |
|ap_done                          | out |    1| ap_ctrl_hs |        PoolLayer       | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |        PoolLayer       | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |        PoolLayer       | return value |
|input_val_V_address0             | out |   12|  ap_memory |       input_val_V      |     array    |
|input_val_V_ce0                  | out |    1|  ap_memory |       input_val_V      |     array    |
|input_val_V_q0                   |  in |   32|  ap_memory |       input_val_V      |     array    |
|poollayer_output_val_V_address0  | out |   10|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_ce0       | out |    1|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_we0       | out |    1|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_d0        | out |   32|  ap_memory | poollayer_output_val_V |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

