// Seed: 980193289
module module_0 (
    output wor id_0
);
  assign id_0 = !1;
endmodule
module module_1 (
    input  wand  id_0,
    input  wor   id_1,
    input  logic id_2,
    output wor   id_3
    , id_5
);
  reg id_6;
  reg id_7 = 1;
  always id_6 <= id_2.id_7;
  assign id_3 = 1;
  module_0(
      id_3
  );
  always id_5 = id_0 !=? id_5;
  wire id_8, id_9;
  if (1) wire id_10;
  else assign id_6 = id_5;
  wire id_11;
  wire id_12;
  assign id_6 = 1;
  wire id_13, id_14;
  always id_5 = 1;
endmodule
