<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v</a>
time_elapsed: 0.011s



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\mux_2to1_gates&#39;.
Warning: Identifier `\inv_sel&#39; is implicitly declared at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v:13</a>.
Warning: Identifier `\asel&#39; is implicitly declared at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v:14</a>.
Warning: Identifier `\bsel&#39; is implicitly declared at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v:15</a>.
Successfully finished Verilog frontend.


</pre>