FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"TTL_TO_ECL_IN";
3"ECL_TO_TTL_IN";
4"ECL_TO_LVDS_IN";
5"GND\G";
6"NIM_TO_ECL_IN";
7"LVDS_TO_ECL_IN_N";
8"LVDS_TO_ECL_IN_P";
9"ECL_TO_NIM_IN";
10"GND\G";
11"GND\G";
12"ECL_TO_LVDS_OUT_P";
13"ECL_TO_LVDS_OUT_N";
14"GND\G";
15"GND\G";
16"GND\G";
17"TTL_TO_ECL_OUT";
18"LVDS_TO_ECL_OUT";
19"NIM_TO_ECL_OUT";
20"ECL_TO_TTL_OUT";
21"ECL_TO_NIM_OUT";
22"GND\G";
23"GND\G";
24"GND\G";
25"GND\G";
26"GND\G";
%"INPORT"
"1","(1325,2725)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(1325,2850)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(1325,2600)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(1325,2500)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(1325,2400)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(1325,2300)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"OUTPORT"
"1","(1300,3975)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(1300,4075)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(1300,3800)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"SIP_HEADER_2PIN"
"1","(-1475,4050)","2","misc","I43";
;
$LOCATION"U167"
CDS_LOCATION"U167"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"11;
"1 \B"
$PN"1"2;
%"SIP_HEADER_2PIN"
"1","(-1475,3650)","2","misc","I44";
;
$LOCATION"U169"
CDS_LOCATION"U169"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"10;
"1 \B"
$PN"1"6;
%"SIP_HEADER_2PIN"
"1","(-1475,3500)","2","misc","I45";
;
$LOCATION"U170"
CDS_LOCATION"U170"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"15;
"1 \B"
$PN"1"3;
%"SIP_HEADER_2PIN"
"1","(-1475,3375)","2","misc","I46";
;
$LOCATION"U171"
CDS_LOCATION"U171"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"16;
"1 \B"
$PN"1"4;
%"SIP_HEADER_2PIN"
"1","(-1475,3225)","2","misc","I47";
;
$LOCATION"U172"
CDS_LOCATION"U172"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"14;
"1 \B"
$PN"1"9;
%"SIP_HEADER_2PIN"
"2","(-1475,3875)","2","misc","I48";
;
$LOCATION"U168"
CDS_LOCATION"U168"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc"
_PDVDUP1"";
"2 \B"
$PN"2"7;
"1 \B"
$PN"1"8;
%"TESTPOINT_L"
"1","(-1575,3875)","0","misc","I49";
;
$LOCATION"TP18"
CDS_LOCATION"TP18"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"5;
%"OUTPORT"
"1","(1300,3875)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"TESTPOINT_L"
"1","(-1525,2500)","0","misc","I50";
;
$LOCATION"TP55"
CDS_LOCATION"TP55"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"1;
%"SIP_HEADER_2PIN"
"2","(-1425,2500)","2","misc","I51";
;
$LOCATION"U177"
CDS_LOCATION"U177"
$SEC"1"
CDS_SEC"1"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"13;
"1 \B"
$PN"1"12;
%"SIP_HEADER_2PIN"
"1","(-1425,2975)","2","misc","I52";
;
$LOCATION"U173"
CDS_LOCATION"U173"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"26;
"1 \B"
$PN"1"17;
%"SIP_HEADER_2PIN"
"1","(-1425,2875)","2","misc","I53";
;
$LOCATION"U174"
CDS_LOCATION"U174"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"25;
"1 \B"
$PN"1"18;
%"SIP_HEADER_2PIN"
"1","(-1425,2775)","2","misc","I54";
;
$LOCATION"U175"
CDS_LOCATION"U175"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"24;
"1 \B"
$PN"1"19;
%"SIP_HEADER_2PIN"
"1","(-1425,2675)","2","misc","I55";
;
$LOCATION"U176"
CDS_LOCATION"U176"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"23;
"1 \B"
$PN"1"20;
%"SIP_HEADER_2PIN"
"1","(-1425,2125)","2","misc","I56";
;
$LOCATION"U178"
CDS_LOCATION"U178"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"22;
"1 \B"
$PN"1"21;
%"OUTPORT"
"1","(1300,3725)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(1300,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(1300,3650)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"INPORT"
"1","(1325,3000)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
END.
