src/ps7_init.o src/ps7_init.o: \
 E:/FPGA_demo/CRZ01/14_QSPI_HDMI/SoC_HDMI/PS_Embedded_Design.sdk/embedded_design_hw_platform_0/ps7_init.c \
 E:/FPGA_demo/CRZ01/14_QSPI_HDMI/SoC_HDMI/PS_Embedded_Design.sdk/embedded_design_hw_platform_0/ps7_init.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h

E:/FPGA_demo/CRZ01/14_QSPI_HDMI/SoC_HDMI/PS_Embedded_Design.sdk/embedded_design_hw_platform_0/ps7_init.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xil_io.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xil_types.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xil_printf.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xparameters.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:
