/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  reg [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [11:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[74:70] + in_data[42:38];
  assign celloutsig_0_42z = { celloutsig_0_8z[1:0], celloutsig_0_28z } + celloutsig_0_33z[6:4];
  assign celloutsig_1_5z = celloutsig_1_4z[8:3] + in_data[164:159];
  assign celloutsig_1_6z = { celloutsig_1_0z[8:0], celloutsig_1_4z } + { celloutsig_1_4z[7:5], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z[7:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z } + { in_data[153:146], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:1], celloutsig_0_0z } + { celloutsig_0_3z[4:1], celloutsig_0_1z };
  assign celloutsig_1_14z = { in_data[107:106], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_13z } + { celloutsig_1_11z[15:1], celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z } + { celloutsig_0_10z[9:2], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_1z[4:1], celloutsig_0_18z, celloutsig_0_15z } + celloutsig_0_3z[8:3];
  assign celloutsig_0_23z = celloutsig_0_13z[18:12] + celloutsig_0_3z[8:2];
  assign celloutsig_0_31z = { celloutsig_0_4z[3:2], celloutsig_0_29z } + { celloutsig_0_30z, celloutsig_0_19z };
  assign celloutsig_0_3z = { celloutsig_0_1z[5:3], celloutsig_0_1z } + { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_5z[9:1], celloutsig_0_17z } + { celloutsig_0_31z, celloutsig_0_8z };
  assign celloutsig_1_1z = ^ in_data[109:103];
  assign celloutsig_1_2z = ^ { celloutsig_1_0z[6], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = ^ celloutsig_1_0z[5:3];
  assign celloutsig_1_7z = ^ celloutsig_1_0z[3:0];
  assign celloutsig_1_9z = ^ celloutsig_1_4z[10:2];
  assign celloutsig_1_12z = ^ { in_data[109:104], celloutsig_1_7z };
  assign celloutsig_1_13z = ^ celloutsig_1_11z[8:5];
  assign celloutsig_1_16z = ^ celloutsig_1_11z[19:12];
  assign celloutsig_1_18z = ^ celloutsig_1_0z[4:0];
  assign celloutsig_0_7z = ^ { in_data[37:25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_9z = ^ in_data[90:82];
  assign celloutsig_0_15z = ^ { celloutsig_0_13z[7:2], celloutsig_0_11z };
  assign celloutsig_0_17z = ^ celloutsig_0_13z[18:12];
  assign celloutsig_0_18z = ^ { celloutsig_0_0z[4:1], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_2z = ^ celloutsig_0_1z[4:1];
  assign celloutsig_0_28z = ^ celloutsig_0_20z[3:0];
  assign celloutsig_0_30z = ^ { celloutsig_0_6z[3:2], celloutsig_0_28z };
  assign celloutsig_0_35z = ^ { in_data[78:74], celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_41z = { celloutsig_0_29z[2:0], celloutsig_0_9z } ^ { celloutsig_0_27z[15:13], celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[156:146] ^ in_data[167:157];
  assign celloutsig_0_4z = celloutsig_0_3z[6:0] ^ { in_data[72:67], celloutsig_0_2z };
  assign celloutsig_1_8z = celloutsig_1_6z[17:7] ^ in_data[134:124];
  assign celloutsig_1_11z = in_data[162:143] ^ { celloutsig_1_4z[10:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_11z[3], celloutsig_1_12z, celloutsig_1_10z } ^ { celloutsig_1_4z[11:1], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_10z[7], celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_18z } ^ { celloutsig_1_14z[14:1], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_4z[4:1] ^ celloutsig_0_0z[4:1];
  assign celloutsig_0_10z = { in_data[1], celloutsig_0_5z } ^ { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_11z = in_data[44:41] ^ celloutsig_0_8z;
  assign celloutsig_0_12z = in_data[39:36] ^ celloutsig_0_0z[3:0];
  assign celloutsig_0_1z = { in_data[28], celloutsig_0_0z } ^ in_data[15:10];
  assign celloutsig_0_14z = celloutsig_0_6z[19:15] ^ { celloutsig_0_0z[4:1], celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_13z[15:10] ^ celloutsig_0_6z[5:0];
  assign celloutsig_0_19z = in_data[7:3] ^ celloutsig_0_4z[6:2];
  assign celloutsig_0_27z = { celloutsig_0_0z[2:0], celloutsig_0_23z, celloutsig_0_10z } ^ { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_29z = celloutsig_0_13z[13:10] ^ celloutsig_0_23z[4:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_4z = { in_data[149:140], celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_6z = 28'h0000000;
    else if (!clkin_data[0]) celloutsig_0_6z = { in_data[63:46], celloutsig_0_5z };
  assign { out_data[128], out_data[111:96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
