module top_module (
    input in,
    input [1:0] state,
    output reg [1:0] next_state,
    output out
);

    always_comb begin
        case (state)
            2'b00: next_state = in ? 2'b01 : 2'b00;
            2'b01: next_state = in ? 2'b01 : 2'b10;
            2'b10: next_state = in ? 2'b11 : 2'b00;
            2'b11: next_state = in ? 2'b01 : 2'b10;
            default: next_state = 2'b00;
        endcase
    end

    assign out = (state == 2'b11);

endmodule
