{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650035857739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650035857740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 22:17:37 2022 " "Processing started: Fri Apr 15 22:17:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650035857740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035857740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_CPU -c Simple_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_CPU -c Simple_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035857740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650035858076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650035858076 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OutputPort.sv(30) " "Verilog HDL information at OutputPort.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650035865729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab2/cpu/src/outputport.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab2/cpu/src/outputport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OutputPort " "Found entity 1: OutputPort" {  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035865730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab2/cpu/src/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab2/cpu/src/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "../src/Mux4.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035865731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab2/cpu/src/inputport.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab2/cpu/src/inputport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InputPort " "Found entity 1: InputPort" {  } { { "../src/InputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/InputPort.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035865732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab2/cpu/src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab2/cpu/src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035865733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab2/cpu/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab2/cpu/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035865734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865734 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Simple_CPU Simple_CPU.sv(10) " "Verilog Module Declaration warning at Simple_CPU.sv(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Simple_CPU\"" {  } { { "../src/Simple_CPU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035865735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab2/cpu/src/simple_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab2/cpu/src/simple_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_CPU " "Found entity 1: Simple_CPU" {  } { { "../src/Simple_CPU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035865735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Simple_CPU " "Elaborating entity \"Simple_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650035865768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl\"" {  } { { "../src/Simple_CPU.sv" "ctrl" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035865777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:mux " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:mux\"" {  } { { "../src/Simple_CPU.sv" "mux" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035865779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "../src/Simple_CPU.sv" "alu" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035865780 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CF ALU.sv(40) " "Verilog HDL Always Construct warning at ALU.sv(40): inferring latch(es) for variable \"CF\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ALU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/ALU.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650035865782 "|Simple_CPU|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZF ALU.sv(40) " "Verilog HDL Always Construct warning at ALU.sv(40): inferring latch(es) for variable \"ZF\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ALU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/ALU.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650035865782 "|Simple_CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZF ALU.sv(40) " "Inferred latch for \"ZF\" at ALU.sv(40)" {  } { { "../src/ALU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865782 "|Simple_CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CF ALU.sv(40) " "Inferred latch for \"CF\" at ALU.sv(40)" {  } { { "../src/ALU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035865782 "|Simple_CPU|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputPort InputPort:PortA " "Elaborating entity \"InputPort\" for hierarchy \"InputPort:PortA\"" {  } { { "../src/Simple_CPU.sv" "PortA" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035865783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputPort OutputPort:out " "Elaborating entity \"OutputPort\" for hierarchy \"OutputPort:out\"" {  } { { "../src/Simple_CPU.sv" "out" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035865785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 OutputPort.sv(36) " "Verilog HDL assignment warning at OutputPort.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650035865785 "|Simple_CPU|OutputPort:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 OutputPort.sv(37) " "Verilog HDL assignment warning at OutputPort.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650035865786 "|Simple_CPU|OutputPort:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 OutputPort.sv(38) " "Verilog HDL assignment warning at OutputPort.sv(38): truncated value with size 32 to match size of target (8)" {  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650035865786 "|Simple_CPU|OutputPort:out"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputPort:out\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputPort:out\|Div1\"" {  } { { "../src/OutputPort.sv" "Div1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650035866115 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputPort:out\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputPort:out\|Mod0\"" {  } { { "../src/OutputPort.sv" "Mod0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650035866115 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputPort:out\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputPort:out\|Mod1\"" {  } { { "../src/OutputPort.sv" "Mod1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650035866115 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650035866115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputPort:out\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"OutputPort:out\|lpm_divide:Div1\"" {  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035866143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputPort:out\|lpm_divide:Div1 " "Instantiated megafunction \"OutputPort:out\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866143 ""}  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650035866143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/misc/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035866175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035866175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/misc/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035866184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035866184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/misc/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035866195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035866195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputPort:out\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"OutputPort:out\|lpm_divide:Mod0\"" {  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035866203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputPort:out\|lpm_divide:Mod0 " "Instantiated megafunction \"OutputPort:out\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650035866203 ""}  } { { "../src/OutputPort.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650035866203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/misc/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650035866234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035866234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OutputHundreds\[5\] GND " "Pin \"OutputHundreds\[5\]\" is stuck at GND" {  } { { "../src/Simple_CPU.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/Simple_CPU.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650035866620 "|Simple_CPU|OutputHundreds[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650035866620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650035866678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/misc/output_files/Simple_CPU.map.smsg " "Generated suppressed messages file C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/misc/output_files/Simple_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035866906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650035867046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650035867046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650035867085 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650035867085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650035867085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650035867085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650035867103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 22:17:47 2022 " "Processing ended: Fri Apr 15 22:17:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650035867103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650035867103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650035867103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650035867103 ""}
