irq_set_chip_and_handler	,	F_11
ENOMEM	,	V_30
MX25_TGCR_CLK_EN	,	V_41
irq_set_chained_handler	,	F_17
IRQ_NOREQUEST	,	V_20
DIV_ROUND_UP	,	F_22
irq_domain_add_simple	,	F_16
__iomem	,	T_3
hwirq	,	V_16
dev_dbg	,	F_20
irq_set_chip_data	,	F_10
IRQ_NOPROBE	,	V_21
clk_div	,	V_31
pdev	,	V_23
dev	,	V_25
iomem	,	V_37
u32	,	T_1
irq_desc	,	V_1
"Failed to get ipg clock\n"	,	L_8
irq_domain	,	V_13
MX25_TGCR_POWERMODE_MASK	,	V_43
platform_get_irq	,	F_14
ret	,	V_36
res	,	V_35
clk	,	V_32
resource	,	V_34
regmap_read	,	F_5
mx25_tsadc_setup_irq	,	F_13
PTR_ERR	,	F_31
"Failed to initialize regmap\n"	,	L_6
clk_get_rate	,	F_21
MX25_TGCR_ADCCLKCFG	,	F_25
mx25_tsadc_domain_ops	,	V_29
MX25_TSC_TGCR	,	V_33
mx25_tsadc_irq_handler	,	F_1
irq_desc_get_chip	,	F_3
MX25_TGSR_TCQ_INT	,	V_12
"Found master clock at %lu Hz\n"	,	L_3
"ipg"	,	L_7
domain	,	V_11
dummy_irq_chip	,	V_18
generic_handle_irq	,	F_6
of_node	,	V_28
GFP_KERNEL	,	V_38
platform_get_resource	,	F_28
chained_irq_enter	,	F_4
MX25_TGSR_GCQ_INT	,	V_10
device	,	V_24
desc	,	V_2
status	,	V_7
platform_set_drvdata	,	F_34
devm_kzalloc	,	F_27
MX25_TSC_TGSR	,	V_9
np	,	V_27
mx25_tsadc	,	V_3
chained_irq_exit	,	F_8
mx25_tsadc_domain_map	,	F_9
MX25_TGCR_INTREFEN	,	V_45
of_platform_populate	,	F_35
handle_level_irq	,	V_19
device_node	,	V_26
"Failed to get irq\n"	,	L_1
"Setting up ADC clock divider to %u\n"	,	L_4
dev_err	,	F_15
devm_regmap_init_mmio	,	F_32
irq_hw_number_t	,	T_2
irq_find_mapping	,	F_7
host_data	,	V_17
tsadc	,	V_4
"Resulting ADC conversion clock at %lu Hz\n"	,	L_5
IORESOURCE_MEM	,	V_39
irq_chip	,	V_5
mx25_tsadc_regmap_config	,	V_40
chip	,	V_6
devm_ioremap_resource	,	F_29
devm_clk_get	,	F_33
d	,	V_14
irq	,	V_15
regs	,	V_8
mx25_tsadc_setup_clk	,	F_19
regmap_update_bits	,	F_24
"Failed to add irq domain\n"	,	L_2
max_t	,	F_23
MX25_TGCR_POWERMODE_SAVE	,	V_44
MX25_TGCR_TSC_RST	,	V_42
irq_set_handler_data	,	F_18
mx25_tsadc_probe	,	F_26
platform_device	,	V_22
irq_modify_status	,	F_12
irq_desc_get_handler_data	,	F_2
IS_ERR	,	F_30
