<stg><name>sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 0, i1 %M_AXIS_V_last_V, i1 0, i1 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %M_AXIS_V_last_V, i4 %M_AXIS_V_strb_V, i4 %M_AXIS_V_keep_V, i32 %M_AXIS_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i17 0, i17 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln55 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln56 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body86

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body86:0 %indvar_flatten13_load = load i17 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body86:1 %icmp_ln55 = icmp_eq  i17 %indvar_flatten13_load, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body86:2 %add_ln55_1 = add i17 %indvar_flatten13_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body86:3 %br_ln55 = br i1 %icmp_ln55, void %for.inc99, void %for.end101.exitStub

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc99:0 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc99:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc99:2 %add_ln55 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc99:5 %icmp_ln56 = icmp_eq  i9 %j_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc99:6 %select_ln55 = select i1 %icmp_ln56, i9 0, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc99:7 %select_ln55_1 = select i1 %icmp_ln56, i9 %add_ln55, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="9">
<![CDATA[
for.inc99:8 %empty = trunc i9 %select_ln55_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc99:9 %cmp94 = icmp_eq  i9 %select_ln55_1, i9 255

]]></Node>
<StgValue><ssdm name="cmp94"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="9">
<![CDATA[
for.inc99:10 %trunc_ln56 = trunc i9 %select_ln55

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc99:12 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty, i4 %trunc_ln56

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
for.inc99:13 %zext_ln57 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:14 %output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:15 %output_1_addr = getelementptr i8 %output_1, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:16 %output_2_addr = getelementptr i8 %output_2, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:17 %output_3_addr = getelementptr i8 %output_3, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:18 %output_4_addr = getelementptr i8 %output_4, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:19 %output_5_addr = getelementptr i8 %output_5, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:20 %output_6_addr = getelementptr i8 %output_6, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:21 %output_7_addr = getelementptr i8 %output_7, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:22 %output_8_addr = getelementptr i8 %output_8, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_8_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:23 %output_9_addr = getelementptr i8 %output_9, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_9_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:24 %output_10_addr = getelementptr i8 %output_10, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_10_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:25 %output_11_addr = getelementptr i8 %output_11, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_11_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:26 %output_12_addr = getelementptr i8 %output_12, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_12_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:27 %output_13_addr = getelementptr i8 %output_13, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_13_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:28 %output_14_addr = getelementptr i8 %output_14, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_14_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:29 %output_15_addr = getelementptr i8 %output_15, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_15_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc99:30 %trunc_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln55, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:31 %output_load = load i12 %output_addr

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:32 %output_1_load = load i12 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:33 %output_2_load = load i12 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:34 %output_3_load = load i12 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:35 %output_4_load = load i12 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:36 %output_5_load = load i12 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:37 %output_6_load = load i12 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:38 %output_7_load = load i12 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:39 %output_8_load = load i12 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:40 %output_9_load = load i12 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:41 %output_10_load = load i12 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:42 %output_11_load = load i12 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:43 %output_12_load = load i12 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:44 %output_13_load = load i12 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:45 %output_14_load = load i12 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:46 %output_15_load = load i12 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc99:49 %icmp_ln58 = icmp_eq  i9 %select_ln55, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:50 %write_output_last = and i1 %cmp94, i1 %icmp_ln58

]]></Node>
<StgValue><ssdm name="write_output_last"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc99:52 %add_ln56 = add i9 %select_ln55, i9 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc99:53 %store_ln55 = store i17 %add_ln55_1, i17 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc99:54 %store_ln55 = store i9 %select_ln55_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc99:55 %store_ln56 = store i9 %add_ln56, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
for.end101.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc99:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_7_VITIS_LOOP_56_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc99:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc99:11 %specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:31 %output_load = load i12 %output_addr

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:32 %output_1_load = load i12 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:33 %output_2_load = load i12 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:34 %output_3_load = load i12 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:35 %output_4_load = load i12 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:36 %output_5_load = load i12 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:37 %output_6_load = load i12 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:38 %output_7_load = load i12 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:39 %output_8_load = load i12 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:40 %output_9_load = load i12 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:41 %output_10_load = load i12 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:42 %output_11_load = load i12 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:43 %output_12_load = load i12 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:44 %output_13_load = load i12 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:45 %output_14_load = load i12 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="12">
<![CDATA[
for.inc99:46 %output_15_load = load i12 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="8" op_3_bw="4" op_4_bw="8" op_5_bw="4" op_6_bw="8" op_7_bw="4" op_8_bw="8" op_9_bw="4" op_10_bw="8" op_11_bw="4" op_12_bw="8" op_13_bw="4" op_14_bw="8" op_15_bw="4" op_16_bw="8" op_17_bw="4" op_18_bw="8" op_19_bw="4" op_20_bw="8" op_21_bw="4" op_22_bw="8" op_23_bw="4" op_24_bw="8" op_25_bw="4" op_26_bw="8" op_27_bw="4" op_28_bw="8" op_29_bw="4" op_30_bw="8" op_31_bw="4" op_32_bw="8" op_33_bw="8" op_34_bw="4">
<![CDATA[
for.inc99:47 %write_output_data = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.16i8.i8.i4, i4 0, i8 %output_load, i4 1, i8 %output_1_load, i4 2, i8 %output_2_load, i4 3, i8 %output_3_load, i4 4, i8 %output_4_load, i4 5, i8 %output_5_load, i4 6, i8 %output_6_load, i4 7, i8 %output_7_load, i4 8, i8 %output_8_load, i4 9, i8 %output_9_load, i4 10, i8 %output_10_load, i4 11, i8 %output_11_load, i4 12, i8 %output_12_load, i4 13, i8 %output_13_load, i4 14, i8 %output_14_load, i4 15, i8 %output_15_load, i8 0, i4 %trunc_ln7

]]></Node>
<StgValue><ssdm name="write_output_data"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
for.inc99:48 %zext_ln57_1 = zext i8 %write_output_data

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
for.inc99:51 %write_ln59 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V, i32 %zext_ln57_1, i4 0, i4 0, i1 %write_output_last

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.inc99:56 %br_ln56 = br void %for.body86

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
