v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,SD_CLK~1,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWrite,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWrite,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWriteCMD24WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD12WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.stbyCMD7WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.identCMD3WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD8WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD16WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD55WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD6WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD55WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD41WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.readyCMD2WaitResp,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockReadComplt,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.unavaliable,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD0Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteMute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWriteMute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD8Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD16Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD55Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.stbyCMD7Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD55Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.identCMD3Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.readyCMD2Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD8Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD16Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.identCMD3Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD6Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.stbyCMD7Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD55Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD55Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD41Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.readyCMD2Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD0Begin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWriteComplt,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteComplt,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.beforeInit,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.initComplt,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|dataWriterOnAir:dataWriterOnAirUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,fileSystemServer:fileSystemServerUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingFAT1footer,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBlockFAT2footer,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingFAT2header,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingFAT1header,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBlockFAT2header,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBlockFAT1footer,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingFAT2footer,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingBlockFileHeader,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBlockFAT1header,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBlockFileHeader,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.shutingDownAfterStopRec,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBufStream,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeFAT2Tail,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeFAT1Tail,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWriteFAT1Tail,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeFileUpdatedHeader,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWriteFAT2Tail,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.constructFATend,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.waitRECbegin,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.waitForCalcingCurAddr,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.initCard,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.initMute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingFAT2BufStream,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingVolumeID13,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingFAT1BufStream,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingVolumeID31,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingVolumeID23,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingVolumeID22,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingVolumeID12,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingVolumeID11,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterWrittingVolumeID21,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.muteAfterInit,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBufStreamFAT2,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeBufStreamFAT1,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeVolumeID23,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeVolumeID13,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeVolumeID21,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeVolumeID11,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeVolumeID31,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeVolumeID22,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,state.writeVolumeID12,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|BUFREADY[1],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|BUFREADY[0],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|muteCounter:initMute|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|muteCounter:muteRespCheck|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.waitAction,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,muteCounter:muteBetweenAllocationStatesUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.init,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.pumpNextDBuff,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.pumpFirstDBuff,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockRead,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.stbyCMD7PrgNeed,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD41VoltageMute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD0PrgNeed,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleInitMute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWritePrgNeed,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD16RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.readyCMD2RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD55RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrCMD6RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.stbyCMD7RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.identCMD3RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD41RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD8RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD12PrgNeed,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.transfrMultWriteCMD25RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,commandManager:commandManagerUnit|state.idleCMD55RespCheck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,SD_CLK~1,sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|ENA_COUNTER,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,SD_CLK~1,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,DATA[0]~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DATA[0]~0,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,commandManager:commandManagerUnit|nextState.beforeInit~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,commandManager:commandManagerUnit|nextState.beforeInit~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,EXT_CLK,RST,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,EXT_CLK,pllSdClocking:SDTiming|altpll:altpll_component|pllSdClocking_altpll:auto_generated|wire_pll1_fbout,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,EXT_CLK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,EXT_USB_CLK,pllADC:pllADCUnit|altpll:altpll_component|pllADC_altpll:auto_generated|wire_pll1_fbout,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,EXT_USB_CLK,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,33;0;33;0;0;46;33;0;46;46;0;21;0;0;35;0;21;35;0;0;0;21;0;0;0;0;0;46;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,13;46;13;46;46;0;13;46;0;0;46;25;46;46;11;46;25;11;46;46;46;25;46;46;46;46;46;0;46;46,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,SD_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_CLK1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_CLK2,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LED,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,WR,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SIWU,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,OE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SD_CMD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SD_DAT[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SD_DAT[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SD_DAT[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SD_DAT[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,D[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TXE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,EXT_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RXF,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,EXT_USB_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BUT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT2[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ADC_INPUT1[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
