// Seed: 989366893
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wand id_2,
    output uwire id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    output logic id_3,
    input supply0 id_4,
    input tri0 id_5
);
  logic id_7;
  assign id_3 = id_7;
  assign id_7 = {1'b0};
  always id_7 <= 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
