Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Sep 26 16:14:13 2023
| Host         : acomputer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multi3_timing_summary_routed.rpt -pb multi3_timing_summary_routed.pb -rpx multi3_timing_summary_routed.rpx -warn_on_violation
| Design       : multi3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            M[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 5.115ns (55.788%)  route 4.054ns (44.212%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           1.573     3.034    A_IBUF[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.124     3.158 r  M_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.481     5.639    M_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.169 r  M_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.169    M[1]
    E19                                                               r  M[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            M[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 5.312ns (61.072%)  route 3.386ns (38.928%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           1.509     2.962    A_IBUF[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.152     3.114 r  M_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.876     4.991    M_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.697 r  M_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.697    M[0]
    U16                                                               r  M[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            M[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 5.082ns (58.576%)  route 3.594ns (41.424%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           1.583     3.033    B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.124     3.157 r  M_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.011     5.168    M_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.676 r  M_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.676    M[4]
    W18                                                               r  M[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            M[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 5.088ns (59.571%)  route 3.453ns (40.429%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           1.578     3.028    B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.152 r  M_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.027    M_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.541 r  M_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.541    M[5]
    U15                                                               r  M[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            M[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 5.084ns (60.108%)  route 3.374ns (39.892%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.457     2.908    B_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  M_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.949    M_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.458 r  M_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.458    M[3]
    V19                                                               r  M[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            M[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.449ns  (logic 5.076ns (60.072%)  route 3.374ns (39.928%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.469     2.919    B_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.043 r  M_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.948    M_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.449 r  M_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.449    M[2]
    U19                                                               r  M[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            M[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.468ns (64.059%)  route 0.824ns (35.941%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           0.390     0.611    A_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.656 r  M_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.090    M_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.292 r  M_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.292    M[2]
    U19                                                               r  M[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            M[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.476ns (64.307%)  route 0.819ns (35.693%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           0.389     0.610    A_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.655 r  M_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.085    M_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.295 r  M_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.295    M[3]
    V19                                                               r  M[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            M[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.535ns (64.942%)  route 0.829ns (35.058%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.405     0.624    B_IBUF[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.048     0.672 r  M_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.095    M_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.363 r  M_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.363    M[0]
    U16                                                               r  M[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            M[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.481ns (62.379%)  route 0.893ns (37.621%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           0.468     0.689    A_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.734 r  M_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.159    M_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.375 r  M_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.375    M[5]
    U15                                                               r  M[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            M[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.476ns (60.823%)  route 0.950ns (39.177%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           0.475     0.696    A_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.741 r  M_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.216    M_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.426 r  M_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.426    M[4]
    W18                                                               r  M[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            M[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.494ns (58.416%)  route 1.064ns (41.584%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.405     0.624    B_IBUF[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.669 r  M_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.659     1.328    M_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.558 r  M_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.558    M[1]
    E19                                                               r  M[1] (OUT)
  -------------------------------------------------------------------    -------------------





