/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 312 232)
	(text "altddio_in" (rect 112 0 176 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 16 144 33 156)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "datain[WIDTH-1..0]" (rect 0 0 105 14)(font "Arial" (font_size 8)))
		(text "datain[]" (rect 64 32 105 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 56 40)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "inclock" (rect 0 0 38 14)(font "Arial" (font_size 8)))
		(text "inclock" (rect 64 48 102 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 56 56)(line_width 1))
	)
	(port
		(pt 0 72)
		(input)
		(text "inclocken" (rect 0 0 53 14)(font "Arial" (font_size 8)))
		(text "inclocken" (rect 64 64 117 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 56 72)(line_width 1))
	)
	(port
		(pt 0 88)
		(input)
		(text "aclr" (rect 0 0 21 14)(font "Arial" (font_size 8)))
		(text "aclr" (rect 64 80 85 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 56 88)(line_width 1))
	)
	(port
		(pt 0 104)
		(input)
		(text "aset" (rect 0 0 24 14)(font "Arial" (font_size 8)))
		(text "aset" (rect 64 96 88 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 56 104)(line_width 1))
	)
	(port
		(pt 0 120)
		(input)
		(text "sclr" (rect 64 112 85 126)(font "Arial" (font_size 8)))
		(text "sclr" (rect 64 112 85 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 56 120))
	)
	(port
		(pt 0 136)
		(input)
		(text "sset" (rect 64 128 88 142)(font "Arial" (font_size 8)))
		(text "sset" (rect 64 128 88 142)(font "Arial" (font_size 8)))
		(line (pt 0 136)(pt 56 136))
	)
	(port
		(pt 248 40)
		(output)
		(text "dataout_h[WIDTH-1..0]" (rect -56 0 71 14)(font "Arial" (font_size 8)))
		(text "dataout_h[]" (rect 152 32 215 46)(font "Arial" (font_size 8)))
		(line (pt 248 40)(pt 208 40)(line_width 3))
	)
	(port
		(pt 248 56)
		(output)
		(text "dataout_l[WIDTH-1..0]" (rect -56 0 66 14)(font "Arial" (font_size 8)))
		(text "dataout_l[]" (rect 152 48 211 62)(font "Arial" (font_size 8)))
		(line (pt 248 56)(pt 208 56)(line_width 3))
	)
	(parameter
		"WIDTH"
		"4"
		"Width of the DDIO bus (number of wires)"
	)
	(parameter
		"POWER_UP_HIGH"
		"\"OFF\""
		"Should the registers power-up to a HIGH state if neither aclr nor aset is connected? \"ON\" or \"OFF\" (default)"
		"\"OFF\"" "\"ON\"" 
	)
	(drawing
		(line (pt 56 24)(pt 208 24)(line_width 1))
		(line (pt 56 152)(pt 208 152)(line_width 1))
		(line (pt 56 24)(pt 56 152)(line_width 1))
		(line (pt 208 24)(pt 208 152)(line_width 1))
	)
	(annotation_block (parameter)(rect 312 16 440 64))
)
