 
****************************************
Report : qor
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Sat Sep  5 05:21:10 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           0.37
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          3.44
  Critical Path Slack:           0.08
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          3.15
  Critical Path Slack:           4.88
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4689
  Leaf Cell Count:              31872
  Buf/Inv Cell Count:           11466
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     26492
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54082.705087
  Noncombinational Area: 36142.323412
  Buf/Inv Area:           8030.368195
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             90225.028499
  Design Area:           90225.028499


  Design Rules
  -----------------------------------
  Total Number of Nets:         34758
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   22.02
  Logic Optimization:                 26.73
  Mapping Optimization:               87.61
  -----------------------------------------
  Overall Compile Time:              187.90
  Overall Compile Wall Clock Time:   188.85

1
