Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 23 18:23:19 2023
| Host         : Thiagos-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (119)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (119)
--------------------------------------------------
 There are 119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  124          inf        0.000                      0                  124           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PaddlePosition_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_G_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.389ns  (logic 1.720ns (31.915%)  route 3.669ns (68.085%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  PaddlePosition_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PaddlePosition_reg[6]/Q
                         net (fo=9, routed)           1.223     1.602    PaddlePosition_reg[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.115     1.717 r  PaddlePosition[8]_i_11/O
                         net (fo=5, routed)           0.675     2.393    syncgen/vga_R_reg_i_13_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.264     2.657 r  syncgen/vga_R_i_23/O
                         net (fo=1, routed)           0.000     2.657    syncgen/vga_R_i_23_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.989 r  syncgen/vga_R_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.989    syncgen/vga_R_reg_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.205 r  syncgen/vga_R_reg_i_10/CO[0]
                         net (fo=1, routed)           0.843     4.048    syncgen/paddle1
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.309     4.357 r  syncgen/vga_R_i_4/O
                         net (fo=6, routed)           0.250     4.606    syncgen/vga_R_i_4_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.105     4.711 r  syncgen/vga_G_i_1/O
                         net (fo=2, routed)           0.678     5.389    vga_G0
    SLICE_X0Y2           FDRE                                         r  vga_G_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PaddlePosition_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_G_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.305ns  (logic 1.720ns (32.421%)  route 3.585ns (67.579%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  PaddlePosition_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PaddlePosition_reg[6]/Q
                         net (fo=9, routed)           1.223     1.602    PaddlePosition_reg[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.115     1.717 r  PaddlePosition[8]_i_11/O
                         net (fo=5, routed)           0.675     2.393    syncgen/vga_R_reg_i_13_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.264     2.657 r  syncgen/vga_R_i_23/O
                         net (fo=1, routed)           0.000     2.657    syncgen/vga_R_i_23_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.989 r  syncgen/vga_R_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.989    syncgen/vga_R_reg_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.205 r  syncgen/vga_R_reg_i_10/CO[0]
                         net (fo=1, routed)           0.843     4.048    syncgen/paddle1
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.309     4.357 r  syncgen/vga_R_i_4/O
                         net (fo=6, routed)           0.250     4.606    syncgen/vga_R_i_4_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.105     4.711 r  syncgen/vga_G_i_1/O
                         net (fo=2, routed)           0.594     5.305    vga_G0
    SLICE_X0Y3           FDRE                                         r  vga_G_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PaddlePosition_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CollisionX1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.297ns  (logic 1.720ns (32.470%)  route 3.577ns (67.530%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  PaddlePosition_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PaddlePosition_reg[6]/Q
                         net (fo=9, routed)           1.223     1.602    PaddlePosition_reg[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.115     1.717 r  PaddlePosition[8]_i_11/O
                         net (fo=5, routed)           0.675     2.393    syncgen/vga_R_reg_i_13_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.264     2.657 r  syncgen/vga_R_i_23/O
                         net (fo=1, routed)           0.000     2.657    syncgen/vga_R_i_23_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.989 r  syncgen/vga_R_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.989    syncgen/vga_R_reg_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.205 r  syncgen/vga_R_reg_i_10/CO[0]
                         net (fo=1, routed)           0.843     4.048    syncgen/paddle1
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.309     4.357 r  syncgen/vga_R_i_4/O
                         net (fo=6, routed)           0.835     5.192    syncgen/vga_R_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.105     5.297 r  syncgen/CollisionX1_i_1/O
                         net (fo=1, routed)           0.000     5.297    syncgen_n_10
    SLICE_X4Y10          FDRE                                         r  CollisionX1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PaddlePosition_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CollisionX2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 1.720ns (32.518%)  route 3.569ns (67.482%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  PaddlePosition_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PaddlePosition_reg[6]/Q
                         net (fo=9, routed)           1.223     1.602    PaddlePosition_reg[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.115     1.717 r  PaddlePosition[8]_i_11/O
                         net (fo=5, routed)           0.675     2.393    syncgen/vga_R_reg_i_13_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.264     2.657 r  syncgen/vga_R_i_23/O
                         net (fo=1, routed)           0.000     2.657    syncgen/vga_R_i_23_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.989 r  syncgen/vga_R_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.989    syncgen/vga_R_reg_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.205 r  syncgen/vga_R_reg_i_10/CO[0]
                         net (fo=1, routed)           0.843     4.048    syncgen/paddle1
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.309     4.357 r  syncgen/vga_R_i_4/O
                         net (fo=6, routed)           0.828     5.184    syncgen/vga_R_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.105     5.289 r  syncgen/CollisionX2_i_1/O
                         net (fo=1, routed)           0.000     5.289    syncgen_n_9
    SLICE_X4Y10          FDRE                                         r  CollisionX2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PaddlePosition_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CollisionY1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 1.720ns (34.669%)  route 3.241ns (65.331%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  PaddlePosition_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PaddlePosition_reg[6]/Q
                         net (fo=9, routed)           1.223     1.602    PaddlePosition_reg[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.115     1.717 r  PaddlePosition[8]_i_11/O
                         net (fo=5, routed)           0.675     2.393    syncgen/vga_R_reg_i_13_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.264     2.657 r  syncgen/vga_R_i_23/O
                         net (fo=1, routed)           0.000     2.657    syncgen/vga_R_i_23_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.989 r  syncgen/vga_R_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.989    syncgen/vga_R_reg_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.205 r  syncgen/vga_R_reg_i_10/CO[0]
                         net (fo=1, routed)           0.843     4.048    syncgen/paddle1
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.309     4.357 r  syncgen/vga_R_i_4/O
                         net (fo=6, routed)           0.500     4.856    syncgen/vga_R_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.105     4.961 r  syncgen/CollisionY1_i_1/O
                         net (fo=1, routed)           0.000     4.961    syncgen_n_7
    SLICE_X4Y10          FDRE                                         r  CollisionY1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PaddlePosition_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CollisionY2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.957ns  (logic 1.720ns (34.701%)  route 3.237ns (65.299%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  PaddlePosition_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PaddlePosition_reg[6]/Q
                         net (fo=9, routed)           1.223     1.602    PaddlePosition_reg[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.115     1.717 r  PaddlePosition[8]_i_11/O
                         net (fo=5, routed)           0.675     2.393    syncgen/vga_R_reg_i_13_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.264     2.657 r  syncgen/vga_R_i_23/O
                         net (fo=1, routed)           0.000     2.657    syncgen/vga_R_i_23_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.989 r  syncgen/vga_R_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.989    syncgen/vga_R_reg_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.205 r  syncgen/vga_R_reg_i_10/CO[0]
                         net (fo=1, routed)           0.843     4.048    syncgen/paddle1
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.309     4.357 r  syncgen/vga_R_i_4/O
                         net (fo=6, routed)           0.495     4.852    syncgen/vga_R_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.105     4.957 r  syncgen/CollisionY2_i_1/O
                         net (fo=1, routed)           0.000     4.957    syncgen_n_8
    SLICE_X4Y10          FDRE                                         r  CollisionY2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PaddlePosition_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_R_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 1.720ns (34.774%)  route 3.226ns (65.226%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  PaddlePosition_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PaddlePosition_reg[6]/Q
                         net (fo=9, routed)           1.223     1.602    PaddlePosition_reg[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.115     1.717 r  PaddlePosition[8]_i_11/O
                         net (fo=5, routed)           0.675     2.393    syncgen/vga_R_reg_i_13_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.264     2.657 r  syncgen/vga_R_i_23/O
                         net (fo=1, routed)           0.000     2.657    syncgen/vga_R_i_23_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.989 r  syncgen/vga_R_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.989    syncgen/vga_R_reg_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.205 r  syncgen/vga_R_reg_i_10/CO[0]
                         net (fo=1, routed)           0.843     4.048    syncgen/paddle1
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.309     4.357 r  syncgen/vga_R_i_4/O
                         net (fo=6, routed)           0.485     4.841    syncgen/vga_R_i_4_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.105     4.946 r  syncgen/vga_R_i_1/O
                         net (fo=1, routed)           0.000     4.946    vga_R0
    SLICE_X2Y10          FDRE                                         r  vga_R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syncgen/vga_VS_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.350ns  (logic 2.812ns (64.635%)  route 1.538ns (35.365%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  syncgen/vga_VS_reg_inv/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  syncgen/vga_VS_reg_inv/Q
                         net (fo=1, routed)           1.538     1.971    vga_v_sync_OBUF
    AA17                 OBUF (Prop_obuf_I_O)         2.379     4.350 r  vga_v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.350    vga_v_sync
    AA17                                                              r  vga_v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.349ns  (logic 2.811ns (64.625%)  route 1.538ns (35.375%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  vga_R_reg/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  vga_R_reg/Q
                         net (fo=1, routed)           1.538     1.971    vga_R_OBUF
    AD15                 OBUF (Prop_obuf_I_O)         2.378     4.349 r  vga_R_OBUF_inst/O
                         net (fo=0)                   0.000     4.349    vga_R
    AD15                                                              r  vga_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syncgen/vga_HS_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.295ns  (logic 2.808ns (65.376%)  route 1.487ns (34.624%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  syncgen/vga_HS_reg_inv/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.433     0.433 r  syncgen/vga_HS_reg_inv/Q
                         net (fo=1, routed)           1.487     1.920    vga_h_sync_OBUF
    AA18                 OBUF (Prop_obuf_I_O)         2.375     4.295 r  vga_h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.295    vga_h_sync
    AA18                                                              r  vga_h_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syncgen/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            syncgen/CounterY_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  syncgen/CounterY_reg[4]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  syncgen/CounterY_reg[4]/Q
                         net (fo=11, routed)          0.102     0.243    syncgen/p_1_in[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  syncgen/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.288    syncgen/p_0_in__0__0[5]
    SLICE_X4Y12          FDRE                                         r  syncgen/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syncgen/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            syncgen/CounterY_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.083%)  route 0.119ns (38.917%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE                         0.000     0.000 r  syncgen/CounterY_reg[0]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  syncgen/CounterY_reg[0]/Q
                         net (fo=12, routed)          0.119     0.260    syncgen/CounterY_reg_n_0_[0]
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.305 r  syncgen/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.000     0.305    syncgen/p_0_in__0__0[2]
    SLICE_X5Y12          FDRE                                         r  syncgen/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syncgen/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            syncgen/CounterX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.227ns (74.498%)  route 0.078ns (25.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  syncgen/CounterX_reg[4]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  syncgen/CounterX_reg[4]/Q
                         net (fo=15, routed)          0.078     0.206    syncgen/p_2_in[1]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.099     0.305 r  syncgen/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.305    syncgen/p_0_in[5]
    SLICE_X1Y10          FDRE                                         r  syncgen/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syncgen/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            syncgen/CounterY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.463%)  route 0.119ns (38.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE                         0.000     0.000 r  syncgen/CounterY_reg[0]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  syncgen/CounterY_reg[0]/Q
                         net (fo=12, routed)          0.119     0.260    syncgen/CounterY_reg_n_0_[0]
    SLICE_X5Y12          LUT4 (Prop_lut4_I1_O)        0.048     0.308 r  syncgen/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    syncgen/p_0_in__0__0[3]
    SLICE_X5Y12          FDRE                                         r  syncgen/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quadBr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            quadBr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.139%)  route 0.171ns (54.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  quadBr_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  quadBr_reg[0]/Q
                         net (fo=1, routed)           0.171     0.312    quadBr_reg_n_0_[0]
    SLICE_X0Y1           FDRE                                         r  quadBr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quadAr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            quadAr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.897%)  route 0.173ns (55.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  quadAr_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  quadAr_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    quadAr_reg_n_0_[0]
    SLICE_X1Y4           FDRE                                         r  quadAr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quadBr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            quadBr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.672%)  route 0.189ns (57.328%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  quadBr_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  quadBr_reg[1]/Q
                         net (fo=5, routed)           0.189     0.330    p_3_in
    SLICE_X1Y4           FDRE                                         r  quadBr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syncgen/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            syncgen/inDisplayArea_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.676%)  route 0.154ns (45.324%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  syncgen/CounterX_reg[8]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  syncgen/CounterX_reg[8]/Q
                         net (fo=16, routed)          0.154     0.295    syncgen/p_2_in[5]
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  syncgen/inDisplayArea_i_1/O
                         net (fo=1, routed)           0.000     0.340    syncgen/inDisplayArea_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  syncgen/inDisplayArea_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CollisionX1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_dirX_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.625%)  route 0.167ns (47.375%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  CollisionX1_reg/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CollisionX1_reg/Q
                         net (fo=3, routed)           0.167     0.308    CollisionX1
    SLICE_X4Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  ball_dirX_i_1/O
                         net (fo=1, routed)           0.000     0.353    ball_dirX_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  ball_dirX_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CollisionY2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CollisionY2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.991%)  route 0.172ns (48.009%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  CollisionY2_reg/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CollisionY2_reg/Q
                         net (fo=3, routed)           0.172     0.313    syncgen/CollisionY2
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  syncgen/CollisionY2_i_1/O
                         net (fo=1, routed)           0.000     0.358    syncgen_n_8
    SLICE_X4Y10          FDRE                                         r  CollisionY2_reg/D
  -------------------------------------------------------------------    -------------------





