// Seed: 4172857107
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand id_4#(
        .id_7 (1),
        .id_8 (1),
        .id_9 (1),
        .id_10(1'h0)
    ),
    output tri0 id_5
);
  wire id_11;
  wire id_12;
  assign id_11 = id_8;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1
    , id_5,
    output tri0  id_2,
    input  wand  id_3
);
  final begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.type_14 = 0;
endmodule
