Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Mar 25 21:28:32 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_clock_interaction -file /home/azureuser/btreeBlock/verilog/put/1/vivado/reports/clock_interaction.rpt
| Design       : put
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Clock Interaction Report

Clock Interaction Table
-----------------------

                            WNS                            TNS Failing  TNS Total    WNS Path         Clock-Pair           Inter-Clock  
From Clock    To Clock      Clock Edges  WNS(ns)  TNS(ns)    Endpoints    Endpoints  Requirement(ns)  Classification       Constraints  
------------  ------------  -----------  -------  -------  -----------  -----------  ---------------  -------------------  -----------  
clock         clock         rise - rise     3.79     0.00            0         4229            11.20  Clean                Timed        


