m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Maven_Training/Verilog/Verilog_labs/lab1/PriEncoder_3X8/sim
vfull_adder_df
!s110 1601362361
!i10b 1
!s100 ;h3@P@4VM?fn8hadCO?h13
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IlAK@QolWcfndjOQ;d8jRU2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dF:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/sim
w1601279335
8F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/full_adder_df.v
FF:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/full_adder_df.v
!i122 1
L0 24 8
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1601362360.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/full_adder_df.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/full_adder_df.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vRCAdder_4bit
!s110 1601362355
!i10b 1
!s100 m5[1Sm[1Vd]a`hi^^M8Pd1
R0
IXN9:24?bDeHm:=@J^6<OF0
R1
R2
w1601362352
8F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/RCAdder_4bit.v
FF:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/RCAdder_4bit.v
!i122 0
L0 1 12
R3
r1
!s85 0
31
!s108 1601362355.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/RCAdder_4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/rtl/RCAdder_4bit.v|
!i113 1
R4
R5
n@r@c@adder_4bit
vtb_RCAdder_4bit
!s110 1601363650
!i10b 1
!s100 Qa7mzLGi5Vbz^:GWED][e3
R0
I>^4gJ;mR017>:]LM5]:e[2
R1
R2
w1601363645
8F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/tb/tb_RCAdder_4bit.v
FF:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/tb/tb_RCAdder_4bit.v
!i122 4
L0 1 38
R3
r1
!s85 0
31
!s108 1601363650.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/tb/tb_RCAdder_4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab1/RCAdder_4bit/tb/tb_RCAdder_4bit.v|
!i113 1
R4
R5
ntb_@r@c@adder_4bit
