// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sr_fft_fft_64pt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_real_0_address0,
        in_real_0_ce0,
        in_real_0_q0,
        in_real_0_address1,
        in_real_0_ce1,
        in_real_0_q1,
        in_real_1_address0,
        in_real_1_ce0,
        in_real_1_q0,
        in_real_1_address1,
        in_real_1_ce1,
        in_real_1_q1,
        in_real_2_address0,
        in_real_2_ce0,
        in_real_2_q0,
        in_real_2_address1,
        in_real_2_ce1,
        in_real_2_q1,
        in_real_3_address0,
        in_real_3_ce0,
        in_real_3_q0,
        in_real_3_address1,
        in_real_3_ce1,
        in_real_3_q1,
        in_real_4_address0,
        in_real_4_ce0,
        in_real_4_q0,
        in_real_4_address1,
        in_real_4_ce1,
        in_real_4_q1,
        in_real_5_address0,
        in_real_5_ce0,
        in_real_5_q0,
        in_real_5_address1,
        in_real_5_ce1,
        in_real_5_q1,
        in_real_6_address0,
        in_real_6_ce0,
        in_real_6_q0,
        in_real_6_address1,
        in_real_6_ce1,
        in_real_6_q1,
        in_real_7_address0,
        in_real_7_ce0,
        in_real_7_q0,
        in_real_7_address1,
        in_real_7_ce1,
        in_real_7_q1,
        in_imag_0_address0,
        in_imag_0_ce0,
        in_imag_0_q0,
        in_imag_0_address1,
        in_imag_0_ce1,
        in_imag_0_q1,
        in_imag_1_address0,
        in_imag_1_ce0,
        in_imag_1_q0,
        in_imag_1_address1,
        in_imag_1_ce1,
        in_imag_1_q1,
        in_imag_2_address0,
        in_imag_2_ce0,
        in_imag_2_q0,
        in_imag_2_address1,
        in_imag_2_ce1,
        in_imag_2_q1,
        in_imag_3_address0,
        in_imag_3_ce0,
        in_imag_3_q0,
        in_imag_3_address1,
        in_imag_3_ce1,
        in_imag_3_q1,
        in_imag_4_address0,
        in_imag_4_ce0,
        in_imag_4_q0,
        in_imag_4_address1,
        in_imag_4_ce1,
        in_imag_4_q1,
        in_imag_5_address0,
        in_imag_5_ce0,
        in_imag_5_q0,
        in_imag_5_address1,
        in_imag_5_ce1,
        in_imag_5_q1,
        in_imag_6_address0,
        in_imag_6_ce0,
        in_imag_6_q0,
        in_imag_6_address1,
        in_imag_6_ce1,
        in_imag_6_q1,
        in_imag_7_address0,
        in_imag_7_ce0,
        in_imag_7_q0,
        in_imag_7_address1,
        in_imag_7_ce1,
        in_imag_7_q1,
        out_real_0_address0,
        out_real_0_ce0,
        out_real_0_we0,
        out_real_0_d0,
        out_real_1_address0,
        out_real_1_ce0,
        out_real_1_we0,
        out_real_1_d0,
        out_real_2_address0,
        out_real_2_ce0,
        out_real_2_we0,
        out_real_2_d0,
        out_real_3_address0,
        out_real_3_ce0,
        out_real_3_we0,
        out_real_3_d0,
        out_real_4_address0,
        out_real_4_ce0,
        out_real_4_we0,
        out_real_4_d0,
        out_real_5_address0,
        out_real_5_ce0,
        out_real_5_we0,
        out_real_5_d0,
        out_real_6_address0,
        out_real_6_ce0,
        out_real_6_we0,
        out_real_6_d0,
        out_real_7_address0,
        out_real_7_ce0,
        out_real_7_we0,
        out_real_7_d0,
        out_imag_0_address0,
        out_imag_0_ce0,
        out_imag_0_we0,
        out_imag_0_d0,
        out_imag_1_address0,
        out_imag_1_ce0,
        out_imag_1_we0,
        out_imag_1_d0,
        out_imag_2_address0,
        out_imag_2_ce0,
        out_imag_2_we0,
        out_imag_2_d0,
        out_imag_3_address0,
        out_imag_3_ce0,
        out_imag_3_we0,
        out_imag_3_d0,
        out_imag_4_address0,
        out_imag_4_ce0,
        out_imag_4_we0,
        out_imag_4_d0,
        out_imag_5_address0,
        out_imag_5_ce0,
        out_imag_5_we0,
        out_imag_5_d0,
        out_imag_6_address0,
        out_imag_6_ce0,
        out_imag_6_we0,
        out_imag_6_d0,
        out_imag_7_address0,
        out_imag_7_ce0,
        out_imag_7_we0,
        out_imag_7_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] in_real_0_address0;
output   in_real_0_ce0;
input  [31:0] in_real_0_q0;
output  [2:0] in_real_0_address1;
output   in_real_0_ce1;
input  [31:0] in_real_0_q1;
output  [2:0] in_real_1_address0;
output   in_real_1_ce0;
input  [31:0] in_real_1_q0;
output  [2:0] in_real_1_address1;
output   in_real_1_ce1;
input  [31:0] in_real_1_q1;
output  [2:0] in_real_2_address0;
output   in_real_2_ce0;
input  [31:0] in_real_2_q0;
output  [2:0] in_real_2_address1;
output   in_real_2_ce1;
input  [31:0] in_real_2_q1;
output  [2:0] in_real_3_address0;
output   in_real_3_ce0;
input  [31:0] in_real_3_q0;
output  [2:0] in_real_3_address1;
output   in_real_3_ce1;
input  [31:0] in_real_3_q1;
output  [2:0] in_real_4_address0;
output   in_real_4_ce0;
input  [31:0] in_real_4_q0;
output  [2:0] in_real_4_address1;
output   in_real_4_ce1;
input  [31:0] in_real_4_q1;
output  [2:0] in_real_5_address0;
output   in_real_5_ce0;
input  [31:0] in_real_5_q0;
output  [2:0] in_real_5_address1;
output   in_real_5_ce1;
input  [31:0] in_real_5_q1;
output  [2:0] in_real_6_address0;
output   in_real_6_ce0;
input  [31:0] in_real_6_q0;
output  [2:0] in_real_6_address1;
output   in_real_6_ce1;
input  [31:0] in_real_6_q1;
output  [2:0] in_real_7_address0;
output   in_real_7_ce0;
input  [31:0] in_real_7_q0;
output  [2:0] in_real_7_address1;
output   in_real_7_ce1;
input  [31:0] in_real_7_q1;
output  [2:0] in_imag_0_address0;
output   in_imag_0_ce0;
input  [31:0] in_imag_0_q0;
output  [2:0] in_imag_0_address1;
output   in_imag_0_ce1;
input  [31:0] in_imag_0_q1;
output  [2:0] in_imag_1_address0;
output   in_imag_1_ce0;
input  [31:0] in_imag_1_q0;
output  [2:0] in_imag_1_address1;
output   in_imag_1_ce1;
input  [31:0] in_imag_1_q1;
output  [2:0] in_imag_2_address0;
output   in_imag_2_ce0;
input  [31:0] in_imag_2_q0;
output  [2:0] in_imag_2_address1;
output   in_imag_2_ce1;
input  [31:0] in_imag_2_q1;
output  [2:0] in_imag_3_address0;
output   in_imag_3_ce0;
input  [31:0] in_imag_3_q0;
output  [2:0] in_imag_3_address1;
output   in_imag_3_ce1;
input  [31:0] in_imag_3_q1;
output  [2:0] in_imag_4_address0;
output   in_imag_4_ce0;
input  [31:0] in_imag_4_q0;
output  [2:0] in_imag_4_address1;
output   in_imag_4_ce1;
input  [31:0] in_imag_4_q1;
output  [2:0] in_imag_5_address0;
output   in_imag_5_ce0;
input  [31:0] in_imag_5_q0;
output  [2:0] in_imag_5_address1;
output   in_imag_5_ce1;
input  [31:0] in_imag_5_q1;
output  [2:0] in_imag_6_address0;
output   in_imag_6_ce0;
input  [31:0] in_imag_6_q0;
output  [2:0] in_imag_6_address1;
output   in_imag_6_ce1;
input  [31:0] in_imag_6_q1;
output  [2:0] in_imag_7_address0;
output   in_imag_7_ce0;
input  [31:0] in_imag_7_q0;
output  [2:0] in_imag_7_address1;
output   in_imag_7_ce1;
input  [31:0] in_imag_7_q1;
output  [2:0] out_real_0_address0;
output   out_real_0_ce0;
output   out_real_0_we0;
output  [31:0] out_real_0_d0;
output  [2:0] out_real_1_address0;
output   out_real_1_ce0;
output   out_real_1_we0;
output  [31:0] out_real_1_d0;
output  [2:0] out_real_2_address0;
output   out_real_2_ce0;
output   out_real_2_we0;
output  [31:0] out_real_2_d0;
output  [2:0] out_real_3_address0;
output   out_real_3_ce0;
output   out_real_3_we0;
output  [31:0] out_real_3_d0;
output  [2:0] out_real_4_address0;
output   out_real_4_ce0;
output   out_real_4_we0;
output  [31:0] out_real_4_d0;
output  [2:0] out_real_5_address0;
output   out_real_5_ce0;
output   out_real_5_we0;
output  [31:0] out_real_5_d0;
output  [2:0] out_real_6_address0;
output   out_real_6_ce0;
output   out_real_6_we0;
output  [31:0] out_real_6_d0;
output  [2:0] out_real_7_address0;
output   out_real_7_ce0;
output   out_real_7_we0;
output  [31:0] out_real_7_d0;
output  [2:0] out_imag_0_address0;
output   out_imag_0_ce0;
output   out_imag_0_we0;
output  [31:0] out_imag_0_d0;
output  [2:0] out_imag_1_address0;
output   out_imag_1_ce0;
output   out_imag_1_we0;
output  [31:0] out_imag_1_d0;
output  [2:0] out_imag_2_address0;
output   out_imag_2_ce0;
output   out_imag_2_we0;
output  [31:0] out_imag_2_d0;
output  [2:0] out_imag_3_address0;
output   out_imag_3_ce0;
output   out_imag_3_we0;
output  [31:0] out_imag_3_d0;
output  [2:0] out_imag_4_address0;
output   out_imag_4_ce0;
output   out_imag_4_we0;
output  [31:0] out_imag_4_d0;
output  [2:0] out_imag_5_address0;
output   out_imag_5_ce0;
output   out_imag_5_we0;
output  [31:0] out_imag_5_d0;
output  [2:0] out_imag_6_address0;
output   out_imag_6_ce0;
output   out_imag_6_we0;
output  [31:0] out_imag_6_d0;
output  [2:0] out_imag_7_address0;
output   out_imag_7_ce0;
output   out_imag_7_we0;
output  [31:0] out_imag_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] in_real_0_address0;
reg in_real_0_ce0;
reg in_real_0_ce1;
reg[2:0] in_real_1_address0;
reg in_real_1_ce0;
reg in_real_1_ce1;
reg[2:0] in_real_2_address0;
reg in_real_2_ce0;
reg in_real_2_ce1;
reg[2:0] in_real_3_address0;
reg in_real_3_ce0;
reg in_real_3_ce1;
reg[2:0] in_real_4_address0;
reg in_real_4_ce0;
reg in_real_4_ce1;
reg[2:0] in_real_5_address0;
reg in_real_5_ce0;
reg in_real_5_ce1;
reg[2:0] in_real_6_address0;
reg in_real_6_ce0;
reg in_real_6_ce1;
reg[2:0] in_real_7_address0;
reg in_real_7_ce0;
reg in_real_7_ce1;
reg[2:0] in_imag_0_address0;
reg in_imag_0_ce0;
reg in_imag_0_ce1;
reg[2:0] in_imag_1_address0;
reg in_imag_1_ce0;
reg in_imag_1_ce1;
reg[2:0] in_imag_2_address0;
reg in_imag_2_ce0;
reg in_imag_2_ce1;
reg[2:0] in_imag_3_address0;
reg in_imag_3_ce0;
reg in_imag_3_ce1;
reg[2:0] in_imag_4_address0;
reg in_imag_4_ce0;
reg in_imag_4_ce1;
reg[2:0] in_imag_5_address0;
reg in_imag_5_ce0;
reg in_imag_5_ce1;
reg[2:0] in_imag_6_address0;
reg in_imag_6_ce0;
reg in_imag_6_ce1;
reg[2:0] in_imag_7_address0;
reg in_imag_7_ce0;
reg in_imag_7_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] e_in_real_V_address0;
reg    e_in_real_V_ce0;
reg    e_in_real_V_we0;
wire   [31:0] e_in_real_V_q0;
reg    e_in_real_V_ce1;
wire   [31:0] e_in_real_V_q1;
reg   [1:0] e_in_real_V_1_address0;
reg    e_in_real_V_1_ce0;
reg    e_in_real_V_1_we0;
wire   [31:0] e_in_real_V_1_q0;
reg    e_in_real_V_1_ce1;
wire   [31:0] e_in_real_V_1_q1;
reg   [1:0] e_in_real_V_2_address0;
reg    e_in_real_V_2_ce0;
reg    e_in_real_V_2_we0;
wire   [31:0] e_in_real_V_2_q0;
reg    e_in_real_V_2_ce1;
wire   [31:0] e_in_real_V_2_q1;
reg   [1:0] e_in_real_V_3_address0;
reg    e_in_real_V_3_ce0;
reg    e_in_real_V_3_we0;
wire   [31:0] e_in_real_V_3_q0;
reg    e_in_real_V_3_ce1;
wire   [31:0] e_in_real_V_3_q1;
reg   [1:0] e_in_real_V_4_address0;
reg    e_in_real_V_4_ce0;
reg    e_in_real_V_4_we0;
wire   [31:0] e_in_real_V_4_q0;
reg    e_in_real_V_4_ce1;
wire   [31:0] e_in_real_V_4_q1;
reg   [1:0] e_in_real_V_5_address0;
reg    e_in_real_V_5_ce0;
reg    e_in_real_V_5_we0;
wire   [31:0] e_in_real_V_5_q0;
reg    e_in_real_V_5_ce1;
wire   [31:0] e_in_real_V_5_q1;
reg   [1:0] e_in_real_V_6_address0;
reg    e_in_real_V_6_ce0;
reg    e_in_real_V_6_we0;
wire   [31:0] e_in_real_V_6_q0;
reg    e_in_real_V_6_ce1;
wire   [31:0] e_in_real_V_6_q1;
reg   [1:0] e_in_real_V_7_address0;
reg    e_in_real_V_7_ce0;
reg    e_in_real_V_7_we0;
wire   [31:0] e_in_real_V_7_q0;
reg    e_in_real_V_7_ce1;
wire   [31:0] e_in_real_V_7_q1;
reg   [1:0] e_in_imag_V_address0;
reg    e_in_imag_V_ce0;
reg    e_in_imag_V_we0;
wire   [31:0] e_in_imag_V_q0;
reg    e_in_imag_V_ce1;
wire   [31:0] e_in_imag_V_q1;
reg   [1:0] e_in_imag_V_1_address0;
reg    e_in_imag_V_1_ce0;
reg    e_in_imag_V_1_we0;
wire   [31:0] e_in_imag_V_1_q0;
reg    e_in_imag_V_1_ce1;
wire   [31:0] e_in_imag_V_1_q1;
reg   [1:0] e_in_imag_V_2_address0;
reg    e_in_imag_V_2_ce0;
reg    e_in_imag_V_2_we0;
wire   [31:0] e_in_imag_V_2_q0;
reg    e_in_imag_V_2_ce1;
wire   [31:0] e_in_imag_V_2_q1;
reg   [1:0] e_in_imag_V_3_address0;
reg    e_in_imag_V_3_ce0;
reg    e_in_imag_V_3_we0;
wire   [31:0] e_in_imag_V_3_q0;
reg    e_in_imag_V_3_ce1;
wire   [31:0] e_in_imag_V_3_q1;
reg   [1:0] e_in_imag_V_4_address0;
reg    e_in_imag_V_4_ce0;
reg    e_in_imag_V_4_we0;
wire   [31:0] e_in_imag_V_4_q0;
reg    e_in_imag_V_4_ce1;
wire   [31:0] e_in_imag_V_4_q1;
reg   [1:0] e_in_imag_V_5_address0;
reg    e_in_imag_V_5_ce0;
reg    e_in_imag_V_5_we0;
wire   [31:0] e_in_imag_V_5_q0;
reg    e_in_imag_V_5_ce1;
wire   [31:0] e_in_imag_V_5_q1;
reg   [1:0] e_in_imag_V_6_address0;
reg    e_in_imag_V_6_ce0;
reg    e_in_imag_V_6_we0;
wire   [31:0] e_in_imag_V_6_q0;
reg    e_in_imag_V_6_ce1;
wire   [31:0] e_in_imag_V_6_q1;
reg   [1:0] e_in_imag_V_7_address0;
reg    e_in_imag_V_7_ce0;
reg    e_in_imag_V_7_we0;
wire   [31:0] e_in_imag_V_7_q0;
reg    e_in_imag_V_7_ce1;
wire   [31:0] e_in_imag_V_7_q1;
reg   [1:0] e_out_real_V_address0;
reg    e_out_real_V_ce0;
reg    e_out_real_V_we0;
wire   [31:0] e_out_real_V_q0;
reg   [1:0] e_out_real_V_1_address0;
reg    e_out_real_V_1_ce0;
reg    e_out_real_V_1_we0;
wire   [31:0] e_out_real_V_1_q0;
reg   [1:0] e_out_real_V_2_address0;
reg    e_out_real_V_2_ce0;
reg    e_out_real_V_2_we0;
wire   [31:0] e_out_real_V_2_q0;
reg   [1:0] e_out_real_V_3_address0;
reg    e_out_real_V_3_ce0;
reg    e_out_real_V_3_we0;
wire   [31:0] e_out_real_V_3_q0;
reg   [1:0] e_out_real_V_4_address0;
reg    e_out_real_V_4_ce0;
reg    e_out_real_V_4_we0;
wire   [31:0] e_out_real_V_4_q0;
reg   [1:0] e_out_real_V_5_address0;
reg    e_out_real_V_5_ce0;
reg    e_out_real_V_5_we0;
wire   [31:0] e_out_real_V_5_q0;
reg   [1:0] e_out_real_V_6_address0;
reg    e_out_real_V_6_ce0;
reg    e_out_real_V_6_we0;
wire   [31:0] e_out_real_V_6_q0;
reg   [1:0] e_out_real_V_7_address0;
reg    e_out_real_V_7_ce0;
reg    e_out_real_V_7_we0;
wire   [31:0] e_out_real_V_7_q0;
reg   [1:0] e_out_imag_V_address0;
reg    e_out_imag_V_ce0;
reg    e_out_imag_V_we0;
wire   [31:0] e_out_imag_V_q0;
reg   [1:0] e_out_imag_V_1_address0;
reg    e_out_imag_V_1_ce0;
reg    e_out_imag_V_1_we0;
wire   [31:0] e_out_imag_V_1_q0;
reg   [1:0] e_out_imag_V_2_address0;
reg    e_out_imag_V_2_ce0;
reg    e_out_imag_V_2_we0;
wire   [31:0] e_out_imag_V_2_q0;
reg   [1:0] e_out_imag_V_3_address0;
reg    e_out_imag_V_3_ce0;
reg    e_out_imag_V_3_we0;
wire   [31:0] e_out_imag_V_3_q0;
reg   [1:0] e_out_imag_V_4_address0;
reg    e_out_imag_V_4_ce0;
reg    e_out_imag_V_4_we0;
wire   [31:0] e_out_imag_V_4_q0;
reg   [1:0] e_out_imag_V_5_address0;
reg    e_out_imag_V_5_ce0;
reg    e_out_imag_V_5_we0;
wire   [31:0] e_out_imag_V_5_q0;
reg   [1:0] e_out_imag_V_6_address0;
reg    e_out_imag_V_6_ce0;
reg    e_out_imag_V_6_we0;
wire   [31:0] e_out_imag_V_6_q0;
reg   [1:0] e_out_imag_V_7_address0;
reg    e_out_imag_V_7_ce0;
reg    e_out_imag_V_7_we0;
wire   [31:0] e_out_imag_V_7_q0;
reg   [1:0] o1_in_real_V_address0;
reg    o1_in_real_V_ce0;
reg    o1_in_real_V_we0;
wire   [31:0] o1_in_real_V_q0;
reg    o1_in_real_V_ce1;
wire   [31:0] o1_in_real_V_q1;
reg   [1:0] o1_in_real_V_1_address0;
reg    o1_in_real_V_1_ce0;
reg    o1_in_real_V_1_we0;
wire   [31:0] o1_in_real_V_1_q0;
reg    o1_in_real_V_1_ce1;
wire   [31:0] o1_in_real_V_1_q1;
reg   [1:0] o1_in_real_V_2_address0;
reg    o1_in_real_V_2_ce0;
reg    o1_in_real_V_2_we0;
wire   [31:0] o1_in_real_V_2_q0;
reg    o1_in_real_V_2_ce1;
wire   [31:0] o1_in_real_V_2_q1;
reg   [1:0] o1_in_real_V_3_address0;
reg    o1_in_real_V_3_ce0;
reg    o1_in_real_V_3_we0;
wire   [31:0] o1_in_real_V_3_q0;
reg    o1_in_real_V_3_ce1;
wire   [31:0] o1_in_real_V_3_q1;
reg   [1:0] o1_in_imag_V_address0;
reg    o1_in_imag_V_ce0;
reg    o1_in_imag_V_we0;
wire   [31:0] o1_in_imag_V_q0;
reg    o1_in_imag_V_ce1;
wire   [31:0] o1_in_imag_V_q1;
reg   [1:0] o1_in_imag_V_1_address0;
reg    o1_in_imag_V_1_ce0;
reg    o1_in_imag_V_1_we0;
wire   [31:0] o1_in_imag_V_1_q0;
reg    o1_in_imag_V_1_ce1;
wire   [31:0] o1_in_imag_V_1_q1;
reg   [1:0] o1_in_imag_V_2_address0;
reg    o1_in_imag_V_2_ce0;
reg    o1_in_imag_V_2_we0;
wire   [31:0] o1_in_imag_V_2_q0;
reg    o1_in_imag_V_2_ce1;
wire   [31:0] o1_in_imag_V_2_q1;
reg   [1:0] o1_in_imag_V_3_address0;
reg    o1_in_imag_V_3_ce0;
reg    o1_in_imag_V_3_we0;
wire   [31:0] o1_in_imag_V_3_q0;
reg    o1_in_imag_V_3_ce1;
wire   [31:0] o1_in_imag_V_3_q1;
reg   [1:0] o1_out_real_V_address0;
reg    o1_out_real_V_ce0;
reg    o1_out_real_V_we0;
wire   [31:0] o1_out_real_V_q0;
reg   [1:0] o1_out_real_V_1_address0;
reg    o1_out_real_V_1_ce0;
reg    o1_out_real_V_1_we0;
wire   [31:0] o1_out_real_V_1_q0;
reg   [1:0] o1_out_real_V_2_address0;
reg    o1_out_real_V_2_ce0;
reg    o1_out_real_V_2_we0;
wire   [31:0] o1_out_real_V_2_q0;
reg   [1:0] o1_out_real_V_3_address0;
reg    o1_out_real_V_3_ce0;
reg    o1_out_real_V_3_we0;
wire   [31:0] o1_out_real_V_3_q0;
reg   [1:0] o1_out_imag_V_address0;
reg    o1_out_imag_V_ce0;
reg    o1_out_imag_V_we0;
wire   [31:0] o1_out_imag_V_q0;
reg   [1:0] o1_out_imag_V_1_address0;
reg    o1_out_imag_V_1_ce0;
reg    o1_out_imag_V_1_we0;
wire   [31:0] o1_out_imag_V_1_q0;
reg   [1:0] o1_out_imag_V_2_address0;
reg    o1_out_imag_V_2_ce0;
reg    o1_out_imag_V_2_we0;
wire   [31:0] o1_out_imag_V_2_q0;
reg   [1:0] o1_out_imag_V_3_address0;
reg    o1_out_imag_V_3_ce0;
reg    o1_out_imag_V_3_we0;
wire   [31:0] o1_out_imag_V_3_q0;
reg   [1:0] o2_in_real_V_address0;
reg    o2_in_real_V_ce0;
reg    o2_in_real_V_we0;
wire   [31:0] o2_in_real_V_q0;
reg    o2_in_real_V_ce1;
wire   [31:0] o2_in_real_V_q1;
reg   [1:0] o2_in_real_V_1_address0;
reg    o2_in_real_V_1_ce0;
reg    o2_in_real_V_1_we0;
wire   [31:0] o2_in_real_V_1_q0;
reg    o2_in_real_V_1_ce1;
wire   [31:0] o2_in_real_V_1_q1;
reg   [1:0] o2_in_real_V_2_address0;
reg    o2_in_real_V_2_ce0;
reg    o2_in_real_V_2_we0;
wire   [31:0] o2_in_real_V_2_q0;
reg    o2_in_real_V_2_ce1;
wire   [31:0] o2_in_real_V_2_q1;
reg   [1:0] o2_in_real_V_3_address0;
reg    o2_in_real_V_3_ce0;
reg    o2_in_real_V_3_we0;
wire   [31:0] o2_in_real_V_3_q0;
reg    o2_in_real_V_3_ce1;
wire   [31:0] o2_in_real_V_3_q1;
reg   [1:0] o2_in_imag_V_address0;
reg    o2_in_imag_V_ce0;
reg    o2_in_imag_V_we0;
wire   [31:0] o2_in_imag_V_q0;
reg    o2_in_imag_V_ce1;
wire   [31:0] o2_in_imag_V_q1;
reg   [1:0] o2_in_imag_V_1_address0;
reg    o2_in_imag_V_1_ce0;
reg    o2_in_imag_V_1_we0;
wire   [31:0] o2_in_imag_V_1_q0;
reg    o2_in_imag_V_1_ce1;
wire   [31:0] o2_in_imag_V_1_q1;
reg   [1:0] o2_in_imag_V_2_address0;
reg    o2_in_imag_V_2_ce0;
reg    o2_in_imag_V_2_we0;
wire   [31:0] o2_in_imag_V_2_q0;
reg    o2_in_imag_V_2_ce1;
wire   [31:0] o2_in_imag_V_2_q1;
reg   [1:0] o2_in_imag_V_3_address0;
reg    o2_in_imag_V_3_ce0;
reg    o2_in_imag_V_3_we0;
wire   [31:0] o2_in_imag_V_3_q0;
reg    o2_in_imag_V_3_ce1;
wire   [31:0] o2_in_imag_V_3_q1;
reg   [1:0] o2_out_real_V_address0;
reg    o2_out_real_V_ce0;
reg    o2_out_real_V_we0;
wire   [31:0] o2_out_real_V_q0;
reg   [1:0] o2_out_real_V_1_address0;
reg    o2_out_real_V_1_ce0;
reg    o2_out_real_V_1_we0;
wire   [31:0] o2_out_real_V_1_q0;
reg   [1:0] o2_out_real_V_2_address0;
reg    o2_out_real_V_2_ce0;
reg    o2_out_real_V_2_we0;
wire   [31:0] o2_out_real_V_2_q0;
reg   [1:0] o2_out_real_V_3_address0;
reg    o2_out_real_V_3_ce0;
reg    o2_out_real_V_3_we0;
wire   [31:0] o2_out_real_V_3_q0;
reg   [1:0] o2_out_imag_V_address0;
reg    o2_out_imag_V_ce0;
reg    o2_out_imag_V_we0;
wire   [31:0] o2_out_imag_V_q0;
reg   [1:0] o2_out_imag_V_1_address0;
reg    o2_out_imag_V_1_ce0;
reg    o2_out_imag_V_1_we0;
wire   [31:0] o2_out_imag_V_1_q0;
reg   [1:0] o2_out_imag_V_2_address0;
reg    o2_out_imag_V_2_ce0;
reg    o2_out_imag_V_2_we0;
wire   [31:0] o2_out_imag_V_2_q0;
reg   [1:0] o2_out_imag_V_3_address0;
reg    o2_out_imag_V_3_ce0;
reg    o2_out_imag_V_3_we0;
wire   [31:0] o2_out_imag_V_3_q0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_idle;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_ready;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_ce0;
wire    grp_fft_32pt_fu_404_ap_start;
wire    grp_fft_32pt_fu_404_ap_done;
wire    grp_fft_32pt_fu_404_ap_idle;
wire    grp_fft_32pt_fu_404_ap_ready;
wire   [1:0] grp_fft_32pt_fu_404_in_real_0_address0;
wire    grp_fft_32pt_fu_404_in_real_0_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_0_address1;
wire    grp_fft_32pt_fu_404_in_real_0_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_real_1_address0;
wire    grp_fft_32pt_fu_404_in_real_1_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_1_address1;
wire    grp_fft_32pt_fu_404_in_real_1_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_real_2_address0;
wire    grp_fft_32pt_fu_404_in_real_2_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_2_address1;
wire    grp_fft_32pt_fu_404_in_real_2_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_real_3_address0;
wire    grp_fft_32pt_fu_404_in_real_3_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_3_address1;
wire    grp_fft_32pt_fu_404_in_real_3_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_real_4_address0;
wire    grp_fft_32pt_fu_404_in_real_4_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_4_address1;
wire    grp_fft_32pt_fu_404_in_real_4_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_real_5_address0;
wire    grp_fft_32pt_fu_404_in_real_5_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_5_address1;
wire    grp_fft_32pt_fu_404_in_real_5_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_real_6_address0;
wire    grp_fft_32pt_fu_404_in_real_6_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_6_address1;
wire    grp_fft_32pt_fu_404_in_real_6_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_real_7_address0;
wire    grp_fft_32pt_fu_404_in_real_7_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_real_7_address1;
wire    grp_fft_32pt_fu_404_in_real_7_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_0_address0;
wire    grp_fft_32pt_fu_404_in_imag_0_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_0_address1;
wire    grp_fft_32pt_fu_404_in_imag_0_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_1_address0;
wire    grp_fft_32pt_fu_404_in_imag_1_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_1_address1;
wire    grp_fft_32pt_fu_404_in_imag_1_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_2_address0;
wire    grp_fft_32pt_fu_404_in_imag_2_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_2_address1;
wire    grp_fft_32pt_fu_404_in_imag_2_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_3_address0;
wire    grp_fft_32pt_fu_404_in_imag_3_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_3_address1;
wire    grp_fft_32pt_fu_404_in_imag_3_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_4_address0;
wire    grp_fft_32pt_fu_404_in_imag_4_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_4_address1;
wire    grp_fft_32pt_fu_404_in_imag_4_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_5_address0;
wire    grp_fft_32pt_fu_404_in_imag_5_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_5_address1;
wire    grp_fft_32pt_fu_404_in_imag_5_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_6_address0;
wire    grp_fft_32pt_fu_404_in_imag_6_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_6_address1;
wire    grp_fft_32pt_fu_404_in_imag_6_ce1;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_7_address0;
wire    grp_fft_32pt_fu_404_in_imag_7_ce0;
wire   [1:0] grp_fft_32pt_fu_404_in_imag_7_address1;
wire    grp_fft_32pt_fu_404_in_imag_7_ce1;
wire   [1:0] grp_fft_32pt_fu_404_out_real_0_address0;
wire    grp_fft_32pt_fu_404_out_real_0_ce0;
wire    grp_fft_32pt_fu_404_out_real_0_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_0_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_real_1_address0;
wire    grp_fft_32pt_fu_404_out_real_1_ce0;
wire    grp_fft_32pt_fu_404_out_real_1_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_1_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_real_2_address0;
wire    grp_fft_32pt_fu_404_out_real_2_ce0;
wire    grp_fft_32pt_fu_404_out_real_2_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_2_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_real_3_address0;
wire    grp_fft_32pt_fu_404_out_real_3_ce0;
wire    grp_fft_32pt_fu_404_out_real_3_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_3_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_real_4_address0;
wire    grp_fft_32pt_fu_404_out_real_4_ce0;
wire    grp_fft_32pt_fu_404_out_real_4_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_4_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_real_5_address0;
wire    grp_fft_32pt_fu_404_out_real_5_ce0;
wire    grp_fft_32pt_fu_404_out_real_5_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_5_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_real_6_address0;
wire    grp_fft_32pt_fu_404_out_real_6_ce0;
wire    grp_fft_32pt_fu_404_out_real_6_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_6_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_real_7_address0;
wire    grp_fft_32pt_fu_404_out_real_7_ce0;
wire    grp_fft_32pt_fu_404_out_real_7_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_real_7_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_0_address0;
wire    grp_fft_32pt_fu_404_out_imag_0_ce0;
wire    grp_fft_32pt_fu_404_out_imag_0_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_0_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_1_address0;
wire    grp_fft_32pt_fu_404_out_imag_1_ce0;
wire    grp_fft_32pt_fu_404_out_imag_1_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_1_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_2_address0;
wire    grp_fft_32pt_fu_404_out_imag_2_ce0;
wire    grp_fft_32pt_fu_404_out_imag_2_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_2_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_3_address0;
wire    grp_fft_32pt_fu_404_out_imag_3_ce0;
wire    grp_fft_32pt_fu_404_out_imag_3_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_3_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_4_address0;
wire    grp_fft_32pt_fu_404_out_imag_4_ce0;
wire    grp_fft_32pt_fu_404_out_imag_4_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_4_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_5_address0;
wire    grp_fft_32pt_fu_404_out_imag_5_ce0;
wire    grp_fft_32pt_fu_404_out_imag_5_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_5_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_6_address0;
wire    grp_fft_32pt_fu_404_out_imag_6_ce0;
wire    grp_fft_32pt_fu_404_out_imag_6_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_6_d0;
wire   [1:0] grp_fft_32pt_fu_404_out_imag_7_address0;
wire    grp_fft_32pt_fu_404_out_imag_7_ce0;
wire    grp_fft_32pt_fu_404_out_imag_7_we0;
wire   [31:0] grp_fft_32pt_fu_404_out_imag_7_d0;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_616_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_616_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_616_p_ce;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_620_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_620_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_620_p_ce;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_624_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_624_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_624_p_ce;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_628_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_628_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_628_p_ce;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_632_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_632_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_632_p_ce;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_636_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_636_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_636_p_ce;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_640_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_640_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_640_p_ce;
wire  signed [31:0] grp_fft_32pt_fu_404_grp_fu_644_p_din0;
wire  signed [17:0] grp_fft_32pt_fu_404_grp_fu_644_p_din1;
wire    grp_fft_32pt_fu_404_grp_fu_644_p_ce;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_done;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_idle;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_ready;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce1;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce1;
wire    grp_fft_16pt_fu_496_ap_start;
wire    grp_fft_16pt_fu_496_ap_done;
wire    grp_fft_16pt_fu_496_ap_idle;
wire    grp_fft_16pt_fu_496_ap_ready;
wire   [1:0] grp_fft_16pt_fu_496_in_real_0_address0;
wire    grp_fft_16pt_fu_496_in_real_0_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_real_0_address1;
wire    grp_fft_16pt_fu_496_in_real_0_ce1;
wire   [1:0] grp_fft_16pt_fu_496_in_real_1_address0;
wire    grp_fft_16pt_fu_496_in_real_1_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_real_1_address1;
wire    grp_fft_16pt_fu_496_in_real_1_ce1;
wire   [1:0] grp_fft_16pt_fu_496_in_real_2_address0;
wire    grp_fft_16pt_fu_496_in_real_2_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_real_2_address1;
wire    grp_fft_16pt_fu_496_in_real_2_ce1;
wire   [1:0] grp_fft_16pt_fu_496_in_real_3_address0;
wire    grp_fft_16pt_fu_496_in_real_3_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_real_3_address1;
wire    grp_fft_16pt_fu_496_in_real_3_ce1;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_0_address0;
wire    grp_fft_16pt_fu_496_in_imag_0_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_0_address1;
wire    grp_fft_16pt_fu_496_in_imag_0_ce1;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_1_address0;
wire    grp_fft_16pt_fu_496_in_imag_1_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_1_address1;
wire    grp_fft_16pt_fu_496_in_imag_1_ce1;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_2_address0;
wire    grp_fft_16pt_fu_496_in_imag_2_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_2_address1;
wire    grp_fft_16pt_fu_496_in_imag_2_ce1;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_3_address0;
wire    grp_fft_16pt_fu_496_in_imag_3_ce0;
wire   [1:0] grp_fft_16pt_fu_496_in_imag_3_address1;
wire    grp_fft_16pt_fu_496_in_imag_3_ce1;
wire   [1:0] grp_fft_16pt_fu_496_out_real_0_address0;
wire    grp_fft_16pt_fu_496_out_real_0_ce0;
wire    grp_fft_16pt_fu_496_out_real_0_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_real_0_d0;
wire   [1:0] grp_fft_16pt_fu_496_out_real_1_address0;
wire    grp_fft_16pt_fu_496_out_real_1_ce0;
wire    grp_fft_16pt_fu_496_out_real_1_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_real_1_d0;
wire   [1:0] grp_fft_16pt_fu_496_out_real_2_address0;
wire    grp_fft_16pt_fu_496_out_real_2_ce0;
wire    grp_fft_16pt_fu_496_out_real_2_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_real_2_d0;
wire   [1:0] grp_fft_16pt_fu_496_out_real_3_address0;
wire    grp_fft_16pt_fu_496_out_real_3_ce0;
wire    grp_fft_16pt_fu_496_out_real_3_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_real_3_d0;
wire   [1:0] grp_fft_16pt_fu_496_out_imag_0_address0;
wire    grp_fft_16pt_fu_496_out_imag_0_ce0;
wire    grp_fft_16pt_fu_496_out_imag_0_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_imag_0_d0;
wire   [1:0] grp_fft_16pt_fu_496_out_imag_1_address0;
wire    grp_fft_16pt_fu_496_out_imag_1_ce0;
wire    grp_fft_16pt_fu_496_out_imag_1_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_imag_1_d0;
wire   [1:0] grp_fft_16pt_fu_496_out_imag_2_address0;
wire    grp_fft_16pt_fu_496_out_imag_2_ce0;
wire    grp_fft_16pt_fu_496_out_imag_2_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_imag_2_d0;
wire   [1:0] grp_fft_16pt_fu_496_out_imag_3_address0;
wire    grp_fft_16pt_fu_496_out_imag_3_ce0;
wire    grp_fft_16pt_fu_496_out_imag_3_we0;
wire   [31:0] grp_fft_16pt_fu_496_out_imag_3_d0;
wire    grp_fft_16pt_fu_520_ap_start;
wire    grp_fft_16pt_fu_520_ap_done;
wire    grp_fft_16pt_fu_520_ap_idle;
wire    grp_fft_16pt_fu_520_ap_ready;
wire   [1:0] grp_fft_16pt_fu_520_in_real_0_address0;
wire    grp_fft_16pt_fu_520_in_real_0_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_real_0_address1;
wire    grp_fft_16pt_fu_520_in_real_0_ce1;
wire   [1:0] grp_fft_16pt_fu_520_in_real_1_address0;
wire    grp_fft_16pt_fu_520_in_real_1_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_real_1_address1;
wire    grp_fft_16pt_fu_520_in_real_1_ce1;
wire   [1:0] grp_fft_16pt_fu_520_in_real_2_address0;
wire    grp_fft_16pt_fu_520_in_real_2_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_real_2_address1;
wire    grp_fft_16pt_fu_520_in_real_2_ce1;
wire   [1:0] grp_fft_16pt_fu_520_in_real_3_address0;
wire    grp_fft_16pt_fu_520_in_real_3_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_real_3_address1;
wire    grp_fft_16pt_fu_520_in_real_3_ce1;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_0_address0;
wire    grp_fft_16pt_fu_520_in_imag_0_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_0_address1;
wire    grp_fft_16pt_fu_520_in_imag_0_ce1;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_1_address0;
wire    grp_fft_16pt_fu_520_in_imag_1_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_1_address1;
wire    grp_fft_16pt_fu_520_in_imag_1_ce1;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_2_address0;
wire    grp_fft_16pt_fu_520_in_imag_2_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_2_address1;
wire    grp_fft_16pt_fu_520_in_imag_2_ce1;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_3_address0;
wire    grp_fft_16pt_fu_520_in_imag_3_ce0;
wire   [1:0] grp_fft_16pt_fu_520_in_imag_3_address1;
wire    grp_fft_16pt_fu_520_in_imag_3_ce1;
wire   [1:0] grp_fft_16pt_fu_520_out_real_0_address0;
wire    grp_fft_16pt_fu_520_out_real_0_ce0;
wire    grp_fft_16pt_fu_520_out_real_0_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_real_0_d0;
wire   [1:0] grp_fft_16pt_fu_520_out_real_1_address0;
wire    grp_fft_16pt_fu_520_out_real_1_ce0;
wire    grp_fft_16pt_fu_520_out_real_1_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_real_1_d0;
wire   [1:0] grp_fft_16pt_fu_520_out_real_2_address0;
wire    grp_fft_16pt_fu_520_out_real_2_ce0;
wire    grp_fft_16pt_fu_520_out_real_2_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_real_2_d0;
wire   [1:0] grp_fft_16pt_fu_520_out_real_3_address0;
wire    grp_fft_16pt_fu_520_out_real_3_ce0;
wire    grp_fft_16pt_fu_520_out_real_3_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_real_3_d0;
wire   [1:0] grp_fft_16pt_fu_520_out_imag_0_address0;
wire    grp_fft_16pt_fu_520_out_imag_0_ce0;
wire    grp_fft_16pt_fu_520_out_imag_0_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_imag_0_d0;
wire   [1:0] grp_fft_16pt_fu_520_out_imag_1_address0;
wire    grp_fft_16pt_fu_520_out_imag_1_ce0;
wire    grp_fft_16pt_fu_520_out_imag_1_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_imag_1_d0;
wire   [1:0] grp_fft_16pt_fu_520_out_imag_2_address0;
wire    grp_fft_16pt_fu_520_out_imag_2_ce0;
wire    grp_fft_16pt_fu_520_out_imag_2_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_imag_2_d0;
wire   [1:0] grp_fft_16pt_fu_520_out_imag_3_address0;
wire    grp_fft_16pt_fu_520_out_imag_3_ce0;
wire    grp_fft_16pt_fu_520_out_imag_3_we0;
wire   [31:0] grp_fft_16pt_fu_520_out_imag_3_d0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_idle;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_ready;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_ce0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_d0;
wire   [2:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_ce0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_we0;
wire   [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_d0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_ce0;
wire   [1:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_address0;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_ce0;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_ce;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_ce;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_ce;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_ce;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_ce;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_ce;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_ce;
wire  signed [31:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din0;
wire  signed [17:0] grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din1;
wire    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_ce;
reg    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fft_32pt_fu_404_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg;
reg    grp_fft_16pt_fu_496_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_fft_16pt_fu_520_ap_start_reg;
reg    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [47:0] grp_fu_616_p2;
reg  signed [31:0] grp_fu_616_p0;
reg  signed [17:0] grp_fu_616_p1;
reg    grp_fu_616_ce;
wire   [47:0] grp_fu_620_p2;
reg  signed [31:0] grp_fu_620_p0;
reg  signed [17:0] grp_fu_620_p1;
reg    grp_fu_620_ce;
wire   [47:0] grp_fu_624_p2;
reg  signed [31:0] grp_fu_624_p0;
reg  signed [17:0] grp_fu_624_p1;
reg    grp_fu_624_ce;
wire   [47:0] grp_fu_628_p2;
reg  signed [31:0] grp_fu_628_p0;
reg  signed [17:0] grp_fu_628_p1;
reg    grp_fu_628_ce;
wire   [47:0] grp_fu_632_p2;
reg  signed [31:0] grp_fu_632_p0;
reg  signed [17:0] grp_fu_632_p1;
reg    grp_fu_632_ce;
wire   [47:0] grp_fu_636_p2;
reg  signed [31:0] grp_fu_636_p0;
reg  signed [17:0] grp_fu_636_p1;
reg    grp_fu_636_ce;
wire   [47:0] grp_fu_640_p2;
reg  signed [31:0] grp_fu_640_p0;
reg  signed [17:0] grp_fu_640_p1;
reg    grp_fu_640_ce;
wire   [47:0] grp_fu_644_p2;
reg  signed [31:0] grp_fu_644_p0;
reg  signed [17:0] grp_fu_644_p1;
reg    grp_fu_644_ce;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg = 1'b0;
#0 grp_fft_32pt_fu_404_ap_start_reg = 1'b0;
#0 grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg = 1'b0;
#0 grp_fft_16pt_fu_496_ap_start_reg = 1'b0;
#0 grp_fft_16pt_fu_520_ap_start_reg = 1'b0;
#0 grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg = 1'b0;
end

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_address0),
    .ce0(e_in_real_V_ce0),
    .we0(e_in_real_V_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_d0),
    .q0(e_in_real_V_q0),
    .address1(grp_fft_32pt_fu_404_in_real_0_address1),
    .ce1(e_in_real_V_ce1),
    .q1(e_in_real_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_1_address0),
    .ce0(e_in_real_V_1_ce0),
    .we0(e_in_real_V_1_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_d0),
    .q0(e_in_real_V_1_q0),
    .address1(grp_fft_32pt_fu_404_in_real_1_address1),
    .ce1(e_in_real_V_1_ce1),
    .q1(e_in_real_V_1_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_2_address0),
    .ce0(e_in_real_V_2_ce0),
    .we0(e_in_real_V_2_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_d0),
    .q0(e_in_real_V_2_q0),
    .address1(grp_fft_32pt_fu_404_in_real_2_address1),
    .ce1(e_in_real_V_2_ce1),
    .q1(e_in_real_V_2_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_3_address0),
    .ce0(e_in_real_V_3_ce0),
    .we0(e_in_real_V_3_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_d0),
    .q0(e_in_real_V_3_q0),
    .address1(grp_fft_32pt_fu_404_in_real_3_address1),
    .ce1(e_in_real_V_3_ce1),
    .q1(e_in_real_V_3_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_4_address0),
    .ce0(e_in_real_V_4_ce0),
    .we0(e_in_real_V_4_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_d0),
    .q0(e_in_real_V_4_q0),
    .address1(grp_fft_32pt_fu_404_in_real_4_address1),
    .ce1(e_in_real_V_4_ce1),
    .q1(e_in_real_V_4_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_5_address0),
    .ce0(e_in_real_V_5_ce0),
    .we0(e_in_real_V_5_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_d0),
    .q0(e_in_real_V_5_q0),
    .address1(grp_fft_32pt_fu_404_in_real_5_address1),
    .ce1(e_in_real_V_5_ce1),
    .q1(e_in_real_V_5_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_6_address0),
    .ce0(e_in_real_V_6_ce0),
    .we0(e_in_real_V_6_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_d0),
    .q0(e_in_real_V_6_q0),
    .address1(grp_fft_32pt_fu_404_in_real_6_address1),
    .ce1(e_in_real_V_6_ce1),
    .q1(e_in_real_V_6_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_7_address0),
    .ce0(e_in_real_V_7_ce0),
    .we0(e_in_real_V_7_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_d0),
    .q0(e_in_real_V_7_q0),
    .address1(grp_fft_32pt_fu_404_in_real_7_address1),
    .ce1(e_in_real_V_7_ce1),
    .q1(e_in_real_V_7_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_address0),
    .ce0(e_in_imag_V_ce0),
    .we0(e_in_imag_V_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_d0),
    .q0(e_in_imag_V_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_0_address1),
    .ce1(e_in_imag_V_ce1),
    .q1(e_in_imag_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_1_address0),
    .ce0(e_in_imag_V_1_ce0),
    .we0(e_in_imag_V_1_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_d0),
    .q0(e_in_imag_V_1_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_1_address1),
    .ce1(e_in_imag_V_1_ce1),
    .q1(e_in_imag_V_1_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_2_address0),
    .ce0(e_in_imag_V_2_ce0),
    .we0(e_in_imag_V_2_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_d0),
    .q0(e_in_imag_V_2_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_2_address1),
    .ce1(e_in_imag_V_2_ce1),
    .q1(e_in_imag_V_2_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_3_address0),
    .ce0(e_in_imag_V_3_ce0),
    .we0(e_in_imag_V_3_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_d0),
    .q0(e_in_imag_V_3_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_3_address1),
    .ce1(e_in_imag_V_3_ce1),
    .q1(e_in_imag_V_3_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_4_address0),
    .ce0(e_in_imag_V_4_ce0),
    .we0(e_in_imag_V_4_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_d0),
    .q0(e_in_imag_V_4_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_4_address1),
    .ce1(e_in_imag_V_4_ce1),
    .q1(e_in_imag_V_4_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_5_address0),
    .ce0(e_in_imag_V_5_ce0),
    .we0(e_in_imag_V_5_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_d0),
    .q0(e_in_imag_V_5_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_5_address1),
    .ce1(e_in_imag_V_5_ce1),
    .q1(e_in_imag_V_5_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_6_address0),
    .ce0(e_in_imag_V_6_ce0),
    .we0(e_in_imag_V_6_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_d0),
    .q0(e_in_imag_V_6_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_6_address1),
    .ce1(e_in_imag_V_6_ce1),
    .q1(e_in_imag_V_6_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_7_address0),
    .ce0(e_in_imag_V_7_ce0),
    .we0(e_in_imag_V_7_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_d0),
    .q0(e_in_imag_V_7_q0),
    .address1(grp_fft_32pt_fu_404_in_imag_7_address1),
    .ce1(e_in_imag_V_7_ce1),
    .q1(e_in_imag_V_7_q1)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_address0),
    .ce0(e_out_real_V_ce0),
    .we0(e_out_real_V_we0),
    .d0(grp_fft_32pt_fu_404_out_real_0_d0),
    .q0(e_out_real_V_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_1_address0),
    .ce0(e_out_real_V_1_ce0),
    .we0(e_out_real_V_1_we0),
    .d0(grp_fft_32pt_fu_404_out_real_1_d0),
    .q0(e_out_real_V_1_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_2_address0),
    .ce0(e_out_real_V_2_ce0),
    .we0(e_out_real_V_2_we0),
    .d0(grp_fft_32pt_fu_404_out_real_2_d0),
    .q0(e_out_real_V_2_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_3_address0),
    .ce0(e_out_real_V_3_ce0),
    .we0(e_out_real_V_3_we0),
    .d0(grp_fft_32pt_fu_404_out_real_3_d0),
    .q0(e_out_real_V_3_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_4_address0),
    .ce0(e_out_real_V_4_ce0),
    .we0(e_out_real_V_4_we0),
    .d0(grp_fft_32pt_fu_404_out_real_4_d0),
    .q0(e_out_real_V_4_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_5_address0),
    .ce0(e_out_real_V_5_ce0),
    .we0(e_out_real_V_5_we0),
    .d0(grp_fft_32pt_fu_404_out_real_5_d0),
    .q0(e_out_real_V_5_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_6_address0),
    .ce0(e_out_real_V_6_ce0),
    .we0(e_out_real_V_6_we0),
    .d0(grp_fft_32pt_fu_404_out_real_6_d0),
    .q0(e_out_real_V_6_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_7_address0),
    .ce0(e_out_real_V_7_ce0),
    .we0(e_out_real_V_7_we0),
    .d0(grp_fft_32pt_fu_404_out_real_7_d0),
    .q0(e_out_real_V_7_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_address0),
    .ce0(e_out_imag_V_ce0),
    .we0(e_out_imag_V_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_0_d0),
    .q0(e_out_imag_V_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_1_address0),
    .ce0(e_out_imag_V_1_ce0),
    .we0(e_out_imag_V_1_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_1_d0),
    .q0(e_out_imag_V_1_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_2_address0),
    .ce0(e_out_imag_V_2_ce0),
    .we0(e_out_imag_V_2_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_2_d0),
    .q0(e_out_imag_V_2_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_3_address0),
    .ce0(e_out_imag_V_3_ce0),
    .we0(e_out_imag_V_3_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_3_d0),
    .q0(e_out_imag_V_3_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_4_address0),
    .ce0(e_out_imag_V_4_ce0),
    .we0(e_out_imag_V_4_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_4_d0),
    .q0(e_out_imag_V_4_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_5_address0),
    .ce0(e_out_imag_V_5_ce0),
    .we0(e_out_imag_V_5_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_5_d0),
    .q0(e_out_imag_V_5_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_6_address0),
    .ce0(e_out_imag_V_6_ce0),
    .we0(e_out_imag_V_6_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_6_d0),
    .q0(e_out_imag_V_6_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_7_address0),
    .ce0(e_out_imag_V_7_ce0),
    .we0(e_out_imag_V_7_we0),
    .d0(grp_fft_32pt_fu_404_out_imag_7_d0),
    .q0(e_out_imag_V_7_q0)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_real_V_address0),
    .ce0(o1_in_real_V_ce0),
    .we0(o1_in_real_V_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_d0),
    .q0(o1_in_real_V_q0),
    .address1(grp_fft_16pt_fu_496_in_real_0_address1),
    .ce1(o1_in_real_V_ce1),
    .q1(o1_in_real_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_real_V_1_address0),
    .ce0(o1_in_real_V_1_ce0),
    .we0(o1_in_real_V_1_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_d0),
    .q0(o1_in_real_V_1_q0),
    .address1(grp_fft_16pt_fu_496_in_real_1_address1),
    .ce1(o1_in_real_V_1_ce1),
    .q1(o1_in_real_V_1_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_real_V_2_address0),
    .ce0(o1_in_real_V_2_ce0),
    .we0(o1_in_real_V_2_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_d0),
    .q0(o1_in_real_V_2_q0),
    .address1(grp_fft_16pt_fu_496_in_real_2_address1),
    .ce1(o1_in_real_V_2_ce1),
    .q1(o1_in_real_V_2_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_real_V_3_address0),
    .ce0(o1_in_real_V_3_ce0),
    .we0(o1_in_real_V_3_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_d0),
    .q0(o1_in_real_V_3_q0),
    .address1(grp_fft_16pt_fu_496_in_real_3_address1),
    .ce1(o1_in_real_V_3_ce1),
    .q1(o1_in_real_V_3_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_imag_V_address0),
    .ce0(o1_in_imag_V_ce0),
    .we0(o1_in_imag_V_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_d0),
    .q0(o1_in_imag_V_q0),
    .address1(grp_fft_16pt_fu_496_in_imag_0_address1),
    .ce1(o1_in_imag_V_ce1),
    .q1(o1_in_imag_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_imag_V_1_address0),
    .ce0(o1_in_imag_V_1_ce0),
    .we0(o1_in_imag_V_1_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_d0),
    .q0(o1_in_imag_V_1_q0),
    .address1(grp_fft_16pt_fu_496_in_imag_1_address1),
    .ce1(o1_in_imag_V_1_ce1),
    .q1(o1_in_imag_V_1_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_imag_V_2_address0),
    .ce0(o1_in_imag_V_2_ce0),
    .we0(o1_in_imag_V_2_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_d0),
    .q0(o1_in_imag_V_2_q0),
    .address1(grp_fft_16pt_fu_496_in_imag_2_address1),
    .ce1(o1_in_imag_V_2_ce1),
    .q1(o1_in_imag_V_2_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_imag_V_3_address0),
    .ce0(o1_in_imag_V_3_ce0),
    .we0(o1_in_imag_V_3_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_d0),
    .q0(o1_in_imag_V_3_q0),
    .address1(grp_fft_16pt_fu_496_in_imag_3_address1),
    .ce1(o1_in_imag_V_3_ce1),
    .q1(o1_in_imag_V_3_q1)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_real_V_address0),
    .ce0(o1_out_real_V_ce0),
    .we0(o1_out_real_V_we0),
    .d0(grp_fft_16pt_fu_496_out_real_0_d0),
    .q0(o1_out_real_V_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_real_V_1_address0),
    .ce0(o1_out_real_V_1_ce0),
    .we0(o1_out_real_V_1_we0),
    .d0(grp_fft_16pt_fu_496_out_real_1_d0),
    .q0(o1_out_real_V_1_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_real_V_2_address0),
    .ce0(o1_out_real_V_2_ce0),
    .we0(o1_out_real_V_2_we0),
    .d0(grp_fft_16pt_fu_496_out_real_2_d0),
    .q0(o1_out_real_V_2_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_real_V_3_address0),
    .ce0(o1_out_real_V_3_ce0),
    .we0(o1_out_real_V_3_we0),
    .d0(grp_fft_16pt_fu_496_out_real_3_d0),
    .q0(o1_out_real_V_3_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_imag_V_address0),
    .ce0(o1_out_imag_V_ce0),
    .we0(o1_out_imag_V_we0),
    .d0(grp_fft_16pt_fu_496_out_imag_0_d0),
    .q0(o1_out_imag_V_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_imag_V_1_address0),
    .ce0(o1_out_imag_V_1_ce0),
    .we0(o1_out_imag_V_1_we0),
    .d0(grp_fft_16pt_fu_496_out_imag_1_d0),
    .q0(o1_out_imag_V_1_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_imag_V_2_address0),
    .ce0(o1_out_imag_V_2_ce0),
    .we0(o1_out_imag_V_2_we0),
    .d0(grp_fft_16pt_fu_496_out_imag_2_d0),
    .q0(o1_out_imag_V_2_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_imag_V_3_address0),
    .ce0(o1_out_imag_V_3_ce0),
    .we0(o1_out_imag_V_3_we0),
    .d0(grp_fft_16pt_fu_496_out_imag_3_d0),
    .q0(o1_out_imag_V_3_q0)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_real_V_address0),
    .ce0(o2_in_real_V_ce0),
    .we0(o2_in_real_V_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_d0),
    .q0(o2_in_real_V_q0),
    .address1(grp_fft_16pt_fu_520_in_real_0_address1),
    .ce1(o2_in_real_V_ce1),
    .q1(o2_in_real_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_real_V_1_address0),
    .ce0(o2_in_real_V_1_ce0),
    .we0(o2_in_real_V_1_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_d0),
    .q0(o2_in_real_V_1_q0),
    .address1(grp_fft_16pt_fu_520_in_real_1_address1),
    .ce1(o2_in_real_V_1_ce1),
    .q1(o2_in_real_V_1_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_real_V_2_address0),
    .ce0(o2_in_real_V_2_ce0),
    .we0(o2_in_real_V_2_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_d0),
    .q0(o2_in_real_V_2_q0),
    .address1(grp_fft_16pt_fu_520_in_real_2_address1),
    .ce1(o2_in_real_V_2_ce1),
    .q1(o2_in_real_V_2_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_real_V_3_address0),
    .ce0(o2_in_real_V_3_ce0),
    .we0(o2_in_real_V_3_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_d0),
    .q0(o2_in_real_V_3_q0),
    .address1(grp_fft_16pt_fu_520_in_real_3_address1),
    .ce1(o2_in_real_V_3_ce1),
    .q1(o2_in_real_V_3_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_imag_V_address0),
    .ce0(o2_in_imag_V_ce0),
    .we0(o2_in_imag_V_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_d0),
    .q0(o2_in_imag_V_q0),
    .address1(grp_fft_16pt_fu_520_in_imag_0_address1),
    .ce1(o2_in_imag_V_ce1),
    .q1(o2_in_imag_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_imag_V_1_address0),
    .ce0(o2_in_imag_V_1_ce0),
    .we0(o2_in_imag_V_1_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_d0),
    .q0(o2_in_imag_V_1_q0),
    .address1(grp_fft_16pt_fu_520_in_imag_1_address1),
    .ce1(o2_in_imag_V_1_ce1),
    .q1(o2_in_imag_V_1_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_imag_V_2_address0),
    .ce0(o2_in_imag_V_2_ce0),
    .we0(o2_in_imag_V_2_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_d0),
    .q0(o2_in_imag_V_2_q0),
    .address1(grp_fft_16pt_fu_520_in_imag_2_address1),
    .ce1(o2_in_imag_V_2_ce1),
    .q1(o2_in_imag_V_2_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_imag_V_3_address0),
    .ce0(o2_in_imag_V_3_ce0),
    .we0(o2_in_imag_V_3_we0),
    .d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_d0),
    .q0(o2_in_imag_V_3_q0),
    .address1(grp_fft_16pt_fu_520_in_imag_3_address1),
    .ce1(o2_in_imag_V_3_ce1),
    .q1(o2_in_imag_V_3_q1)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_real_V_address0),
    .ce0(o2_out_real_V_ce0),
    .we0(o2_out_real_V_we0),
    .d0(grp_fft_16pt_fu_520_out_real_0_d0),
    .q0(o2_out_real_V_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_real_V_1_address0),
    .ce0(o2_out_real_V_1_ce0),
    .we0(o2_out_real_V_1_we0),
    .d0(grp_fft_16pt_fu_520_out_real_1_d0),
    .q0(o2_out_real_V_1_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_real_V_2_address0),
    .ce0(o2_out_real_V_2_ce0),
    .we0(o2_out_real_V_2_we0),
    .d0(grp_fft_16pt_fu_520_out_real_2_d0),
    .q0(o2_out_real_V_2_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_real_V_3_address0),
    .ce0(o2_out_real_V_3_ce0),
    .we0(o2_out_real_V_3_we0),
    .d0(grp_fft_16pt_fu_520_out_real_3_d0),
    .q0(o2_out_real_V_3_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_imag_V_address0),
    .ce0(o2_out_imag_V_ce0),
    .we0(o2_out_imag_V_we0),
    .d0(grp_fft_16pt_fu_520_out_imag_0_d0),
    .q0(o2_out_imag_V_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_imag_V_1_address0),
    .ce0(o2_out_imag_V_1_ce0),
    .we0(o2_out_imag_V_1_we0),
    .d0(grp_fft_16pt_fu_520_out_imag_1_d0),
    .q0(o2_out_imag_V_1_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_imag_V_2_address0),
    .ce0(o2_out_imag_V_2_ce0),
    .we0(o2_out_imag_V_2_we0),
    .d0(grp_fft_16pt_fu_520_out_imag_2_d0),
    .q0(o2_out_imag_V_2_q0)
);

sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_imag_V_3_address0),
    .ce0(o2_out_imag_V_3_ce0),
    .we0(o2_out_imag_V_3_we0),
    .d0(grp_fft_16pt_fu_520_out_imag_3_d0),
    .q0(o2_out_imag_V_3_q0)
);

sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1 grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start),
    .ap_done(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done),
    .ap_idle(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_idle),
    .ap_ready(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_ready),
    .e_in_imag_V_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_address0),
    .e_in_imag_V_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_ce0),
    .e_in_imag_V_7_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_we0),
    .e_in_imag_V_7_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_d0),
    .e_in_imag_V_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_address0),
    .e_in_imag_V_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_ce0),
    .e_in_imag_V_6_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_we0),
    .e_in_imag_V_6_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_d0),
    .e_in_imag_V_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_address0),
    .e_in_imag_V_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_ce0),
    .e_in_imag_V_5_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_we0),
    .e_in_imag_V_5_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_d0),
    .e_in_imag_V_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_address0),
    .e_in_imag_V_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_ce0),
    .e_in_imag_V_4_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_we0),
    .e_in_imag_V_4_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_d0),
    .e_in_imag_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_address0),
    .e_in_imag_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_ce0),
    .e_in_imag_V_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_we0),
    .e_in_imag_V_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_d0),
    .e_in_imag_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_address0),
    .e_in_imag_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_ce0),
    .e_in_imag_V_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_we0),
    .e_in_imag_V_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_d0),
    .e_in_imag_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_address0),
    .e_in_imag_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_ce0),
    .e_in_imag_V_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_we0),
    .e_in_imag_V_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_d0),
    .e_in_imag_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_address0),
    .e_in_imag_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_ce0),
    .e_in_imag_V_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_we0),
    .e_in_imag_V_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_d0),
    .e_in_real_V_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_address0),
    .e_in_real_V_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_ce0),
    .e_in_real_V_7_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_we0),
    .e_in_real_V_7_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_d0),
    .e_in_real_V_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_address0),
    .e_in_real_V_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_ce0),
    .e_in_real_V_6_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_we0),
    .e_in_real_V_6_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_d0),
    .e_in_real_V_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_address0),
    .e_in_real_V_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_ce0),
    .e_in_real_V_5_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_we0),
    .e_in_real_V_5_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_d0),
    .e_in_real_V_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_address0),
    .e_in_real_V_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_ce0),
    .e_in_real_V_4_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_we0),
    .e_in_real_V_4_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_d0),
    .e_in_real_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_address0),
    .e_in_real_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_ce0),
    .e_in_real_V_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_we0),
    .e_in_real_V_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_d0),
    .e_in_real_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_address0),
    .e_in_real_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_ce0),
    .e_in_real_V_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_we0),
    .e_in_real_V_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_d0),
    .e_in_real_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_address0),
    .e_in_real_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_ce0),
    .e_in_real_V_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_we0),
    .e_in_real_V_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_d0),
    .e_in_real_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_address0),
    .e_in_real_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_ce0),
    .e_in_real_V_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_we0),
    .e_in_real_V_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_d0),
    .in_real_0_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_address0),
    .in_real_0_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_ce0),
    .in_real_0_q0(in_real_0_q0),
    .in_real_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_address0),
    .in_real_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_ce0),
    .in_real_1_q0(in_real_1_q0),
    .in_real_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_address0),
    .in_real_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_ce0),
    .in_real_2_q0(in_real_2_q0),
    .in_real_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_address0),
    .in_real_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_ce0),
    .in_real_3_q0(in_real_3_q0),
    .in_real_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_address0),
    .in_real_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_ce0),
    .in_real_4_q0(in_real_4_q0),
    .in_real_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_address0),
    .in_real_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_ce0),
    .in_real_5_q0(in_real_5_q0),
    .in_real_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_address0),
    .in_real_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_ce0),
    .in_real_6_q0(in_real_6_q0),
    .in_real_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_address0),
    .in_real_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_ce0),
    .in_real_7_q0(in_real_7_q0),
    .in_imag_0_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_ce0),
    .in_imag_0_q0(in_imag_0_q0),
    .in_imag_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_ce0),
    .in_imag_1_q0(in_imag_1_q0),
    .in_imag_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_ce0),
    .in_imag_2_q0(in_imag_2_q0),
    .in_imag_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_ce0),
    .in_imag_3_q0(in_imag_3_q0),
    .in_imag_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_address0),
    .in_imag_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_ce0),
    .in_imag_4_q0(in_imag_4_q0),
    .in_imag_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_address0),
    .in_imag_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_ce0),
    .in_imag_5_q0(in_imag_5_q0),
    .in_imag_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_address0),
    .in_imag_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_ce0),
    .in_imag_6_q0(in_imag_6_q0),
    .in_imag_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_address0),
    .in_imag_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_ce0),
    .in_imag_7_q0(in_imag_7_q0)
);

sr_fft_fft_32pt grp_fft_32pt_fu_404(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_fu_404_ap_start),
    .ap_done(grp_fft_32pt_fu_404_ap_done),
    .ap_idle(grp_fft_32pt_fu_404_ap_idle),
    .ap_ready(grp_fft_32pt_fu_404_ap_ready),
    .in_real_0_address0(grp_fft_32pt_fu_404_in_real_0_address0),
    .in_real_0_ce0(grp_fft_32pt_fu_404_in_real_0_ce0),
    .in_real_0_q0(e_in_real_V_q0),
    .in_real_0_address1(grp_fft_32pt_fu_404_in_real_0_address1),
    .in_real_0_ce1(grp_fft_32pt_fu_404_in_real_0_ce1),
    .in_real_0_q1(e_in_real_V_q1),
    .in_real_1_address0(grp_fft_32pt_fu_404_in_real_1_address0),
    .in_real_1_ce0(grp_fft_32pt_fu_404_in_real_1_ce0),
    .in_real_1_q0(e_in_real_V_1_q0),
    .in_real_1_address1(grp_fft_32pt_fu_404_in_real_1_address1),
    .in_real_1_ce1(grp_fft_32pt_fu_404_in_real_1_ce1),
    .in_real_1_q1(e_in_real_V_1_q1),
    .in_real_2_address0(grp_fft_32pt_fu_404_in_real_2_address0),
    .in_real_2_ce0(grp_fft_32pt_fu_404_in_real_2_ce0),
    .in_real_2_q0(e_in_real_V_2_q0),
    .in_real_2_address1(grp_fft_32pt_fu_404_in_real_2_address1),
    .in_real_2_ce1(grp_fft_32pt_fu_404_in_real_2_ce1),
    .in_real_2_q1(e_in_real_V_2_q1),
    .in_real_3_address0(grp_fft_32pt_fu_404_in_real_3_address0),
    .in_real_3_ce0(grp_fft_32pt_fu_404_in_real_3_ce0),
    .in_real_3_q0(e_in_real_V_3_q0),
    .in_real_3_address1(grp_fft_32pt_fu_404_in_real_3_address1),
    .in_real_3_ce1(grp_fft_32pt_fu_404_in_real_3_ce1),
    .in_real_3_q1(e_in_real_V_3_q1),
    .in_real_4_address0(grp_fft_32pt_fu_404_in_real_4_address0),
    .in_real_4_ce0(grp_fft_32pt_fu_404_in_real_4_ce0),
    .in_real_4_q0(e_in_real_V_4_q0),
    .in_real_4_address1(grp_fft_32pt_fu_404_in_real_4_address1),
    .in_real_4_ce1(grp_fft_32pt_fu_404_in_real_4_ce1),
    .in_real_4_q1(e_in_real_V_4_q1),
    .in_real_5_address0(grp_fft_32pt_fu_404_in_real_5_address0),
    .in_real_5_ce0(grp_fft_32pt_fu_404_in_real_5_ce0),
    .in_real_5_q0(e_in_real_V_5_q0),
    .in_real_5_address1(grp_fft_32pt_fu_404_in_real_5_address1),
    .in_real_5_ce1(grp_fft_32pt_fu_404_in_real_5_ce1),
    .in_real_5_q1(e_in_real_V_5_q1),
    .in_real_6_address0(grp_fft_32pt_fu_404_in_real_6_address0),
    .in_real_6_ce0(grp_fft_32pt_fu_404_in_real_6_ce0),
    .in_real_6_q0(e_in_real_V_6_q0),
    .in_real_6_address1(grp_fft_32pt_fu_404_in_real_6_address1),
    .in_real_6_ce1(grp_fft_32pt_fu_404_in_real_6_ce1),
    .in_real_6_q1(e_in_real_V_6_q1),
    .in_real_7_address0(grp_fft_32pt_fu_404_in_real_7_address0),
    .in_real_7_ce0(grp_fft_32pt_fu_404_in_real_7_ce0),
    .in_real_7_q0(e_in_real_V_7_q0),
    .in_real_7_address1(grp_fft_32pt_fu_404_in_real_7_address1),
    .in_real_7_ce1(grp_fft_32pt_fu_404_in_real_7_ce1),
    .in_real_7_q1(e_in_real_V_7_q1),
    .in_imag_0_address0(grp_fft_32pt_fu_404_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_32pt_fu_404_in_imag_0_ce0),
    .in_imag_0_q0(e_in_imag_V_q0),
    .in_imag_0_address1(grp_fft_32pt_fu_404_in_imag_0_address1),
    .in_imag_0_ce1(grp_fft_32pt_fu_404_in_imag_0_ce1),
    .in_imag_0_q1(e_in_imag_V_q1),
    .in_imag_1_address0(grp_fft_32pt_fu_404_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_32pt_fu_404_in_imag_1_ce0),
    .in_imag_1_q0(e_in_imag_V_1_q0),
    .in_imag_1_address1(grp_fft_32pt_fu_404_in_imag_1_address1),
    .in_imag_1_ce1(grp_fft_32pt_fu_404_in_imag_1_ce1),
    .in_imag_1_q1(e_in_imag_V_1_q1),
    .in_imag_2_address0(grp_fft_32pt_fu_404_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_32pt_fu_404_in_imag_2_ce0),
    .in_imag_2_q0(e_in_imag_V_2_q0),
    .in_imag_2_address1(grp_fft_32pt_fu_404_in_imag_2_address1),
    .in_imag_2_ce1(grp_fft_32pt_fu_404_in_imag_2_ce1),
    .in_imag_2_q1(e_in_imag_V_2_q1),
    .in_imag_3_address0(grp_fft_32pt_fu_404_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_32pt_fu_404_in_imag_3_ce0),
    .in_imag_3_q0(e_in_imag_V_3_q0),
    .in_imag_3_address1(grp_fft_32pt_fu_404_in_imag_3_address1),
    .in_imag_3_ce1(grp_fft_32pt_fu_404_in_imag_3_ce1),
    .in_imag_3_q1(e_in_imag_V_3_q1),
    .in_imag_4_address0(grp_fft_32pt_fu_404_in_imag_4_address0),
    .in_imag_4_ce0(grp_fft_32pt_fu_404_in_imag_4_ce0),
    .in_imag_4_q0(e_in_imag_V_4_q0),
    .in_imag_4_address1(grp_fft_32pt_fu_404_in_imag_4_address1),
    .in_imag_4_ce1(grp_fft_32pt_fu_404_in_imag_4_ce1),
    .in_imag_4_q1(e_in_imag_V_4_q1),
    .in_imag_5_address0(grp_fft_32pt_fu_404_in_imag_5_address0),
    .in_imag_5_ce0(grp_fft_32pt_fu_404_in_imag_5_ce0),
    .in_imag_5_q0(e_in_imag_V_5_q0),
    .in_imag_5_address1(grp_fft_32pt_fu_404_in_imag_5_address1),
    .in_imag_5_ce1(grp_fft_32pt_fu_404_in_imag_5_ce1),
    .in_imag_5_q1(e_in_imag_V_5_q1),
    .in_imag_6_address0(grp_fft_32pt_fu_404_in_imag_6_address0),
    .in_imag_6_ce0(grp_fft_32pt_fu_404_in_imag_6_ce0),
    .in_imag_6_q0(e_in_imag_V_6_q0),
    .in_imag_6_address1(grp_fft_32pt_fu_404_in_imag_6_address1),
    .in_imag_6_ce1(grp_fft_32pt_fu_404_in_imag_6_ce1),
    .in_imag_6_q1(e_in_imag_V_6_q1),
    .in_imag_7_address0(grp_fft_32pt_fu_404_in_imag_7_address0),
    .in_imag_7_ce0(grp_fft_32pt_fu_404_in_imag_7_ce0),
    .in_imag_7_q0(e_in_imag_V_7_q0),
    .in_imag_7_address1(grp_fft_32pt_fu_404_in_imag_7_address1),
    .in_imag_7_ce1(grp_fft_32pt_fu_404_in_imag_7_ce1),
    .in_imag_7_q1(e_in_imag_V_7_q1),
    .out_real_0_address0(grp_fft_32pt_fu_404_out_real_0_address0),
    .out_real_0_ce0(grp_fft_32pt_fu_404_out_real_0_ce0),
    .out_real_0_we0(grp_fft_32pt_fu_404_out_real_0_we0),
    .out_real_0_d0(grp_fft_32pt_fu_404_out_real_0_d0),
    .out_real_1_address0(grp_fft_32pt_fu_404_out_real_1_address0),
    .out_real_1_ce0(grp_fft_32pt_fu_404_out_real_1_ce0),
    .out_real_1_we0(grp_fft_32pt_fu_404_out_real_1_we0),
    .out_real_1_d0(grp_fft_32pt_fu_404_out_real_1_d0),
    .out_real_2_address0(grp_fft_32pt_fu_404_out_real_2_address0),
    .out_real_2_ce0(grp_fft_32pt_fu_404_out_real_2_ce0),
    .out_real_2_we0(grp_fft_32pt_fu_404_out_real_2_we0),
    .out_real_2_d0(grp_fft_32pt_fu_404_out_real_2_d0),
    .out_real_3_address0(grp_fft_32pt_fu_404_out_real_3_address0),
    .out_real_3_ce0(grp_fft_32pt_fu_404_out_real_3_ce0),
    .out_real_3_we0(grp_fft_32pt_fu_404_out_real_3_we0),
    .out_real_3_d0(grp_fft_32pt_fu_404_out_real_3_d0),
    .out_real_4_address0(grp_fft_32pt_fu_404_out_real_4_address0),
    .out_real_4_ce0(grp_fft_32pt_fu_404_out_real_4_ce0),
    .out_real_4_we0(grp_fft_32pt_fu_404_out_real_4_we0),
    .out_real_4_d0(grp_fft_32pt_fu_404_out_real_4_d0),
    .out_real_5_address0(grp_fft_32pt_fu_404_out_real_5_address0),
    .out_real_5_ce0(grp_fft_32pt_fu_404_out_real_5_ce0),
    .out_real_5_we0(grp_fft_32pt_fu_404_out_real_5_we0),
    .out_real_5_d0(grp_fft_32pt_fu_404_out_real_5_d0),
    .out_real_6_address0(grp_fft_32pt_fu_404_out_real_6_address0),
    .out_real_6_ce0(grp_fft_32pt_fu_404_out_real_6_ce0),
    .out_real_6_we0(grp_fft_32pt_fu_404_out_real_6_we0),
    .out_real_6_d0(grp_fft_32pt_fu_404_out_real_6_d0),
    .out_real_7_address0(grp_fft_32pt_fu_404_out_real_7_address0),
    .out_real_7_ce0(grp_fft_32pt_fu_404_out_real_7_ce0),
    .out_real_7_we0(grp_fft_32pt_fu_404_out_real_7_we0),
    .out_real_7_d0(grp_fft_32pt_fu_404_out_real_7_d0),
    .out_imag_0_address0(grp_fft_32pt_fu_404_out_imag_0_address0),
    .out_imag_0_ce0(grp_fft_32pt_fu_404_out_imag_0_ce0),
    .out_imag_0_we0(grp_fft_32pt_fu_404_out_imag_0_we0),
    .out_imag_0_d0(grp_fft_32pt_fu_404_out_imag_0_d0),
    .out_imag_1_address0(grp_fft_32pt_fu_404_out_imag_1_address0),
    .out_imag_1_ce0(grp_fft_32pt_fu_404_out_imag_1_ce0),
    .out_imag_1_we0(grp_fft_32pt_fu_404_out_imag_1_we0),
    .out_imag_1_d0(grp_fft_32pt_fu_404_out_imag_1_d0),
    .out_imag_2_address0(grp_fft_32pt_fu_404_out_imag_2_address0),
    .out_imag_2_ce0(grp_fft_32pt_fu_404_out_imag_2_ce0),
    .out_imag_2_we0(grp_fft_32pt_fu_404_out_imag_2_we0),
    .out_imag_2_d0(grp_fft_32pt_fu_404_out_imag_2_d0),
    .out_imag_3_address0(grp_fft_32pt_fu_404_out_imag_3_address0),
    .out_imag_3_ce0(grp_fft_32pt_fu_404_out_imag_3_ce0),
    .out_imag_3_we0(grp_fft_32pt_fu_404_out_imag_3_we0),
    .out_imag_3_d0(grp_fft_32pt_fu_404_out_imag_3_d0),
    .out_imag_4_address0(grp_fft_32pt_fu_404_out_imag_4_address0),
    .out_imag_4_ce0(grp_fft_32pt_fu_404_out_imag_4_ce0),
    .out_imag_4_we0(grp_fft_32pt_fu_404_out_imag_4_we0),
    .out_imag_4_d0(grp_fft_32pt_fu_404_out_imag_4_d0),
    .out_imag_5_address0(grp_fft_32pt_fu_404_out_imag_5_address0),
    .out_imag_5_ce0(grp_fft_32pt_fu_404_out_imag_5_ce0),
    .out_imag_5_we0(grp_fft_32pt_fu_404_out_imag_5_we0),
    .out_imag_5_d0(grp_fft_32pt_fu_404_out_imag_5_d0),
    .out_imag_6_address0(grp_fft_32pt_fu_404_out_imag_6_address0),
    .out_imag_6_ce0(grp_fft_32pt_fu_404_out_imag_6_ce0),
    .out_imag_6_we0(grp_fft_32pt_fu_404_out_imag_6_we0),
    .out_imag_6_d0(grp_fft_32pt_fu_404_out_imag_6_d0),
    .out_imag_7_address0(grp_fft_32pt_fu_404_out_imag_7_address0),
    .out_imag_7_ce0(grp_fft_32pt_fu_404_out_imag_7_ce0),
    .out_imag_7_we0(grp_fft_32pt_fu_404_out_imag_7_we0),
    .out_imag_7_d0(grp_fft_32pt_fu_404_out_imag_7_d0),
    .grp_fu_616_p_din0(grp_fft_32pt_fu_404_grp_fu_616_p_din0),
    .grp_fu_616_p_din1(grp_fft_32pt_fu_404_grp_fu_616_p_din1),
    .grp_fu_616_p_dout0(grp_fu_616_p2),
    .grp_fu_616_p_ce(grp_fft_32pt_fu_404_grp_fu_616_p_ce),
    .grp_fu_620_p_din0(grp_fft_32pt_fu_404_grp_fu_620_p_din0),
    .grp_fu_620_p_din1(grp_fft_32pt_fu_404_grp_fu_620_p_din1),
    .grp_fu_620_p_dout0(grp_fu_620_p2),
    .grp_fu_620_p_ce(grp_fft_32pt_fu_404_grp_fu_620_p_ce),
    .grp_fu_624_p_din0(grp_fft_32pt_fu_404_grp_fu_624_p_din0),
    .grp_fu_624_p_din1(grp_fft_32pt_fu_404_grp_fu_624_p_din1),
    .grp_fu_624_p_dout0(grp_fu_624_p2),
    .grp_fu_624_p_ce(grp_fft_32pt_fu_404_grp_fu_624_p_ce),
    .grp_fu_628_p_din0(grp_fft_32pt_fu_404_grp_fu_628_p_din0),
    .grp_fu_628_p_din1(grp_fft_32pt_fu_404_grp_fu_628_p_din1),
    .grp_fu_628_p_dout0(grp_fu_628_p2),
    .grp_fu_628_p_ce(grp_fft_32pt_fu_404_grp_fu_628_p_ce),
    .grp_fu_632_p_din0(grp_fft_32pt_fu_404_grp_fu_632_p_din0),
    .grp_fu_632_p_din1(grp_fft_32pt_fu_404_grp_fu_632_p_din1),
    .grp_fu_632_p_dout0(grp_fu_632_p2),
    .grp_fu_632_p_ce(grp_fft_32pt_fu_404_grp_fu_632_p_ce),
    .grp_fu_636_p_din0(grp_fft_32pt_fu_404_grp_fu_636_p_din0),
    .grp_fu_636_p_din1(grp_fft_32pt_fu_404_grp_fu_636_p_din1),
    .grp_fu_636_p_dout0(grp_fu_636_p2),
    .grp_fu_636_p_ce(grp_fft_32pt_fu_404_grp_fu_636_p_ce),
    .grp_fu_640_p_din0(grp_fft_32pt_fu_404_grp_fu_640_p_din0),
    .grp_fu_640_p_din1(grp_fft_32pt_fu_404_grp_fu_640_p_din1),
    .grp_fu_640_p_dout0(grp_fu_640_p2),
    .grp_fu_640_p_ce(grp_fft_32pt_fu_404_grp_fu_640_p_ce),
    .grp_fu_644_p_din0(grp_fft_32pt_fu_404_grp_fu_644_p_din0),
    .grp_fu_644_p_din1(grp_fft_32pt_fu_404_grp_fu_644_p_din1),
    .grp_fu_644_p_dout0(grp_fu_644_p2),
    .grp_fu_644_p_ce(grp_fft_32pt_fu_404_grp_fu_644_p_ce)
);

sr_fft_fft_64pt_Pipeline_VITIS_LOOP_271_2 grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start),
    .ap_done(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_done),
    .ap_idle(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_idle),
    .ap_ready(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_ready),
    .o2_in_real_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_address0),
    .o2_in_real_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_ce0),
    .o2_in_real_V_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_we0),
    .o2_in_real_V_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_d0),
    .o2_in_imag_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_address0),
    .o2_in_imag_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_ce0),
    .o2_in_imag_V_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_we0),
    .o2_in_imag_V_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_d0),
    .o2_in_imag_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_address0),
    .o2_in_imag_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_ce0),
    .o2_in_imag_V_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_we0),
    .o2_in_imag_V_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_d0),
    .o2_in_imag_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_address0),
    .o2_in_imag_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_ce0),
    .o2_in_imag_V_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_we0),
    .o2_in_imag_V_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_d0),
    .o2_in_imag_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_address0),
    .o2_in_imag_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_ce0),
    .o2_in_imag_V_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_we0),
    .o2_in_imag_V_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_d0),
    .o2_in_real_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_address0),
    .o2_in_real_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_ce0),
    .o2_in_real_V_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_we0),
    .o2_in_real_V_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_d0),
    .o2_in_real_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_address0),
    .o2_in_real_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_ce0),
    .o2_in_real_V_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_we0),
    .o2_in_real_V_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_d0),
    .o2_in_real_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_address0),
    .o2_in_real_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_ce0),
    .o2_in_real_V_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_we0),
    .o2_in_real_V_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_d0),
    .o1_in_imag_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_address0),
    .o1_in_imag_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_ce0),
    .o1_in_imag_V_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_we0),
    .o1_in_imag_V_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_d0),
    .o1_in_imag_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_address0),
    .o1_in_imag_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_ce0),
    .o1_in_imag_V_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_we0),
    .o1_in_imag_V_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_d0),
    .o1_in_imag_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_address0),
    .o1_in_imag_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_ce0),
    .o1_in_imag_V_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_we0),
    .o1_in_imag_V_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_d0),
    .o1_in_imag_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_address0),
    .o1_in_imag_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_ce0),
    .o1_in_imag_V_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_we0),
    .o1_in_imag_V_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_d0),
    .o1_in_real_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_address0),
    .o1_in_real_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_ce0),
    .o1_in_real_V_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_we0),
    .o1_in_real_V_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_d0),
    .o1_in_real_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_address0),
    .o1_in_real_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_ce0),
    .o1_in_real_V_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_we0),
    .o1_in_real_V_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_d0),
    .o1_in_real_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_address0),
    .o1_in_real_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_ce0),
    .o1_in_real_V_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_we0),
    .o1_in_real_V_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_d0),
    .o1_in_real_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_address0),
    .o1_in_real_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_ce0),
    .o1_in_real_V_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_we0),
    .o1_in_real_V_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_d0),
    .in_real_0_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address0),
    .in_real_0_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce0),
    .in_real_0_q0(in_real_0_q0),
    .in_real_0_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address1),
    .in_real_0_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce1),
    .in_real_0_q1(in_real_0_q1),
    .in_real_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address0),
    .in_real_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce0),
    .in_real_1_q0(in_real_1_q0),
    .in_real_1_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address1),
    .in_real_1_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce1),
    .in_real_1_q1(in_real_1_q1),
    .in_real_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address0),
    .in_real_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce0),
    .in_real_2_q0(in_real_2_q0),
    .in_real_2_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address1),
    .in_real_2_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce1),
    .in_real_2_q1(in_real_2_q1),
    .in_real_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address0),
    .in_real_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce0),
    .in_real_3_q0(in_real_3_q0),
    .in_real_3_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address1),
    .in_real_3_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce1),
    .in_real_3_q1(in_real_3_q1),
    .in_real_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address0),
    .in_real_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce0),
    .in_real_4_q0(in_real_4_q0),
    .in_real_4_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address1),
    .in_real_4_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce1),
    .in_real_4_q1(in_real_4_q1),
    .in_real_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address0),
    .in_real_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce0),
    .in_real_5_q0(in_real_5_q0),
    .in_real_5_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address1),
    .in_real_5_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce1),
    .in_real_5_q1(in_real_5_q1),
    .in_real_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address0),
    .in_real_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce0),
    .in_real_6_q0(in_real_6_q0),
    .in_real_6_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address1),
    .in_real_6_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce1),
    .in_real_6_q1(in_real_6_q1),
    .in_real_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address0),
    .in_real_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce0),
    .in_real_7_q0(in_real_7_q0),
    .in_real_7_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address1),
    .in_real_7_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce1),
    .in_real_7_q1(in_real_7_q1),
    .in_imag_0_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce0),
    .in_imag_0_q0(in_imag_0_q0),
    .in_imag_0_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address1),
    .in_imag_0_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce1),
    .in_imag_0_q1(in_imag_0_q1),
    .in_imag_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce0),
    .in_imag_1_q0(in_imag_1_q0),
    .in_imag_1_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address1),
    .in_imag_1_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce1),
    .in_imag_1_q1(in_imag_1_q1),
    .in_imag_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce0),
    .in_imag_2_q0(in_imag_2_q0),
    .in_imag_2_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address1),
    .in_imag_2_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce1),
    .in_imag_2_q1(in_imag_2_q1),
    .in_imag_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce0),
    .in_imag_3_q0(in_imag_3_q0),
    .in_imag_3_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address1),
    .in_imag_3_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce1),
    .in_imag_3_q1(in_imag_3_q1),
    .in_imag_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address0),
    .in_imag_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce0),
    .in_imag_4_q0(in_imag_4_q0),
    .in_imag_4_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address1),
    .in_imag_4_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce1),
    .in_imag_4_q1(in_imag_4_q1),
    .in_imag_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address0),
    .in_imag_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce0),
    .in_imag_5_q0(in_imag_5_q0),
    .in_imag_5_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address1),
    .in_imag_5_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce1),
    .in_imag_5_q1(in_imag_5_q1),
    .in_imag_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address0),
    .in_imag_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce0),
    .in_imag_6_q0(in_imag_6_q0),
    .in_imag_6_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address1),
    .in_imag_6_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce1),
    .in_imag_6_q1(in_imag_6_q1),
    .in_imag_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address0),
    .in_imag_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce0),
    .in_imag_7_q0(in_imag_7_q0),
    .in_imag_7_address1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address1),
    .in_imag_7_ce1(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce1),
    .in_imag_7_q1(in_imag_7_q1)
);

sr_fft_fft_16pt grp_fft_16pt_fu_496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_16pt_fu_496_ap_start),
    .ap_done(grp_fft_16pt_fu_496_ap_done),
    .ap_idle(grp_fft_16pt_fu_496_ap_idle),
    .ap_ready(grp_fft_16pt_fu_496_ap_ready),
    .in_real_0_address0(grp_fft_16pt_fu_496_in_real_0_address0),
    .in_real_0_ce0(grp_fft_16pt_fu_496_in_real_0_ce0),
    .in_real_0_q0(o1_in_real_V_q0),
    .in_real_0_address1(grp_fft_16pt_fu_496_in_real_0_address1),
    .in_real_0_ce1(grp_fft_16pt_fu_496_in_real_0_ce1),
    .in_real_0_q1(o1_in_real_V_q1),
    .in_real_1_address0(grp_fft_16pt_fu_496_in_real_1_address0),
    .in_real_1_ce0(grp_fft_16pt_fu_496_in_real_1_ce0),
    .in_real_1_q0(o1_in_real_V_1_q0),
    .in_real_1_address1(grp_fft_16pt_fu_496_in_real_1_address1),
    .in_real_1_ce1(grp_fft_16pt_fu_496_in_real_1_ce1),
    .in_real_1_q1(o1_in_real_V_1_q1),
    .in_real_2_address0(grp_fft_16pt_fu_496_in_real_2_address0),
    .in_real_2_ce0(grp_fft_16pt_fu_496_in_real_2_ce0),
    .in_real_2_q0(o1_in_real_V_2_q0),
    .in_real_2_address1(grp_fft_16pt_fu_496_in_real_2_address1),
    .in_real_2_ce1(grp_fft_16pt_fu_496_in_real_2_ce1),
    .in_real_2_q1(o1_in_real_V_2_q1),
    .in_real_3_address0(grp_fft_16pt_fu_496_in_real_3_address0),
    .in_real_3_ce0(grp_fft_16pt_fu_496_in_real_3_ce0),
    .in_real_3_q0(o1_in_real_V_3_q0),
    .in_real_3_address1(grp_fft_16pt_fu_496_in_real_3_address1),
    .in_real_3_ce1(grp_fft_16pt_fu_496_in_real_3_ce1),
    .in_real_3_q1(o1_in_real_V_3_q1),
    .in_imag_0_address0(grp_fft_16pt_fu_496_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_16pt_fu_496_in_imag_0_ce0),
    .in_imag_0_q0(o1_in_imag_V_q0),
    .in_imag_0_address1(grp_fft_16pt_fu_496_in_imag_0_address1),
    .in_imag_0_ce1(grp_fft_16pt_fu_496_in_imag_0_ce1),
    .in_imag_0_q1(o1_in_imag_V_q1),
    .in_imag_1_address0(grp_fft_16pt_fu_496_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_16pt_fu_496_in_imag_1_ce0),
    .in_imag_1_q0(o1_in_imag_V_1_q0),
    .in_imag_1_address1(grp_fft_16pt_fu_496_in_imag_1_address1),
    .in_imag_1_ce1(grp_fft_16pt_fu_496_in_imag_1_ce1),
    .in_imag_1_q1(o1_in_imag_V_1_q1),
    .in_imag_2_address0(grp_fft_16pt_fu_496_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_16pt_fu_496_in_imag_2_ce0),
    .in_imag_2_q0(o1_in_imag_V_2_q0),
    .in_imag_2_address1(grp_fft_16pt_fu_496_in_imag_2_address1),
    .in_imag_2_ce1(grp_fft_16pt_fu_496_in_imag_2_ce1),
    .in_imag_2_q1(o1_in_imag_V_2_q1),
    .in_imag_3_address0(grp_fft_16pt_fu_496_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_16pt_fu_496_in_imag_3_ce0),
    .in_imag_3_q0(o1_in_imag_V_3_q0),
    .in_imag_3_address1(grp_fft_16pt_fu_496_in_imag_3_address1),
    .in_imag_3_ce1(grp_fft_16pt_fu_496_in_imag_3_ce1),
    .in_imag_3_q1(o1_in_imag_V_3_q1),
    .out_real_0_address0(grp_fft_16pt_fu_496_out_real_0_address0),
    .out_real_0_ce0(grp_fft_16pt_fu_496_out_real_0_ce0),
    .out_real_0_we0(grp_fft_16pt_fu_496_out_real_0_we0),
    .out_real_0_d0(grp_fft_16pt_fu_496_out_real_0_d0),
    .out_real_1_address0(grp_fft_16pt_fu_496_out_real_1_address0),
    .out_real_1_ce0(grp_fft_16pt_fu_496_out_real_1_ce0),
    .out_real_1_we0(grp_fft_16pt_fu_496_out_real_1_we0),
    .out_real_1_d0(grp_fft_16pt_fu_496_out_real_1_d0),
    .out_real_2_address0(grp_fft_16pt_fu_496_out_real_2_address0),
    .out_real_2_ce0(grp_fft_16pt_fu_496_out_real_2_ce0),
    .out_real_2_we0(grp_fft_16pt_fu_496_out_real_2_we0),
    .out_real_2_d0(grp_fft_16pt_fu_496_out_real_2_d0),
    .out_real_3_address0(grp_fft_16pt_fu_496_out_real_3_address0),
    .out_real_3_ce0(grp_fft_16pt_fu_496_out_real_3_ce0),
    .out_real_3_we0(grp_fft_16pt_fu_496_out_real_3_we0),
    .out_real_3_d0(grp_fft_16pt_fu_496_out_real_3_d0),
    .out_imag_0_address0(grp_fft_16pt_fu_496_out_imag_0_address0),
    .out_imag_0_ce0(grp_fft_16pt_fu_496_out_imag_0_ce0),
    .out_imag_0_we0(grp_fft_16pt_fu_496_out_imag_0_we0),
    .out_imag_0_d0(grp_fft_16pt_fu_496_out_imag_0_d0),
    .out_imag_1_address0(grp_fft_16pt_fu_496_out_imag_1_address0),
    .out_imag_1_ce0(grp_fft_16pt_fu_496_out_imag_1_ce0),
    .out_imag_1_we0(grp_fft_16pt_fu_496_out_imag_1_we0),
    .out_imag_1_d0(grp_fft_16pt_fu_496_out_imag_1_d0),
    .out_imag_2_address0(grp_fft_16pt_fu_496_out_imag_2_address0),
    .out_imag_2_ce0(grp_fft_16pt_fu_496_out_imag_2_ce0),
    .out_imag_2_we0(grp_fft_16pt_fu_496_out_imag_2_we0),
    .out_imag_2_d0(grp_fft_16pt_fu_496_out_imag_2_d0),
    .out_imag_3_address0(grp_fft_16pt_fu_496_out_imag_3_address0),
    .out_imag_3_ce0(grp_fft_16pt_fu_496_out_imag_3_ce0),
    .out_imag_3_we0(grp_fft_16pt_fu_496_out_imag_3_we0),
    .out_imag_3_d0(grp_fft_16pt_fu_496_out_imag_3_d0)
);

sr_fft_fft_16pt grp_fft_16pt_fu_520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_16pt_fu_520_ap_start),
    .ap_done(grp_fft_16pt_fu_520_ap_done),
    .ap_idle(grp_fft_16pt_fu_520_ap_idle),
    .ap_ready(grp_fft_16pt_fu_520_ap_ready),
    .in_real_0_address0(grp_fft_16pt_fu_520_in_real_0_address0),
    .in_real_0_ce0(grp_fft_16pt_fu_520_in_real_0_ce0),
    .in_real_0_q0(o2_in_real_V_q0),
    .in_real_0_address1(grp_fft_16pt_fu_520_in_real_0_address1),
    .in_real_0_ce1(grp_fft_16pt_fu_520_in_real_0_ce1),
    .in_real_0_q1(o2_in_real_V_q1),
    .in_real_1_address0(grp_fft_16pt_fu_520_in_real_1_address0),
    .in_real_1_ce0(grp_fft_16pt_fu_520_in_real_1_ce0),
    .in_real_1_q0(o2_in_real_V_1_q0),
    .in_real_1_address1(grp_fft_16pt_fu_520_in_real_1_address1),
    .in_real_1_ce1(grp_fft_16pt_fu_520_in_real_1_ce1),
    .in_real_1_q1(o2_in_real_V_1_q1),
    .in_real_2_address0(grp_fft_16pt_fu_520_in_real_2_address0),
    .in_real_2_ce0(grp_fft_16pt_fu_520_in_real_2_ce0),
    .in_real_2_q0(o2_in_real_V_2_q0),
    .in_real_2_address1(grp_fft_16pt_fu_520_in_real_2_address1),
    .in_real_2_ce1(grp_fft_16pt_fu_520_in_real_2_ce1),
    .in_real_2_q1(o2_in_real_V_2_q1),
    .in_real_3_address0(grp_fft_16pt_fu_520_in_real_3_address0),
    .in_real_3_ce0(grp_fft_16pt_fu_520_in_real_3_ce0),
    .in_real_3_q0(o2_in_real_V_3_q0),
    .in_real_3_address1(grp_fft_16pt_fu_520_in_real_3_address1),
    .in_real_3_ce1(grp_fft_16pt_fu_520_in_real_3_ce1),
    .in_real_3_q1(o2_in_real_V_3_q1),
    .in_imag_0_address0(grp_fft_16pt_fu_520_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_16pt_fu_520_in_imag_0_ce0),
    .in_imag_0_q0(o2_in_imag_V_q0),
    .in_imag_0_address1(grp_fft_16pt_fu_520_in_imag_0_address1),
    .in_imag_0_ce1(grp_fft_16pt_fu_520_in_imag_0_ce1),
    .in_imag_0_q1(o2_in_imag_V_q1),
    .in_imag_1_address0(grp_fft_16pt_fu_520_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_16pt_fu_520_in_imag_1_ce0),
    .in_imag_1_q0(o2_in_imag_V_1_q0),
    .in_imag_1_address1(grp_fft_16pt_fu_520_in_imag_1_address1),
    .in_imag_1_ce1(grp_fft_16pt_fu_520_in_imag_1_ce1),
    .in_imag_1_q1(o2_in_imag_V_1_q1),
    .in_imag_2_address0(grp_fft_16pt_fu_520_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_16pt_fu_520_in_imag_2_ce0),
    .in_imag_2_q0(o2_in_imag_V_2_q0),
    .in_imag_2_address1(grp_fft_16pt_fu_520_in_imag_2_address1),
    .in_imag_2_ce1(grp_fft_16pt_fu_520_in_imag_2_ce1),
    .in_imag_2_q1(o2_in_imag_V_2_q1),
    .in_imag_3_address0(grp_fft_16pt_fu_520_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_16pt_fu_520_in_imag_3_ce0),
    .in_imag_3_q0(o2_in_imag_V_3_q0),
    .in_imag_3_address1(grp_fft_16pt_fu_520_in_imag_3_address1),
    .in_imag_3_ce1(grp_fft_16pt_fu_520_in_imag_3_ce1),
    .in_imag_3_q1(o2_in_imag_V_3_q1),
    .out_real_0_address0(grp_fft_16pt_fu_520_out_real_0_address0),
    .out_real_0_ce0(grp_fft_16pt_fu_520_out_real_0_ce0),
    .out_real_0_we0(grp_fft_16pt_fu_520_out_real_0_we0),
    .out_real_0_d0(grp_fft_16pt_fu_520_out_real_0_d0),
    .out_real_1_address0(grp_fft_16pt_fu_520_out_real_1_address0),
    .out_real_1_ce0(grp_fft_16pt_fu_520_out_real_1_ce0),
    .out_real_1_we0(grp_fft_16pt_fu_520_out_real_1_we0),
    .out_real_1_d0(grp_fft_16pt_fu_520_out_real_1_d0),
    .out_real_2_address0(grp_fft_16pt_fu_520_out_real_2_address0),
    .out_real_2_ce0(grp_fft_16pt_fu_520_out_real_2_ce0),
    .out_real_2_we0(grp_fft_16pt_fu_520_out_real_2_we0),
    .out_real_2_d0(grp_fft_16pt_fu_520_out_real_2_d0),
    .out_real_3_address0(grp_fft_16pt_fu_520_out_real_3_address0),
    .out_real_3_ce0(grp_fft_16pt_fu_520_out_real_3_ce0),
    .out_real_3_we0(grp_fft_16pt_fu_520_out_real_3_we0),
    .out_real_3_d0(grp_fft_16pt_fu_520_out_real_3_d0),
    .out_imag_0_address0(grp_fft_16pt_fu_520_out_imag_0_address0),
    .out_imag_0_ce0(grp_fft_16pt_fu_520_out_imag_0_ce0),
    .out_imag_0_we0(grp_fft_16pt_fu_520_out_imag_0_we0),
    .out_imag_0_d0(grp_fft_16pt_fu_520_out_imag_0_d0),
    .out_imag_1_address0(grp_fft_16pt_fu_520_out_imag_1_address0),
    .out_imag_1_ce0(grp_fft_16pt_fu_520_out_imag_1_ce0),
    .out_imag_1_we0(grp_fft_16pt_fu_520_out_imag_1_we0),
    .out_imag_1_d0(grp_fft_16pt_fu_520_out_imag_1_d0),
    .out_imag_2_address0(grp_fft_16pt_fu_520_out_imag_2_address0),
    .out_imag_2_ce0(grp_fft_16pt_fu_520_out_imag_2_ce0),
    .out_imag_2_we0(grp_fft_16pt_fu_520_out_imag_2_we0),
    .out_imag_2_d0(grp_fft_16pt_fu_520_out_imag_2_d0),
    .out_imag_3_address0(grp_fft_16pt_fu_520_out_imag_3_address0),
    .out_imag_3_ce0(grp_fft_16pt_fu_520_out_imag_3_ce0),
    .out_imag_3_we0(grp_fft_16pt_fu_520_out_imag_3_we0),
    .out_imag_3_d0(grp_fft_16pt_fu_520_out_imag_3_d0)
);

sr_fft_fft_64pt_Pipeline_VITIS_LOOP_281_3 grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start),
    .ap_done(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done),
    .ap_idle(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_idle),
    .ap_ready(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_ready),
    .e_out_real_V_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_address0),
    .e_out_real_V_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_ce0),
    .e_out_real_V_4_q0(e_out_real_V_4_q0),
    .e_out_real_V_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_address0),
    .e_out_real_V_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_ce0),
    .e_out_real_V_5_q0(e_out_real_V_5_q0),
    .e_out_real_V_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_address0),
    .e_out_real_V_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_ce0),
    .e_out_real_V_6_q0(e_out_real_V_6_q0),
    .e_out_real_V_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_address0),
    .e_out_real_V_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_ce0),
    .e_out_real_V_7_q0(e_out_real_V_7_q0),
    .e_out_imag_V_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_address0),
    .e_out_imag_V_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_ce0),
    .e_out_imag_V_4_q0(e_out_imag_V_4_q0),
    .e_out_imag_V_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_address0),
    .e_out_imag_V_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_ce0),
    .e_out_imag_V_5_q0(e_out_imag_V_5_q0),
    .e_out_imag_V_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_address0),
    .e_out_imag_V_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_ce0),
    .e_out_imag_V_6_q0(e_out_imag_V_6_q0),
    .e_out_imag_V_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_address0),
    .e_out_imag_V_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_ce0),
    .e_out_imag_V_7_q0(e_out_imag_V_7_q0),
    .out_real_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_address0),
    .out_real_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_ce0),
    .out_real_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_we0),
    .out_real_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_d0),
    .out_real_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_address0),
    .out_real_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_ce0),
    .out_real_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_we0),
    .out_real_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_d0),
    .out_imag_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_address0),
    .out_imag_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_ce0),
    .out_imag_2_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_we0),
    .out_imag_2_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_d0),
    .out_imag_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_address0),
    .out_imag_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_ce0),
    .out_imag_3_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_we0),
    .out_imag_3_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_d0),
    .out_real_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_address0),
    .out_real_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_ce0),
    .out_real_4_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_we0),
    .out_real_4_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_d0),
    .out_imag_4_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_address0),
    .out_imag_4_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_ce0),
    .out_imag_4_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_we0),
    .out_imag_4_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_d0),
    .out_imag_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_address0),
    .out_imag_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_ce0),
    .out_imag_5_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_we0),
    .out_imag_5_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_d0),
    .out_real_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_address0),
    .out_real_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_ce0),
    .out_real_6_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_we0),
    .out_real_6_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_d0),
    .out_imag_6_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_address0),
    .out_imag_6_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_ce0),
    .out_imag_6_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_we0),
    .out_imag_6_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_d0),
    .out_imag_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_address0),
    .out_imag_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_ce0),
    .out_imag_7_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_we0),
    .out_imag_7_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_d0),
    .out_imag_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_address0),
    .out_imag_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_ce0),
    .out_imag_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_we0),
    .out_imag_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_d0),
    .out_imag_0_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_address0),
    .out_imag_0_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_ce0),
    .out_imag_0_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_we0),
    .out_imag_0_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_d0),
    .out_real_7_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_address0),
    .out_real_7_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_ce0),
    .out_real_7_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_we0),
    .out_real_7_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_d0),
    .out_real_5_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_address0),
    .out_real_5_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_ce0),
    .out_real_5_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_we0),
    .out_real_5_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_d0),
    .out_real_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_address0),
    .out_real_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_ce0),
    .out_real_1_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_we0),
    .out_real_1_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_d0),
    .out_real_0_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_address0),
    .out_real_0_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_ce0),
    .out_real_0_we0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_we0),
    .out_real_0_d0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_d0),
    .o1_out_real_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_address0),
    .o1_out_real_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_ce0),
    .o1_out_real_V_q0(o1_out_real_V_q0),
    .o1_out_real_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_address0),
    .o1_out_real_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_ce0),
    .o1_out_real_V_1_q0(o1_out_real_V_1_q0),
    .o1_out_real_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_address0),
    .o1_out_real_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_ce0),
    .o1_out_real_V_2_q0(o1_out_real_V_2_q0),
    .o1_out_real_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_address0),
    .o1_out_real_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_ce0),
    .o1_out_real_V_3_q0(o1_out_real_V_3_q0),
    .o1_out_imag_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_address0),
    .o1_out_imag_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_ce0),
    .o1_out_imag_V_q0(o1_out_imag_V_q0),
    .o1_out_imag_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_address0),
    .o1_out_imag_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_ce0),
    .o1_out_imag_V_1_q0(o1_out_imag_V_1_q0),
    .o1_out_imag_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_address0),
    .o1_out_imag_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_ce0),
    .o1_out_imag_V_2_q0(o1_out_imag_V_2_q0),
    .o1_out_imag_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_address0),
    .o1_out_imag_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_ce0),
    .o1_out_imag_V_3_q0(o1_out_imag_V_3_q0),
    .o2_out_real_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_address0),
    .o2_out_real_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_ce0),
    .o2_out_real_V_q0(o2_out_real_V_q0),
    .o2_out_real_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_address0),
    .o2_out_real_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_ce0),
    .o2_out_real_V_1_q0(o2_out_real_V_1_q0),
    .o2_out_real_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_address0),
    .o2_out_real_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_ce0),
    .o2_out_real_V_2_q0(o2_out_real_V_2_q0),
    .o2_out_real_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_address0),
    .o2_out_real_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_ce0),
    .o2_out_real_V_3_q0(o2_out_real_V_3_q0),
    .o2_out_imag_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_address0),
    .o2_out_imag_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_ce0),
    .o2_out_imag_V_q0(o2_out_imag_V_q0),
    .o2_out_imag_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_address0),
    .o2_out_imag_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_ce0),
    .o2_out_imag_V_1_q0(o2_out_imag_V_1_q0),
    .o2_out_imag_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_address0),
    .o2_out_imag_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_ce0),
    .o2_out_imag_V_2_q0(o2_out_imag_V_2_q0),
    .o2_out_imag_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_address0),
    .o2_out_imag_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_ce0),
    .o2_out_imag_V_3_q0(o2_out_imag_V_3_q0),
    .e_out_real_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_address0),
    .e_out_real_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_ce0),
    .e_out_real_V_q0(e_out_real_V_q0),
    .e_out_real_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_address0),
    .e_out_real_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_ce0),
    .e_out_real_V_1_q0(e_out_real_V_1_q0),
    .e_out_real_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_address0),
    .e_out_real_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_ce0),
    .e_out_real_V_2_q0(e_out_real_V_2_q0),
    .e_out_real_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_address0),
    .e_out_real_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_ce0),
    .e_out_real_V_3_q0(e_out_real_V_3_q0),
    .e_out_imag_V_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_address0),
    .e_out_imag_V_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_ce0),
    .e_out_imag_V_q0(e_out_imag_V_q0),
    .e_out_imag_V_1_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_address0),
    .e_out_imag_V_1_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_ce0),
    .e_out_imag_V_1_q0(e_out_imag_V_1_q0),
    .e_out_imag_V_2_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_address0),
    .e_out_imag_V_2_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_ce0),
    .e_out_imag_V_2_q0(e_out_imag_V_2_q0),
    .e_out_imag_V_3_address0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_address0),
    .e_out_imag_V_3_ce0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_ce0),
    .e_out_imag_V_3_q0(e_out_imag_V_3_q0),
    .grp_fu_616_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din0),
    .grp_fu_616_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din1),
    .grp_fu_616_p_dout0(grp_fu_616_p2),
    .grp_fu_616_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_ce),
    .grp_fu_620_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din0),
    .grp_fu_620_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din1),
    .grp_fu_620_p_dout0(grp_fu_620_p2),
    .grp_fu_620_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_ce),
    .grp_fu_624_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din0),
    .grp_fu_624_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din1),
    .grp_fu_624_p_dout0(grp_fu_624_p2),
    .grp_fu_624_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_ce),
    .grp_fu_628_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din0),
    .grp_fu_628_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din1),
    .grp_fu_628_p_dout0(grp_fu_628_p2),
    .grp_fu_628_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_ce),
    .grp_fu_632_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din0),
    .grp_fu_632_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din1),
    .grp_fu_632_p_dout0(grp_fu_632_p2),
    .grp_fu_632_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_ce),
    .grp_fu_636_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din0),
    .grp_fu_636_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din1),
    .grp_fu_636_p_dout0(grp_fu_636_p2),
    .grp_fu_636_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_ce),
    .grp_fu_640_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din0),
    .grp_fu_640_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din1),
    .grp_fu_640_p_dout0(grp_fu_640_p2),
    .grp_fu_640_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_ce),
    .grp_fu_644_p_din0(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din0),
    .grp_fu_644_p_din1(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din1),
    .grp_fu_644_p_dout0(grp_fu_644_p2),
    .grp_fu_644_p_ce(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_ce)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U569(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_616_p0),
    .din1(grp_fu_616_p1),
    .ce(grp_fu_616_ce),
    .dout(grp_fu_616_p2)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U570(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_620_p0),
    .din1(grp_fu_620_p1),
    .ce(grp_fu_620_ce),
    .dout(grp_fu_620_p2)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U571(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_624_p0),
    .din1(grp_fu_624_p1),
    .ce(grp_fu_624_ce),
    .dout(grp_fu_624_p2)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U572(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_628_p0),
    .din1(grp_fu_628_p1),
    .ce(grp_fu_628_ce),
    .dout(grp_fu_628_p2)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U573(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_632_p0),
    .din1(grp_fu_632_p1),
    .ce(grp_fu_632_ce),
    .dout(grp_fu_632_p2)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U574(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_636_p0),
    .din1(grp_fu_636_p1),
    .ce(grp_fu_636_ce),
    .dout(grp_fu_636_p2)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U575(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_640_p0),
    .din1(grp_fu_640_p1),
    .ce(grp_fu_640_ce),
    .dout(grp_fu_640_p2)
);

sr_fft_mul_32s_18s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 48 ))
mul_32s_18s_48_2_1_U576(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_644_p0),
    .din1(grp_fu_644_p1),
    .ce(grp_fu_644_ce),
    .dout(grp_fu_644_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_16pt_fu_496_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_fft_16pt_fu_496_ap_start_reg <= 1'b1;
        end else if ((grp_fft_16pt_fu_496_ap_ready == 1'b1)) begin
            grp_fft_16pt_fu_496_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_16pt_fu_520_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_fft_16pt_fu_520_ap_start_reg <= 1'b1;
        end else if ((grp_fft_16pt_fu_520_ap_ready == 1'b1)) begin
            grp_fft_16pt_fu_520_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_fu_404_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fft_32pt_fu_404_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_fu_404_ap_ready == 1'b1)) begin
            grp_fft_32pt_fu_404_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg <= 1'b1;
        end else if ((grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_ready == 1'b1)) begin
            grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg <= 1'b1;
        end else if ((grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_ready == 1'b1)) begin
            grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg <= 1'b1;
        end else if ((grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_ready == 1'b1)) begin
            grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state8) & (grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_1_address0 = grp_fft_32pt_fu_404_in_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_address0;
    end else begin
        e_in_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_1_ce0 = grp_fft_32pt_fu_404_in_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_ce0;
    end else begin
        e_in_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_1_ce1 = grp_fft_32pt_fu_404_in_imag_1_ce1;
    end else begin
        e_in_imag_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_we0;
    end else begin
        e_in_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_2_address0 = grp_fft_32pt_fu_404_in_imag_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_address0;
    end else begin
        e_in_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_2_ce0 = grp_fft_32pt_fu_404_in_imag_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_ce0;
    end else begin
        e_in_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_2_ce1 = grp_fft_32pt_fu_404_in_imag_2_ce1;
    end else begin
        e_in_imag_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_we0;
    end else begin
        e_in_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_3_address0 = grp_fft_32pt_fu_404_in_imag_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_address0;
    end else begin
        e_in_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_3_ce0 = grp_fft_32pt_fu_404_in_imag_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_ce0;
    end else begin
        e_in_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_3_ce1 = grp_fft_32pt_fu_404_in_imag_3_ce1;
    end else begin
        e_in_imag_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_we0;
    end else begin
        e_in_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_4_address0 = grp_fft_32pt_fu_404_in_imag_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_address0;
    end else begin
        e_in_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_4_ce0 = grp_fft_32pt_fu_404_in_imag_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_ce0;
    end else begin
        e_in_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_4_ce1 = grp_fft_32pt_fu_404_in_imag_4_ce1;
    end else begin
        e_in_imag_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_4_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_we0;
    end else begin
        e_in_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_5_address0 = grp_fft_32pt_fu_404_in_imag_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_address0;
    end else begin
        e_in_imag_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_5_ce0 = grp_fft_32pt_fu_404_in_imag_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_ce0;
    end else begin
        e_in_imag_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_5_ce1 = grp_fft_32pt_fu_404_in_imag_5_ce1;
    end else begin
        e_in_imag_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_5_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_we0;
    end else begin
        e_in_imag_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_6_address0 = grp_fft_32pt_fu_404_in_imag_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_address0;
    end else begin
        e_in_imag_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_6_ce0 = grp_fft_32pt_fu_404_in_imag_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_ce0;
    end else begin
        e_in_imag_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_6_ce1 = grp_fft_32pt_fu_404_in_imag_6_ce1;
    end else begin
        e_in_imag_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_6_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_we0;
    end else begin
        e_in_imag_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_7_address0 = grp_fft_32pt_fu_404_in_imag_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_address0;
    end else begin
        e_in_imag_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_7_ce0 = grp_fft_32pt_fu_404_in_imag_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_ce0;
    end else begin
        e_in_imag_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_7_ce1 = grp_fft_32pt_fu_404_in_imag_7_ce1;
    end else begin
        e_in_imag_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_7_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_we0;
    end else begin
        e_in_imag_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_address0 = grp_fft_32pt_fu_404_in_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_address0;
    end else begin
        e_in_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_ce0 = grp_fft_32pt_fu_404_in_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_ce0;
    end else begin
        e_in_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_imag_V_ce1 = grp_fft_32pt_fu_404_in_imag_0_ce1;
    end else begin
        e_in_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_we0;
    end else begin
        e_in_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_1_address0 = grp_fft_32pt_fu_404_in_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_address0;
    end else begin
        e_in_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_1_ce0 = grp_fft_32pt_fu_404_in_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_ce0;
    end else begin
        e_in_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_1_ce1 = grp_fft_32pt_fu_404_in_real_1_ce1;
    end else begin
        e_in_real_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_we0;
    end else begin
        e_in_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_2_address0 = grp_fft_32pt_fu_404_in_real_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_address0;
    end else begin
        e_in_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_2_ce0 = grp_fft_32pt_fu_404_in_real_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_ce0;
    end else begin
        e_in_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_2_ce1 = grp_fft_32pt_fu_404_in_real_2_ce1;
    end else begin
        e_in_real_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_we0;
    end else begin
        e_in_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_3_address0 = grp_fft_32pt_fu_404_in_real_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_address0;
    end else begin
        e_in_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_3_ce0 = grp_fft_32pt_fu_404_in_real_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_ce0;
    end else begin
        e_in_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_3_ce1 = grp_fft_32pt_fu_404_in_real_3_ce1;
    end else begin
        e_in_real_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_we0;
    end else begin
        e_in_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_4_address0 = grp_fft_32pt_fu_404_in_real_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_address0;
    end else begin
        e_in_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_4_ce0 = grp_fft_32pt_fu_404_in_real_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_ce0;
    end else begin
        e_in_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_4_ce1 = grp_fft_32pt_fu_404_in_real_4_ce1;
    end else begin
        e_in_real_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_4_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_we0;
    end else begin
        e_in_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_5_address0 = grp_fft_32pt_fu_404_in_real_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_address0;
    end else begin
        e_in_real_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_5_ce0 = grp_fft_32pt_fu_404_in_real_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_ce0;
    end else begin
        e_in_real_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_5_ce1 = grp_fft_32pt_fu_404_in_real_5_ce1;
    end else begin
        e_in_real_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_5_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_we0;
    end else begin
        e_in_real_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_6_address0 = grp_fft_32pt_fu_404_in_real_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_address0;
    end else begin
        e_in_real_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_6_ce0 = grp_fft_32pt_fu_404_in_real_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_ce0;
    end else begin
        e_in_real_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_6_ce1 = grp_fft_32pt_fu_404_in_real_6_ce1;
    end else begin
        e_in_real_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_6_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_we0;
    end else begin
        e_in_real_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_7_address0 = grp_fft_32pt_fu_404_in_real_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_address0;
    end else begin
        e_in_real_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_7_ce0 = grp_fft_32pt_fu_404_in_real_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_ce0;
    end else begin
        e_in_real_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_7_ce1 = grp_fft_32pt_fu_404_in_real_7_ce1;
    end else begin
        e_in_real_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_7_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_we0;
    end else begin
        e_in_real_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_address0 = grp_fft_32pt_fu_404_in_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_address0;
    end else begin
        e_in_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_ce0 = grp_fft_32pt_fu_404_in_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_ce0;
    end else begin
        e_in_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_in_real_V_ce1 = grp_fft_32pt_fu_404_in_real_0_ce1;
    end else begin
        e_in_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_we0;
    end else begin
        e_in_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_1_address0 = grp_fft_32pt_fu_404_out_imag_1_address0;
    end else begin
        e_out_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_1_ce0 = grp_fft_32pt_fu_404_out_imag_1_ce0;
    end else begin
        e_out_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_1_we0 = grp_fft_32pt_fu_404_out_imag_1_we0;
    end else begin
        e_out_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_2_address0 = grp_fft_32pt_fu_404_out_imag_2_address0;
    end else begin
        e_out_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_2_ce0 = grp_fft_32pt_fu_404_out_imag_2_ce0;
    end else begin
        e_out_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_2_we0 = grp_fft_32pt_fu_404_out_imag_2_we0;
    end else begin
        e_out_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_3_address0 = grp_fft_32pt_fu_404_out_imag_3_address0;
    end else begin
        e_out_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_3_ce0 = grp_fft_32pt_fu_404_out_imag_3_ce0;
    end else begin
        e_out_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_3_we0 = grp_fft_32pt_fu_404_out_imag_3_we0;
    end else begin
        e_out_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_4_address0 = grp_fft_32pt_fu_404_out_imag_4_address0;
    end else begin
        e_out_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_4_ce0 = grp_fft_32pt_fu_404_out_imag_4_ce0;
    end else begin
        e_out_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_4_we0 = grp_fft_32pt_fu_404_out_imag_4_we0;
    end else begin
        e_out_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_5_address0 = grp_fft_32pt_fu_404_out_imag_5_address0;
    end else begin
        e_out_imag_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_5_ce0 = grp_fft_32pt_fu_404_out_imag_5_ce0;
    end else begin
        e_out_imag_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_5_we0 = grp_fft_32pt_fu_404_out_imag_5_we0;
    end else begin
        e_out_imag_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_6_address0 = grp_fft_32pt_fu_404_out_imag_6_address0;
    end else begin
        e_out_imag_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_6_ce0 = grp_fft_32pt_fu_404_out_imag_6_ce0;
    end else begin
        e_out_imag_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_6_we0 = grp_fft_32pt_fu_404_out_imag_6_we0;
    end else begin
        e_out_imag_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_7_address0 = grp_fft_32pt_fu_404_out_imag_7_address0;
    end else begin
        e_out_imag_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_7_ce0 = grp_fft_32pt_fu_404_out_imag_7_ce0;
    end else begin
        e_out_imag_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_7_we0 = grp_fft_32pt_fu_404_out_imag_7_we0;
    end else begin
        e_out_imag_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_address0 = grp_fft_32pt_fu_404_out_imag_0_address0;
    end else begin
        e_out_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_imag_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_ce0 = grp_fft_32pt_fu_404_out_imag_0_ce0;
    end else begin
        e_out_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_imag_V_we0 = grp_fft_32pt_fu_404_out_imag_0_we0;
    end else begin
        e_out_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_1_address0 = grp_fft_32pt_fu_404_out_real_1_address0;
    end else begin
        e_out_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_1_ce0 = grp_fft_32pt_fu_404_out_real_1_ce0;
    end else begin
        e_out_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_1_we0 = grp_fft_32pt_fu_404_out_real_1_we0;
    end else begin
        e_out_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_2_address0 = grp_fft_32pt_fu_404_out_real_2_address0;
    end else begin
        e_out_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_2_ce0 = grp_fft_32pt_fu_404_out_real_2_ce0;
    end else begin
        e_out_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_2_we0 = grp_fft_32pt_fu_404_out_real_2_we0;
    end else begin
        e_out_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_3_address0 = grp_fft_32pt_fu_404_out_real_3_address0;
    end else begin
        e_out_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_3_ce0 = grp_fft_32pt_fu_404_out_real_3_ce0;
    end else begin
        e_out_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_3_we0 = grp_fft_32pt_fu_404_out_real_3_we0;
    end else begin
        e_out_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_4_address0 = grp_fft_32pt_fu_404_out_real_4_address0;
    end else begin
        e_out_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_4_ce0 = grp_fft_32pt_fu_404_out_real_4_ce0;
    end else begin
        e_out_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_4_we0 = grp_fft_32pt_fu_404_out_real_4_we0;
    end else begin
        e_out_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_5_address0 = grp_fft_32pt_fu_404_out_real_5_address0;
    end else begin
        e_out_real_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_5_ce0 = grp_fft_32pt_fu_404_out_real_5_ce0;
    end else begin
        e_out_real_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_5_we0 = grp_fft_32pt_fu_404_out_real_5_we0;
    end else begin
        e_out_real_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_6_address0 = grp_fft_32pt_fu_404_out_real_6_address0;
    end else begin
        e_out_real_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_6_ce0 = grp_fft_32pt_fu_404_out_real_6_ce0;
    end else begin
        e_out_real_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_6_we0 = grp_fft_32pt_fu_404_out_real_6_we0;
    end else begin
        e_out_real_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_7_address0 = grp_fft_32pt_fu_404_out_real_7_address0;
    end else begin
        e_out_real_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_7_ce0 = grp_fft_32pt_fu_404_out_real_7_ce0;
    end else begin
        e_out_real_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_7_we0 = grp_fft_32pt_fu_404_out_real_7_we0;
    end else begin
        e_out_real_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_address0 = grp_fft_32pt_fu_404_out_real_0_address0;
    end else begin
        e_out_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_out_real_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_ce0 = grp_fft_32pt_fu_404_out_real_0_ce0;
    end else begin
        e_out_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        e_out_real_V_we0 = grp_fft_32pt_fu_404_out_real_0_we0;
    end else begin
        e_out_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_616_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_616_ce = grp_fft_32pt_fu_404_grp_fu_616_p_ce;
    end else begin
        grp_fu_616_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_616_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_616_p0 = grp_fft_32pt_fu_404_grp_fu_616_p_din0;
    end else begin
        grp_fu_616_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_616_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_616_p1 = grp_fft_32pt_fu_404_grp_fu_616_p_din1;
    end else begin
        grp_fu_616_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_620_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_620_ce = grp_fft_32pt_fu_404_grp_fu_620_p_ce;
    end else begin
        grp_fu_620_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_620_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_620_p0 = grp_fft_32pt_fu_404_grp_fu_620_p_din0;
    end else begin
        grp_fu_620_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_620_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_620_p1 = grp_fft_32pt_fu_404_grp_fu_620_p_din1;
    end else begin
        grp_fu_620_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_624_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_624_ce = grp_fft_32pt_fu_404_grp_fu_624_p_ce;
    end else begin
        grp_fu_624_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_624_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_624_p0 = grp_fft_32pt_fu_404_grp_fu_624_p_din0;
    end else begin
        grp_fu_624_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_624_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_624_p1 = grp_fft_32pt_fu_404_grp_fu_624_p_din1;
    end else begin
        grp_fu_624_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_628_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_628_ce = grp_fft_32pt_fu_404_grp_fu_628_p_ce;
    end else begin
        grp_fu_628_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_628_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_628_p0 = grp_fft_32pt_fu_404_grp_fu_628_p_din0;
    end else begin
        grp_fu_628_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_628_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_628_p1 = grp_fft_32pt_fu_404_grp_fu_628_p_din1;
    end else begin
        grp_fu_628_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_632_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_632_ce = grp_fft_32pt_fu_404_grp_fu_632_p_ce;
    end else begin
        grp_fu_632_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_632_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_632_p0 = grp_fft_32pt_fu_404_grp_fu_632_p_din0;
    end else begin
        grp_fu_632_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_632_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_632_p1 = grp_fft_32pt_fu_404_grp_fu_632_p_din1;
    end else begin
        grp_fu_632_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_636_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_636_ce = grp_fft_32pt_fu_404_grp_fu_636_p_ce;
    end else begin
        grp_fu_636_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_636_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_636_p0 = grp_fft_32pt_fu_404_grp_fu_636_p_din0;
    end else begin
        grp_fu_636_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_636_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_636_p1 = grp_fft_32pt_fu_404_grp_fu_636_p_din1;
    end else begin
        grp_fu_636_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_640_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_640_ce = grp_fft_32pt_fu_404_grp_fu_640_p_ce;
    end else begin
        grp_fu_640_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_640_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_640_p0 = grp_fft_32pt_fu_404_grp_fu_640_p_din0;
    end else begin
        grp_fu_640_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_640_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_640_p1 = grp_fft_32pt_fu_404_grp_fu_640_p_din1;
    end else begin
        grp_fu_640_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_644_ce = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_644_ce = grp_fft_32pt_fu_404_grp_fu_644_p_ce;
    end else begin
        grp_fu_644_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_644_p0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_644_p0 = grp_fft_32pt_fu_404_grp_fu_644_p_din0;
    end else begin
        grp_fu_644_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_644_p1 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_644_p1 = grp_fft_32pt_fu_404_grp_fu_644_p_din1;
    end else begin
        grp_fu_644_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_0_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_0_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_address0;
    end else begin
        in_imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_0_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_0_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_ce0;
    end else begin
        in_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_0_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce1;
    end else begin
        in_imag_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_address0;
    end else begin
        in_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_ce0;
    end else begin
        in_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_1_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce1;
    end else begin
        in_imag_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_address0;
    end else begin
        in_imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_ce0;
    end else begin
        in_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_2_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce1;
    end else begin
        in_imag_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_address0;
    end else begin
        in_imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_ce0;
    end else begin
        in_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_3_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce1;
    end else begin
        in_imag_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_address0;
    end else begin
        in_imag_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_ce0;
    end else begin
        in_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_4_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce1;
    end else begin
        in_imag_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_address0;
    end else begin
        in_imag_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_ce0;
    end else begin
        in_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_5_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce1;
    end else begin
        in_imag_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_address0;
    end else begin
        in_imag_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_ce0;
    end else begin
        in_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_6_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce1;
    end else begin
        in_imag_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_address0;
    end else begin
        in_imag_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_ce0;
    end else begin
        in_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_7_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce1;
    end else begin
        in_imag_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_0_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_0_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_address0;
    end else begin
        in_real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_0_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_0_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_ce0;
    end else begin
        in_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_0_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce1;
    end else begin
        in_real_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_address0;
    end else begin
        in_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_ce0;
    end else begin
        in_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_1_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce1;
    end else begin
        in_real_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_address0;
    end else begin
        in_real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_ce0;
    end else begin
        in_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_2_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce1;
    end else begin
        in_real_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_address0;
    end else begin
        in_real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_ce0;
    end else begin
        in_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_3_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce1;
    end else begin
        in_real_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_address0;
    end else begin
        in_real_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_ce0;
    end else begin
        in_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_4_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce1;
    end else begin
        in_real_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_address0;
    end else begin
        in_real_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_ce0;
    end else begin
        in_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_5_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce1;
    end else begin
        in_real_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_address0;
    end else begin
        in_real_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_ce0;
    end else begin
        in_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_6_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce1;
    end else begin
        in_real_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_address0;
    end else begin
        in_real_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_ce0;
    end else begin
        in_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_real_7_ce1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce1;
    end else begin
        in_real_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_1_address0 = grp_fft_16pt_fu_496_in_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_address0;
    end else begin
        o1_in_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_1_ce0 = grp_fft_16pt_fu_496_in_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_ce0;
    end else begin
        o1_in_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_1_ce1 = grp_fft_16pt_fu_496_in_imag_1_ce1;
    end else begin
        o1_in_imag_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_we0;
    end else begin
        o1_in_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_2_address0 = grp_fft_16pt_fu_496_in_imag_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_address0;
    end else begin
        o1_in_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_2_ce0 = grp_fft_16pt_fu_496_in_imag_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_ce0;
    end else begin
        o1_in_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_2_ce1 = grp_fft_16pt_fu_496_in_imag_2_ce1;
    end else begin
        o1_in_imag_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_we0;
    end else begin
        o1_in_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_3_address0 = grp_fft_16pt_fu_496_in_imag_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_address0;
    end else begin
        o1_in_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_3_ce0 = grp_fft_16pt_fu_496_in_imag_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_ce0;
    end else begin
        o1_in_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_3_ce1 = grp_fft_16pt_fu_496_in_imag_3_ce1;
    end else begin
        o1_in_imag_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_we0;
    end else begin
        o1_in_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_address0 = grp_fft_16pt_fu_496_in_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_address0;
    end else begin
        o1_in_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_ce0 = grp_fft_16pt_fu_496_in_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_ce0;
    end else begin
        o1_in_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_imag_V_ce1 = grp_fft_16pt_fu_496_in_imag_0_ce1;
    end else begin
        o1_in_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_imag_V_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_we0;
    end else begin
        o1_in_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_1_address0 = grp_fft_16pt_fu_496_in_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_address0;
    end else begin
        o1_in_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_1_ce0 = grp_fft_16pt_fu_496_in_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_ce0;
    end else begin
        o1_in_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_1_ce1 = grp_fft_16pt_fu_496_in_real_1_ce1;
    end else begin
        o1_in_real_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_we0;
    end else begin
        o1_in_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_2_address0 = grp_fft_16pt_fu_496_in_real_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_address0;
    end else begin
        o1_in_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_2_ce0 = grp_fft_16pt_fu_496_in_real_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_ce0;
    end else begin
        o1_in_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_2_ce1 = grp_fft_16pt_fu_496_in_real_2_ce1;
    end else begin
        o1_in_real_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_we0;
    end else begin
        o1_in_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_3_address0 = grp_fft_16pt_fu_496_in_real_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_address0;
    end else begin
        o1_in_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_3_ce0 = grp_fft_16pt_fu_496_in_real_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_ce0;
    end else begin
        o1_in_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_3_ce1 = grp_fft_16pt_fu_496_in_real_3_ce1;
    end else begin
        o1_in_real_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_we0;
    end else begin
        o1_in_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_address0 = grp_fft_16pt_fu_496_in_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_address0;
    end else begin
        o1_in_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_ce0 = grp_fft_16pt_fu_496_in_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_ce0;
    end else begin
        o1_in_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_in_real_V_ce1 = grp_fft_16pt_fu_496_in_real_0_ce1;
    end else begin
        o1_in_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o1_in_real_V_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_we0;
    end else begin
        o1_in_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_1_address0 = grp_fft_16pt_fu_496_out_imag_1_address0;
    end else begin
        o1_out_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_1_ce0 = grp_fft_16pt_fu_496_out_imag_1_ce0;
    end else begin
        o1_out_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_1_we0 = grp_fft_16pt_fu_496_out_imag_1_we0;
    end else begin
        o1_out_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_2_address0 = grp_fft_16pt_fu_496_out_imag_2_address0;
    end else begin
        o1_out_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_2_ce0 = grp_fft_16pt_fu_496_out_imag_2_ce0;
    end else begin
        o1_out_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_2_we0 = grp_fft_16pt_fu_496_out_imag_2_we0;
    end else begin
        o1_out_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_3_address0 = grp_fft_16pt_fu_496_out_imag_3_address0;
    end else begin
        o1_out_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_3_ce0 = grp_fft_16pt_fu_496_out_imag_3_ce0;
    end else begin
        o1_out_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_3_we0 = grp_fft_16pt_fu_496_out_imag_3_we0;
    end else begin
        o1_out_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_address0 = grp_fft_16pt_fu_496_out_imag_0_address0;
    end else begin
        o1_out_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_imag_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_ce0 = grp_fft_16pt_fu_496_out_imag_0_ce0;
    end else begin
        o1_out_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_imag_V_we0 = grp_fft_16pt_fu_496_out_imag_0_we0;
    end else begin
        o1_out_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_1_address0 = grp_fft_16pt_fu_496_out_real_1_address0;
    end else begin
        o1_out_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_1_ce0 = grp_fft_16pt_fu_496_out_real_1_ce0;
    end else begin
        o1_out_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_1_we0 = grp_fft_16pt_fu_496_out_real_1_we0;
    end else begin
        o1_out_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_2_address0 = grp_fft_16pt_fu_496_out_real_2_address0;
    end else begin
        o1_out_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_2_ce0 = grp_fft_16pt_fu_496_out_real_2_ce0;
    end else begin
        o1_out_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_2_we0 = grp_fft_16pt_fu_496_out_real_2_we0;
    end else begin
        o1_out_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_3_address0 = grp_fft_16pt_fu_496_out_real_3_address0;
    end else begin
        o1_out_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_3_ce0 = grp_fft_16pt_fu_496_out_real_3_ce0;
    end else begin
        o1_out_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_3_we0 = grp_fft_16pt_fu_496_out_real_3_we0;
    end else begin
        o1_out_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_address0 = grp_fft_16pt_fu_496_out_real_0_address0;
    end else begin
        o1_out_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o1_out_real_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_ce0 = grp_fft_16pt_fu_496_out_real_0_ce0;
    end else begin
        o1_out_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o1_out_real_V_we0 = grp_fft_16pt_fu_496_out_real_0_we0;
    end else begin
        o1_out_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_1_address0 = grp_fft_16pt_fu_520_in_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_address0;
    end else begin
        o2_in_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_1_ce0 = grp_fft_16pt_fu_520_in_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_ce0;
    end else begin
        o2_in_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_1_ce1 = grp_fft_16pt_fu_520_in_imag_1_ce1;
    end else begin
        o2_in_imag_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_we0;
    end else begin
        o2_in_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_2_address0 = grp_fft_16pt_fu_520_in_imag_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_address0;
    end else begin
        o2_in_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_2_ce0 = grp_fft_16pt_fu_520_in_imag_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_ce0;
    end else begin
        o2_in_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_2_ce1 = grp_fft_16pt_fu_520_in_imag_2_ce1;
    end else begin
        o2_in_imag_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_we0;
    end else begin
        o2_in_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_3_address0 = grp_fft_16pt_fu_520_in_imag_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_address0;
    end else begin
        o2_in_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_3_ce0 = grp_fft_16pt_fu_520_in_imag_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_ce0;
    end else begin
        o2_in_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_3_ce1 = grp_fft_16pt_fu_520_in_imag_3_ce1;
    end else begin
        o2_in_imag_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_we0;
    end else begin
        o2_in_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_address0 = grp_fft_16pt_fu_520_in_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_address0;
    end else begin
        o2_in_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_ce0 = grp_fft_16pt_fu_520_in_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_ce0;
    end else begin
        o2_in_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_imag_V_ce1 = grp_fft_16pt_fu_520_in_imag_0_ce1;
    end else begin
        o2_in_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_imag_V_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_we0;
    end else begin
        o2_in_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_1_address0 = grp_fft_16pt_fu_520_in_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_address0;
    end else begin
        o2_in_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_1_ce0 = grp_fft_16pt_fu_520_in_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_ce0;
    end else begin
        o2_in_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_1_ce1 = grp_fft_16pt_fu_520_in_real_1_ce1;
    end else begin
        o2_in_real_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_we0;
    end else begin
        o2_in_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_2_address0 = grp_fft_16pt_fu_520_in_real_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_address0;
    end else begin
        o2_in_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_2_ce0 = grp_fft_16pt_fu_520_in_real_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_ce0;
    end else begin
        o2_in_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_2_ce1 = grp_fft_16pt_fu_520_in_real_2_ce1;
    end else begin
        o2_in_real_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_we0;
    end else begin
        o2_in_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_3_address0 = grp_fft_16pt_fu_520_in_real_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_address0;
    end else begin
        o2_in_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_3_ce0 = grp_fft_16pt_fu_520_in_real_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_ce0;
    end else begin
        o2_in_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_3_ce1 = grp_fft_16pt_fu_520_in_real_3_ce1;
    end else begin
        o2_in_real_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_we0;
    end else begin
        o2_in_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_address0 = grp_fft_16pt_fu_520_in_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_address0;
    end else begin
        o2_in_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_ce0 = grp_fft_16pt_fu_520_in_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_ce0;
    end else begin
        o2_in_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_in_real_V_ce1 = grp_fft_16pt_fu_520_in_real_0_ce1;
    end else begin
        o2_in_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        o2_in_real_V_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_we0;
    end else begin
        o2_in_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_1_address0 = grp_fft_16pt_fu_520_out_imag_1_address0;
    end else begin
        o2_out_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_1_ce0 = grp_fft_16pt_fu_520_out_imag_1_ce0;
    end else begin
        o2_out_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_1_we0 = grp_fft_16pt_fu_520_out_imag_1_we0;
    end else begin
        o2_out_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_2_address0 = grp_fft_16pt_fu_520_out_imag_2_address0;
    end else begin
        o2_out_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_2_ce0 = grp_fft_16pt_fu_520_out_imag_2_ce0;
    end else begin
        o2_out_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_2_we0 = grp_fft_16pt_fu_520_out_imag_2_we0;
    end else begin
        o2_out_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_3_address0 = grp_fft_16pt_fu_520_out_imag_3_address0;
    end else begin
        o2_out_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_3_ce0 = grp_fft_16pt_fu_520_out_imag_3_ce0;
    end else begin
        o2_out_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_3_we0 = grp_fft_16pt_fu_520_out_imag_3_we0;
    end else begin
        o2_out_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_address0 = grp_fft_16pt_fu_520_out_imag_0_address0;
    end else begin
        o2_out_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_imag_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_ce0 = grp_fft_16pt_fu_520_out_imag_0_ce0;
    end else begin
        o2_out_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_imag_V_we0 = grp_fft_16pt_fu_520_out_imag_0_we0;
    end else begin
        o2_out_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_1_address0 = grp_fft_16pt_fu_520_out_real_1_address0;
    end else begin
        o2_out_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_1_ce0 = grp_fft_16pt_fu_520_out_real_1_ce0;
    end else begin
        o2_out_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_1_we0 = grp_fft_16pt_fu_520_out_real_1_we0;
    end else begin
        o2_out_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_2_address0 = grp_fft_16pt_fu_520_out_real_2_address0;
    end else begin
        o2_out_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_2_ce0 = grp_fft_16pt_fu_520_out_real_2_ce0;
    end else begin
        o2_out_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_2_we0 = grp_fft_16pt_fu_520_out_real_2_we0;
    end else begin
        o2_out_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_3_address0 = grp_fft_16pt_fu_520_out_real_3_address0;
    end else begin
        o2_out_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_3_ce0 = grp_fft_16pt_fu_520_out_real_3_ce0;
    end else begin
        o2_out_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_3_we0 = grp_fft_16pt_fu_520_out_real_3_we0;
    end else begin
        o2_out_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_address0 = grp_fft_16pt_fu_520_out_real_0_address0;
    end else begin
        o2_out_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        o2_out_real_V_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_ce0 = grp_fft_16pt_fu_520_out_real_0_ce0;
    end else begin
        o2_out_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        o2_out_real_V_we0 = grp_fft_16pt_fu_520_out_real_0_we0;
    end else begin
        o2_out_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_done == 1'b0) | (grp_fft_32pt_fu_404_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_fft_16pt_fu_520_ap_done == 1'b0) | (grp_fft_16pt_fu_496_ap_done == 1'b0));
end

assign grp_fft_16pt_fu_496_ap_start = grp_fft_16pt_fu_496_ap_start_reg;

assign grp_fft_16pt_fu_520_ap_start = grp_fft_16pt_fu_520_ap_start_reg;

assign grp_fft_32pt_fu_404_ap_start = grp_fft_32pt_fu_404_ap_start_reg;

assign grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start = grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg;

assign grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg;

assign grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg;

assign in_imag_0_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address1;

assign in_imag_1_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address1;

assign in_imag_2_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address1;

assign in_imag_3_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address1;

assign in_imag_4_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address1;

assign in_imag_5_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address1;

assign in_imag_6_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address1;

assign in_imag_7_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address1;

assign in_real_0_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address1;

assign in_real_1_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address1;

assign in_real_2_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address1;

assign in_real_3_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address1;

assign in_real_4_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address1;

assign in_real_5_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address1;

assign in_real_6_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address1;

assign in_real_7_address1 = grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address1;

assign out_imag_0_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_address0;

assign out_imag_0_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_ce0;

assign out_imag_0_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_d0;

assign out_imag_0_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_we0;

assign out_imag_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_address0;

assign out_imag_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_ce0;

assign out_imag_1_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_d0;

assign out_imag_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_we0;

assign out_imag_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_address0;

assign out_imag_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_ce0;

assign out_imag_2_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_d0;

assign out_imag_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_we0;

assign out_imag_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_address0;

assign out_imag_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_ce0;

assign out_imag_3_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_d0;

assign out_imag_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_we0;

assign out_imag_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_address0;

assign out_imag_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_ce0;

assign out_imag_4_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_d0;

assign out_imag_4_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_we0;

assign out_imag_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_address0;

assign out_imag_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_ce0;

assign out_imag_5_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_d0;

assign out_imag_5_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_we0;

assign out_imag_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_address0;

assign out_imag_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_ce0;

assign out_imag_6_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_d0;

assign out_imag_6_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_we0;

assign out_imag_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_address0;

assign out_imag_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_ce0;

assign out_imag_7_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_d0;

assign out_imag_7_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_we0;

assign out_real_0_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_address0;

assign out_real_0_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_ce0;

assign out_real_0_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_d0;

assign out_real_0_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_we0;

assign out_real_1_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_address0;

assign out_real_1_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_ce0;

assign out_real_1_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_d0;

assign out_real_1_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_we0;

assign out_real_2_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_address0;

assign out_real_2_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_ce0;

assign out_real_2_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_d0;

assign out_real_2_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_we0;

assign out_real_3_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_address0;

assign out_real_3_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_ce0;

assign out_real_3_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_d0;

assign out_real_3_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_we0;

assign out_real_4_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_address0;

assign out_real_4_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_ce0;

assign out_real_4_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_d0;

assign out_real_4_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_we0;

assign out_real_5_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_address0;

assign out_real_5_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_ce0;

assign out_real_5_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_d0;

assign out_real_5_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_we0;

assign out_real_6_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_address0;

assign out_real_6_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_ce0;

assign out_real_6_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_d0;

assign out_real_6_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_we0;

assign out_real_7_address0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_address0;

assign out_real_7_ce0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_ce0;

assign out_real_7_d0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_d0;

assign out_real_7_we0 = grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_we0;

endmodule //sr_fft_fft_64pt
