202602121247
Status: #idea
Tags:[[Verilog]]

Wires are directional

Use assign statement, which continuously assigns the value on the right side to the left side of the =