\hypertarget{struct_h_a_s_h___type_def}{}\section{H\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_a_s_h___type_def}\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}


H\+A\+SH.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_adba940f3265121b77f9304b1843010ea}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_ac4f283960465f7a1d318ed66d4b88f74}{D\+IN}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a4b07bc8eb36129062d3f331921316d66}{S\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_acb0d3ac4cdf8c478ca0ffeebadc04840}{HR} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a01011d00eb28b8798af8c5dfedf6f35d}{I\+MR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a8af8c27ac134cbeb13af4e4e856de537}{SR}
\item 
uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_a9f95e7cb8f85cae58cc429e14e96f663}{R\+E\+S\+E\+R\+V\+ED} \mbox{[}52\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_h_a_s_h___type_def_af7ae6bac0500d97592f523fdbc1e3e12}{C\+SR} \mbox{[}51\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+A\+SH. 

\subsection{Member Data Documentation}
\index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_h_a_s_h___type_def_adba940f3265121b77f9304b1843010ea}{}\label{struct_h_a_s_h___type_def_adba940f3265121b77f9304b1843010ea}
H\+A\+SH control register, Address offset\+: 0x00 \index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+C\+SR\mbox{[}51\mbox{]}}\hypertarget{struct_h_a_s_h___type_def_af7ae6bac0500d97592f523fdbc1e3e12}{}\label{struct_h_a_s_h___type_def_af7ae6bac0500d97592f523fdbc1e3e12}
H\+A\+SH context swap registers, Address offset\+: 0x0\+F8-\/0x1\+C0 \index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!D\+IN@{D\+IN}}
\index{D\+IN@{D\+IN}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+IN}{DIN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+D\+IN}\hypertarget{struct_h_a_s_h___type_def_ac4f283960465f7a1d318ed66d4b88f74}{}\label{struct_h_a_s_h___type_def_ac4f283960465f7a1d318ed66d4b88f74}
H\+A\+SH data input register, Address offset\+: 0x04 \index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!HR@{HR}}
\index{HR@{HR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{HR}{HR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+HR\mbox{[}5\mbox{]}}\hypertarget{struct_h_a_s_h___type_def_acb0d3ac4cdf8c478ca0ffeebadc04840}{}\label{struct_h_a_s_h___type_def_acb0d3ac4cdf8c478ca0ffeebadc04840}
H\+A\+SH digest registers, Address offset\+: 0x0\+C-\/0x1C \index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+MR}{IMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+I\+MR}\hypertarget{struct_h_a_s_h___type_def_a01011d00eb28b8798af8c5dfedf6f35d}{}\label{struct_h_a_s_h___type_def_a01011d00eb28b8798af8c5dfedf6f35d}
H\+A\+SH interrupt enable register, Address offset\+: 0x20 \index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+ED\mbox{[}52\mbox{]}}\hypertarget{struct_h_a_s_h___type_def_a9f95e7cb8f85cae58cc429e14e96f663}{}\label{struct_h_a_s_h___type_def_a9f95e7cb8f85cae58cc429e14e96f663}
Reserved, 0x28-\/0x\+F4 \index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_h_a_s_h___type_def_a8af8c27ac134cbeb13af4e4e856de537}{}\label{struct_h_a_s_h___type_def_a8af8c27ac134cbeb13af4e4e856de537}
H\+A\+SH status register, Address offset\+: 0x24 \index{H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}!S\+TR@{S\+TR}}
\index{S\+TR@{S\+TR}!H\+A\+S\+H\+\_\+\+Type\+Def@{H\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+TR}{STR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+A\+S\+H\+\_\+\+Type\+Def\+::\+S\+TR}\hypertarget{struct_h_a_s_h___type_def_a4b07bc8eb36129062d3f331921316d66}{}\label{struct_h_a_s_h___type_def_a4b07bc8eb36129062d3f331921316d66}
H\+A\+SH start register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
