<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OXep01-Element.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ADC32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADC32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADC32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC32_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADC32_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ADC32_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ext_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ext_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ext_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ext_32_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Ext_32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Ext_32_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX2T1_32_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_5.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX2T1_5_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_64.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_64.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX2T1_64_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_8.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX2T1_8_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX4T1_32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX4T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX4T1_32_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4T1_32_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX4T1_5.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX4T1_5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX4T1_5_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX8T1_32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX8T1_32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX8T1_32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX8T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX8T1_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX8T1_32_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX8T1_8.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX8T1_8.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX8T1_8.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX8T1_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX8T1_8.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX8T1_8_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignalExt_32_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignalExt_32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SignalExt_32_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="add_32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="add_32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="add_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="add_32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="and32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="and32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nor32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="nor32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nor32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="nor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nor32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nor32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="or32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="or32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="or32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="or_bit_32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="or_bit_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="or_bit_32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="srl32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="srl32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="srl32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="srl32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="srl32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="srl32_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="xor32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="xor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="xor32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1488618185" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1488618185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488700200" xil_pn:in_ck="3092514427801151578" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1488700200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC32.v"/>
      <outfile xil_pn:name="ADC32_TEST.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Ext_32_test.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_32_TEST.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX2T1_5_TEST.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_64_TEST.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX2T1_8_TEST.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_32_TEST.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="MUX4T1_5_TEST.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_32_TEST.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="MUX8T1_8_TEST.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="SignalExt_32_test.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="add_32_test.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="and32_test.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="nor32_test.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or32_test.v"/>
      <outfile xil_pn:name="or_bit_32.v"/>
      <outfile xil_pn:name="or_bit_32_test.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="srl32_test.v"/>
      <outfile xil_pn:name="xor32.v"/>
      <outfile xil_pn:name="xor32_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1488700200" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7574233895988489577" xil_pn:start_ts="1488700200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488700200" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1591467598090893859" xil_pn:start_ts="1488700200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488675681" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8538767969985642568" xil_pn:start_ts="1488675681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488700200" xil_pn:in_ck="3092514427801151578" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1488700200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC32.v"/>
      <outfile xil_pn:name="ADC32_TEST.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Ext_32_test.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_32_TEST.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX2T1_5_TEST.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_64_TEST.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX2T1_8_TEST.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_32_TEST.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="MUX4T1_5_TEST.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_32_TEST.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="MUX8T1_8_TEST.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="SignalExt_32_test.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="add_32_test.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="and32_test.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="nor32_test.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or32_test.v"/>
      <outfile xil_pn:name="or_bit_32.v"/>
      <outfile xil_pn:name="or_bit_32_test.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="srl32_test.v"/>
      <outfile xil_pn:name="xor32.v"/>
      <outfile xil_pn:name="xor32_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1488700202" xil_pn:in_ck="3092514427801151578" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2639349777041362996" xil_pn:start_ts="1488700200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SignalExt_32_test_beh.prj"/>
      <outfile xil_pn:name="SignalExt_32_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1488700203" xil_pn:in_ck="6686428799259244524" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2171212589347959279" xil_pn:start_ts="1488700202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SignalExt_32_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
