/* ======================================================================
 *   Copyright (C) 2025 Texas Instruments Incorporated
 *
 *   All rights reserved. Property of Texas Instruments Incorporated.
 *   Restricted rights to use, duplicate or disclose this code are
 *   granted through contract.
 *
 *   The program may not be used without the written permission
 *   of Texas Instruments Incorporated or against the terms and conditions
 *   stipulated in the agreement under which this program has been
 *   supplied.
 * ==================================================================== */

/**
 *  \file     Cdd_I2c_Priv.c
 *
 *  \brief    This file contains the private implementation of I2C MCAL
 *
 */

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */

#include "Cdd_I2c_Priv.h"
#include "Cdd_I2c_Hw.h"

/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                         Structures and Enums                               */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                          Function Declarations                             */
/* ========================================================================== */

static void           Cdd_I2c_CheckAndScheduleHw(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_HwUnitObjType *hwUnitObj);
static Std_ReturnType Cdd_I2c_QueueCh(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_SeqObjType *seqObj);
static Std_ReturnType Cdd_I2c_StartSeqCheck(Cdd_I2c_DriverObjType *drvObj, const Cdd_I2c_SeqObjType *seqObj);
static Std_ReturnType Cdd_I2c_StartChCheck(const Cdd_I2c_ChObjType *chObj);
static void           Cdd_I2c_ScheduleCh(Cdd_I2c_ChObjType *chObj);
static void           Cdd_I2c_SetSeqErrorCode(Cdd_I2c_SeqObjType *seqObj, Cdd_I2c_ChannelResultType chResult);
static void           Cdd_I2c_SetSeqResult(Cdd_I2c_SeqObjType *seqObj);
static void           Cdd_I2c_ProcessChCompletion(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_ChObjType *chObj,
                                                  Cdd_I2c_HwUnitObjType *hwUnitObj, Cdd_I2c_ChannelResultType chResult);

static void Cdd_I2c_CheckAndSetDrvState(Cdd_I2c_DriverObjType *drvObj);

static Std_ReturnType Cdd_I2c_CheckHwConfig(const Cdd_I2c_ConfigType *configPtr);
static Std_ReturnType Cdd_I2c_CheckSeqConfig(const Cdd_I2c_SequenceConfigType *seqCfg);

/* ========================================================================== */
/*                        Local Object Definitions                            */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                          Function Definitions                              */
/* ========================================================================== */

#define CDD_I2C_START_SEC_CODE
#include "Cdd_I2c_MemMap.h"

Std_ReturnType Cdd_I2c_StartSeqAsync(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_SeqObjType *seqObj)
{
    Std_ReturnType retVal = E_OK;

    /* Queue the chs in this sequence */
    retVal = Cdd_I2c_QueueCh(drvObj, seqObj);
    if (E_OK == retVal)
    {
        /* Check all the hardware queue and consume any pending channels if
         * the hardware is free */
        for (uint32 hwIdx = 0U; hwIdx < drvObj->maxHwUnit; hwIdx++)
        {
            Cdd_I2c_HwUnitObjType *hwUnitObj;

            hwUnitObj = &drvObj->hwUnitObj[hwIdx];
            if (CDD_I2C_HW_UNIT_FREE == hwUnitObj->hwUnitStatus)
            {
                Cdd_I2c_CheckAndScheduleHw(drvObj, hwUnitObj);
            }
        }
    }

    return retVal;
}

Std_ReturnType Cdd_I2c_CancelSeq(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_SeqObjType *seqObj)
{
    Std_ReturnType     retVal      = E_OK;
    Cdd_I2c_ChObjType *chObjActive = (Cdd_I2c_ChObjType *)NULL_PTR;

    /* Check all channels in the sequence and cancel them */
    for (uint32 chIdx = 0U; chIdx < seqObj->seqCfg->chPerSeq; chIdx++)
    {
        Cdd_I2c_ChannelType    chId;
        Cdd_I2c_ChObjType     *chObj;
        Cdd_I2c_HwUnitObjType *hwUnitObj;

        chId      = seqObj->seqCfg->chList[chIdx];
        chObj     = &drvObj->chObj[chId];
        hwUnitObj = chObj->hwUnitObj;

        /* Check if the channel is in progress */
        if (chObj == hwUnitObj->curChObj)
        {
            /* Stop the on going transfer */
#if (STD_ON == CDD_I2C_POLLING_MODE)
            Cdd_I2c_HwCancelPolling(chObj);
#else
            Cdd_I2c_HwCancelIntr(chObj);
#endif
            hwUnitObj->curChObj = (Cdd_I2c_ChObjType *)NULL_PTR;
            chObjActive         = chObj;
        }
        else
        {
            /* Channel is not active. Just remove from queue */
            Cdd_I2c_UtilsUnLinkNodePri(&hwUnitObj->llobj, &chObj->nodeObj);
        }

        /* Set channel results */
        chObj->chResult = CDD_I2C_CH_RESULT_OK;
        chObj->state    = CDD_I2C_STATE_COMPLETE;
    }

    /* Set sequence status */
    seqObj->seqResult     = CDD_I2C_SEQ_CANCELLED;
    seqObj->seqErrorCode  = CDD_I2C_E_NO_ERROR;
    seqObj->numChsPending = 0U;

    /*
     * Check if any active channel was cancelled and if so consume any pending channels
     * Note: This step is done after all the channels in the sequence is cancelled. Otherwise
     * we will end-up scheduling the subsequent channels in the same sequence.
     */
    if (chObjActive != NULL_PTR)
    {
        Cdd_I2c_HwUnitObjType *hwUnitObj = chObjActive->hwUnitObj;
        Cdd_I2c_CheckAndScheduleHw(drvObj, hwUnitObj);
    }

    return retVal;
}

#if (STD_ON == CDD_I2C_DEV_ERROR_DETECT)
Std_ReturnType Cdd_I2c_CheckConfig(const Cdd_I2c_ConfigType *configPtr)
{
    Std_ReturnType retVal = E_OK;

    retVal = Cdd_I2c_CheckHwConfig(configPtr);
    if (E_OK == retVal)
    {
        for (uint32 seqIdx = 0U; seqIdx < CDD_I2C_MAX_SEQ; seqIdx++)
        {
            const Cdd_I2c_SequenceConfigType *seqCfg = &configPtr->seqCfg[seqIdx];

            retVal = Cdd_I2c_CheckSeqConfig(seqCfg);
            if (retVal != E_OK)
            {
                break;
            }
        }
    }

    return retVal;
}
#endif

void Cdd_I2c_ResetDrvObj(Cdd_I2c_DriverObjType *drvObj)
{
    for (uint32 hwIdx = 0U; hwIdx < CDD_I2C_MAX_HW_UNIT; hwIdx++)
    {
        Cdd_I2c_HwUnitObjType *hwUnitObj = &drvObj->hwUnitObj[hwIdx];

        hwUnitObj->hwUnitCfg    = (const Cdd_I2c_HwUnitConfigType *)NULL_PTR;
        hwUnitObj->baseAddr     = 0U;
        hwUnitObj->curChObj     = (Cdd_I2c_ChObjType *)NULL_PTR;
        hwUnitObj->hwUnitStatus = CDD_I2C_HW_UNIT_FREE;
        Cdd_I2c_UtilsInitLinkList(&hwUnitObj->llobj);
    }

    for (uint32 seqIdx = 0U; seqIdx < CDD_I2C_MAX_SEQ; seqIdx++)
    {
        Cdd_I2c_SeqObjType *seqObj = &drvObj->seqObj[seqIdx];

        seqObj->seqCfg        = (const Cdd_I2c_SequenceConfigType *)NULL_PTR;
        seqObj->sequenceId    = (Cdd_I2c_SequenceType)seqIdx;
        seqObj->hwUnitObj     = (Cdd_I2c_HwUnitObjType *)NULL_PTR;
        seqObj->seqResult     = CDD_I2C_SEQ_OK;
        seqObj->seqErrorCode  = CDD_I2C_E_NO_ERROR;
        seqObj->numChsPending = 0U;
    }

    for (uint32 chIdx = 0U; chIdx < CDD_I2C_MAX_CH; chIdx++)
    {
        Cdd_I2c_ChObjType *chObj = &drvObj->chObj[chIdx];

        chObj->chCfg          = (const Cdd_I2c_ChConfigType *)NULL_PTR;
        chObj->chId           = (Cdd_I2c_ChannelType)chIdx;
        chObj->seqObj         = (Cdd_I2c_SeqObjType *)NULL_PTR;
        chObj->hwUnitObj      = (Cdd_I2c_HwUnitObjType *)NULL_PTR;
        chObj->txBufPtr       = (Cdd_I2c_DataConstPtrType)NULL_PTR;
        chObj->rxBufPtr       = (Cdd_I2c_DataPtrType)NULL_PTR;
        chObj->length         = 0U;
        chObj->deviceAddress  = 0x00U;
        chObj->addressScheme  = CDD_I2C_7_BIT_ADDRESS;
        chObj->chResult       = CDD_I2C_CH_RESULT_OK;
        chObj->chErrorCode    = CDD_I2C_CH_RESULT_OK;
        chObj->curTxBufPtr    = (Cdd_I2c_DataConstPtrType)NULL_PTR;
        chObj->curRxBufPtr    = (Cdd_I2c_DataPtrType)NULL_PTR;
        chObj->curLength      = 0U;
        chObj->isStopRequired = TRUE;
        chObj->doBusyCheck    = TRUE;
        chObj->state          = CDD_I2C_STATE_INIT;
        Cdd_I2c_UtilsInitNodeObject(&chObj->nodeObj);
    }

    return;
}

void Cdd_I2c_CopyConfig(Cdd_I2c_DriverObjType *drvObj, const Cdd_I2c_ConfigType *configPtr)
{
    drvObj->maxCh     = CDD_I2C_MAX_CH;
    drvObj->maxSeq    = CDD_I2C_MAX_SEQ;
    drvObj->maxHwUnit = CDD_I2C_MAX_HW_UNIT;

    for (uint32 hwIdx = 0U; hwIdx < drvObj->maxHwUnit; hwIdx++)
    {
        Cdd_I2c_HwUnitObjType *hwUnitObj = &drvObj->hwUnitObj[hwIdx];

        hwUnitObj->hwUnitCfg = &configPtr->hwUnitCfg[hwIdx];
        hwUnitObj->baseAddr  = Cdd_I2c_GetHwUnitBaseAddr(hwUnitObj->hwUnitCfg->hwUnitId);
    }

    for (uint32 seqIdx = 0U; seqIdx < drvObj->maxSeq; seqIdx++)
    {
        Cdd_I2c_SeqObjType *seqObj = &drvObj->seqObj[seqIdx];

        seqObj->seqCfg    = &configPtr->seqCfg[seqIdx];
        seqObj->hwUnitObj = Cdd_I2c_GetHwUnitObj(drvObj, seqObj->seqCfg->hwUnitId);
#if (STD_ON == CDD_I2C_DEV_ERROR_DETECT)
        if ((Cdd_I2c_HwUnitObjType *)NULL_PTR == seqObj->hwUnitObj)
        {
            (void)Det_ReportError(CDD_I2C_MODULE_ID, CDD_I2C_INSTANCE_ID, CDD_I2C_SID_INIT, CDD_I2C_E_PARAM_HWUNIT);
        }
#endif

        /* Store the references for the applicable channels to this sequence */
        for (uint32 chIdx = 0U; chIdx < seqObj->seqCfg->chPerSeq; chIdx++)
        {
            Cdd_I2c_ChannelType chId  = seqObj->seqCfg->chList[chIdx];
            Cdd_I2c_ChObjType  *chObj = &drvObj->chObj[chId];

            chObj->seqObj    = seqObj;
            chObj->hwUnitObj = seqObj->hwUnitObj;

            /* Force stop between channels in STOP mode or for the last channel in the sequence */
            chObj->isStopRequired = FALSE;
            if ((CDD_I2C_RESTART_MODE_STOP == seqObj->seqCfg->restartMode) ||
                (chIdx == (seqObj->seqCfg->chPerSeq - 1U)))
            {
                chObj->isStopRequired = TRUE;
            }

            /* Don't do bus busy check in restart mode and for non-first channel */
            chObj->doBusyCheck = TRUE;
            if ((CDD_I2C_RESTART_MODE_NOSTOP == seqObj->seqCfg->restartMode) && (chIdx != 0U))
            {
                chObj->doBusyCheck = FALSE;
            }
        }
    }

    for (uint32 chIdx = 0U; chIdx < drvObj->maxCh; chIdx++)
    {
        Cdd_I2c_ChObjType *chObj = &drvObj->chObj[chIdx];

        chObj->chCfg         = &configPtr->chCfg[chIdx];
        chObj->deviceAddress = chObj->chCfg->deviceAddress;
        chObj->addressScheme = chObj->chCfg->addressScheme;
    }

    return;
}

void Cdd_I2c_ProcessIsr(Cdd_I2c_HwUnitType hwUnitId)
{
    if (CDD_I2C_UNINIT == Cdd_I2c_DrvState)
    {
        uint32 baseAddr;

        /* Should not come here. Only possible case is MCU registers
         * ISR and stray/old interrupts are pending for instance */
        baseAddr = Cdd_I2c_GetHwUnitBaseAddr(hwUnitId);
        Cdd_I2c_HwDisableAllIntr(baseAddr);
        Cdd_I2c_HwClearAllStatus(baseAddr);
    }
    else
    {
        Cdd_I2c_DriverObjType *drvObj = &Cdd_I2c_DrvObj;
        Cdd_I2c_HwUnitObjType *hwUnitObj;

        hwUnitObj = Cdd_I2c_GetHwUnitObj(drvObj, hwUnitId);
        if (NULL_PTR != hwUnitObj)
        {
            Cdd_I2c_ProcessEvents(drvObj, hwUnitObj);
        }
    }

    return;
}

void Cdd_I2c_ProcessEvents(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_HwUnitObjType *hwUnitObj)
{
    Cdd_I2c_ChannelResultType chResult;
    Cdd_I2c_ChObjType        *chObj;

    /* Get the current ch/sequence */
    chObj = hwUnitObj->curChObj;
    if (NULL_PTR != chObj)
    {
#if (STD_ON == CDD_I2C_POLLING_MODE)
        chResult = chObj->chResult;
        if (CDD_I2C_CH_RESULT_PENDING == chResult)
        {
            if (CDD_I2C_WRITE == chObj->chCfg->direction)
            {
                chResult = Cdd_I2c_HwTxPollingContinue(chObj);
            }
            else
            {
                chResult = Cdd_I2c_HwRxPollingContinue(chObj);
            }
        }
#else
        /* Continue the transfer in interrupt mode */
        chResult = Cdd_I2c_HwTxRxIntrContinue(chObj);
#endif

        /* Channel completed or failed!! */
        if (CDD_I2C_CH_RESULT_PENDING != chResult)
        {
            Cdd_I2c_ProcessChCompletion(drvObj, chObj, hwUnitObj, chResult);
        }
    }

    return;
}

uint32 Cdd_I2c_GetHwUnitBaseAddr(Cdd_I2c_HwUnitType hwUnitId)
{
    return (Cdd_I2c_HwUnitBaseAddr[hwUnitId]);
}

Cdd_I2c_HwUnitObjType *Cdd_I2c_GetHwUnitObj(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_HwUnitType hwUnitId)
{
    Cdd_I2c_HwUnitObjType *hwUnitObj = (Cdd_I2c_HwUnitObjType *)NULL_PTR;

    /* HW unit ID may not be the index, so search for matching HW unit */
    for (uint32 hwUnitIdx = 0U; hwUnitIdx < drvObj->maxHwUnit; hwUnitIdx++)
    {
        if (hwUnitId == drvObj->hwUnitObj[hwUnitIdx].hwUnitCfg->hwUnitId)
        {
            hwUnitObj = &drvObj->hwUnitObj[hwUnitIdx];
            break; /* Match found */
        }
    }

    return (hwUnitObj);
}

static void Cdd_I2c_CheckAndScheduleHw(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_HwUnitObjType *hwUnitObj)
{
    Cdd_I2c_UtilsNode *headNodeObj;

    /* Check if we have any channel pending in the queue */
    headNodeObj = Cdd_I2c_UtilsGetHeadNode(&hwUnitObj->llobj);
    if (NULL_PTR != headNodeObj)
    {
        Cdd_I2c_ChObjType *nextChObj;

        /* Some channel pending - schedule it */
        nextChObj = (Cdd_I2c_ChObjType *)headNodeObj->params.data;
        Cdd_I2c_UtilsUnLinkNodePri(&hwUnitObj->llobj, headNodeObj);

        hwUnitObj->curChObj     = nextChObj;
        hwUnitObj->hwUnitStatus = CDD_I2C_HW_UNIT_BUSY;
        Cdd_I2c_ScheduleCh(nextChObj);
    }
    else
    {
        /* No new channel scheduled, hardware is free!! */
        hwUnitObj->hwUnitStatus = CDD_I2C_HW_UNIT_FREE;
        /*
         * Check if all hardware is free so that driver can be
         * put in idle state
         */
        Cdd_I2c_CheckAndSetDrvState(drvObj);
    }

    return;
}

static Std_ReturnType Cdd_I2c_QueueCh(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_SeqObjType *seqObj)
{
    Std_ReturnType retVal;

    /* Check for start sequence error */
    retVal = Cdd_I2c_StartSeqCheck(drvObj, seqObj);
    if (((Std_ReturnType)E_OK) == retVal)
    {
        /* Queue all the channels to the respective hardware queue */
        for (uint32 chIdx = 0U; chIdx < seqObj->seqCfg->chPerSeq; chIdx++)
        {
            uint8                  currSeqId;
            Cdd_I2c_ChannelType    chId;
            Cdd_I2c_ChObjType     *chObj;
            Cdd_I2c_HwUnitObjType *hwUnitObj;
            Cdd_I2c_UtilsParams    utilsParams;

            chId      = seqObj->seqCfg->chList[chIdx];
            chObj     = &drvObj->chObj[chId];
            hwUnitObj = chObj->hwUnitObj;

            /* Get current sequence ID which is in progress for this
             * HW unit */
            if (NULL_PTR == hwUnitObj->curChObj)
            {
                /* No sequence in progress. Give invalid ID */
                currSeqId = CDD_I2C_MAX_SEQ;
            }
            else
            {
                currSeqId = hwUnitObj->curChObj->seqObj->sequenceId;
            }

            /* Queue the ch to the hardware queue */
            chObj->seqObj                = seqObj;
            chObj->chResult              = CDD_I2C_CH_RESULT_PENDING;
            chObj->chErrorCode           = CDD_I2C_CH_RESULT_OK;
            utilsParams.data             = chObj;
            utilsParams.priority         = 0U; /* Not used in current implementation */
            utilsParams.seqId            = seqObj->sequenceId;
            utilsParams.seqInterruptible = FALSE; /* Can't split the channels within a seq for I2C */
            Cdd_I2c_UtilsLinkNodePri(&hwUnitObj->llobj, &chObj->nodeObj, &utilsParams, currSeqId);
        }

        /* Set the states */
        seqObj->seqResult     = CDD_I2C_SEQ_PENDING;
        seqObj->seqErrorCode  = CDD_I2C_E_NO_ERROR;
        seqObj->numChsPending = seqObj->seqCfg->chPerSeq;
        Cdd_I2c_DrvState      = CDD_I2C_BUSY;
    }

    return retVal;
}

static Std_ReturnType Cdd_I2c_StartSeqCheck(Cdd_I2c_DriverObjType *drvObj, const Cdd_I2c_SeqObjType *seqObj)
{
    Std_ReturnType      retVal = (Std_ReturnType)E_OK;
    Cdd_I2c_ChObjType  *chObj;
    Cdd_I2c_ChannelType chId;

    /* check all channels if they are allowed to be queued */
    for (uint32 chIdx = 0U; chIdx < seqObj->seqCfg->chPerSeq; chIdx++)
    {
        chId   = seqObj->seqCfg->chList[chIdx];
        chObj  = &drvObj->chObj[chId];
        retVal = Cdd_I2c_StartChCheck(chObj);
        if (retVal != (Std_ReturnType)E_OK)
        {
            break;
        }
    }

    return retVal;
}

static Std_ReturnType Cdd_I2c_StartChCheck(const Cdd_I2c_ChObjType *chObj)
{
    Std_ReturnType retVal = (Std_ReturnType)E_OK;

    if (CDD_I2C_CH_RESULT_PENDING == chObj->chResult)
    {
        /* the sequence is rejected due to common used channels already in pending state */
        retVal = (Std_ReturnType)E_NOT_OK;
    }
    if ((CDD_I2C_WRITE == chObj->chCfg->direction) && (NULL_PTR == chObj->txBufPtr))
    {
        /* Invalid write buffer pointer */
        retVal = (Std_ReturnType)E_NOT_OK;
    }
    if ((CDD_I2C_READ == chObj->chCfg->direction) && (NULL_PTR == chObj->rxBufPtr))
    {
        /* Invalid read buffer pointer */
        retVal = (Std_ReturnType)E_NOT_OK;
    }
    if (0U == chObj->length)
    {
        /* Invalid length to transfer */
        retVal = (Std_ReturnType)E_NOT_OK;
    }

    return retVal;
}

static void Cdd_I2c_ScheduleCh(Cdd_I2c_ChObjType *chObj)
{
    Cdd_I2c_ChannelResultType chResult;

    /* Set the states */
    chObj->chResult    = CDD_I2C_CH_RESULT_PENDING;
    chObj->chErrorCode = CDD_I2C_CH_RESULT_OK;
    chObj->curTxBufPtr = chObj->txBufPtr;
    chObj->curRxBufPtr = chObj->rxBufPtr;
    chObj->curLength   = 0U;

#if (STD_ON == CDD_I2C_POLLING_MODE)
    /* Start the channel in polled mode */
    if (CDD_I2C_WRITE == chObj->chCfg->direction)
    {
        chResult = Cdd_I2c_HwTxPolling(chObj);
    }
    else
    {
        chResult = Cdd_I2c_HwRxPolling(chObj);
    }
#else
    /* Start the channel in interrupt mode */
    if (CDD_I2C_WRITE == chObj->chCfg->direction)
    {
        chResult = Cdd_I2c_HwTxIntr(chObj);
    }
    else
    {
        chResult = Cdd_I2c_HwRxIntr(chObj);
    }
#endif

    /* Store result only if not pending - happens only for error case.
     * This is because the ISR could get triggered immediately and the channel
     * status could be set in the ISR. If so the next statement could overwrite the
     * result set in the ISR */
    if (chResult != CDD_I2C_CH_RESULT_PENDING)
    {
        chObj->chResult = chResult;
    }

    return;
}

static void Cdd_I2c_SetSeqErrorCode(Cdd_I2c_SeqObjType *seqObj, Cdd_I2c_ChannelResultType chResult)
{
    /* Fail the sequence if channel fails */
    if (CDD_I2C_CH_RESULT_OK != chResult)
    {
        seqObj->seqErrorCode = CDD_I2C_E_PARAM_TRANSMISSION_ERROR;
        if (CDD_I2C_CH_RESULT_NACKFAIL == chResult)
        {
            seqObj->seqErrorCode = CDD_I2C_E_NACK;
        }
        if (CDD_I2C_CH_RESULT_ARBFAIL == chResult)
        {
            seqObj->seqErrorCode = CDD_I2C_E_ARBITRATION_LOSS;
        }
    }

    return;
}

static void Cdd_I2c_SetSeqResult(Cdd_I2c_SeqObjType *seqObj)
{
    /* check if any channel has previously failed or cancelled */
    if (CDD_I2C_E_NO_ERROR == seqObj->seqErrorCode)
    {
        seqObj->seqResult = CDD_I2C_SEQ_OK;
    }
    else
    {
        seqObj->seqResult = CDD_I2C_SEQ_FAILED;
        /* Override with specific error code */
        if (CDD_I2C_E_NACK == seqObj->seqErrorCode)
        {
            seqObj->seqResult = CDD_I2C_SEQ_NACK;
        }
        if (CDD_I2C_E_ARBITRATION_LOSS == seqObj->seqErrorCode)
        {
            seqObj->seqResult = CDD_I2C_SEQ_ARB;
        }
    }

    return;
}

static void Cdd_I2c_ProcessChCompletion(Cdd_I2c_DriverObjType *drvObj, Cdd_I2c_ChObjType *chObj,
                                        Cdd_I2c_HwUnitObjType *hwUnitObj, Cdd_I2c_ChannelResultType chResult)
{
    Cdd_I2c_SeqObjType               *seqObj;
    Cdd_I2c_SequenceEndNotification   completeNotify = (Cdd_I2c_SequenceEndNotification)NULL_PTR;
    Cdd_I2c_SequenceErrorNotification errorNotify    = (Cdd_I2c_SequenceErrorNotification)NULL_PTR;

    seqObj = chObj->seqObj;
    seqObj->numChsPending--;
    hwUnitObj->curChObj = (Cdd_I2c_ChObjType *)NULL_PTR;
    chObj->chResult     = chResult;
    Cdd_I2c_SetSeqErrorCode(seqObj, chResult);

    /* Check if sequence is complete */
    if (0U == seqObj->numChsPending)
    {
        /* Set sequence result based on already set error code */
        Cdd_I2c_SetSeqResult(seqObj);

        /* Call the corresponding callback based on error or not */
        if (CDD_I2C_SEQ_OK == seqObj->seqResult)
        {
            completeNotify = seqObj->seqCfg->completeNotify;
        }
        else
        {
            errorNotify = seqObj->seqCfg->errorNotify;
        }
    }

    /* Check if HW is free and can be scheduled */
    Cdd_I2c_CheckAndScheduleHw(drvObj, hwUnitObj);

    /* Notify Sequence end - should be done after scheduling */
    if (NULL_PTR != completeNotify)
    {
        completeNotify();
    }
    if (NULL_PTR != errorNotify)
    {
        errorNotify(seqObj->seqErrorCode);
    }

    return;
}

static void Cdd_I2c_CheckAndSetDrvState(Cdd_I2c_DriverObjType *drvObj)
{
    uint32 isSomeHwBusy = (uint32)FALSE;

    for (uint32 hwUnitIdx = 0U; hwUnitIdx < drvObj->maxHwUnit; hwUnitIdx++)
    {
        Cdd_I2c_HwUnitObjType *hwUnitObj = &drvObj->hwUnitObj[hwUnitIdx];
        if (CDD_I2C_HW_UNIT_BUSY == hwUnitObj->hwUnitStatus)
        {
            isSomeHwBusy = (uint32)TRUE;
            break;
        }
    }

    if ((((uint32)FALSE)) == isSomeHwBusy)
    {
        Cdd_I2c_DrvState = CDD_I2C_IDLE;
    }

    return;
}

#if (STD_ON == CDD_I2C_DEV_ERROR_DETECT)
static Std_ReturnType Cdd_I2c_CheckHwConfig(const Cdd_I2c_ConfigType *configPtr)
{
    Std_ReturnType retVal = E_OK;

    for (uint32 hwIdx = 0U; hwIdx < CDD_I2C_MAX_HW_UNIT; hwIdx++)
    {
        const Cdd_I2c_HwUnitConfigType *hwUnitCfg = &configPtr->hwUnitCfg[hwIdx];

        /* ID is used as index, can't exceed array size */
        if (hwUnitCfg->hwUnitId >= CDD_I2C_HW_UNIT_MAX)
        {
            (void)Det_ReportError(CDD_I2C_MODULE_ID, CDD_I2C_INSTANCE_ID, CDD_I2C_SID_INIT, CDD_I2C_E_PARAM_HWUNIT);
            retVal = (Std_ReturnType)E_NOT_OK;
        }
    }

    return retVal;
}

static Std_ReturnType Cdd_I2c_CheckSeqConfig(const Cdd_I2c_SequenceConfigType *seqCfg)
{
    Std_ReturnType retVal = E_OK;

    /* ID is used as index, can't exceed array size */
    if (seqCfg->chPerSeq > CDD_I2C_MAX_CH_PER_SEQ)
    {
        (void)Det_ReportError(CDD_I2C_MODULE_ID, CDD_I2C_INSTANCE_ID, CDD_I2C_SID_INIT, CDD_I2C_E_PARAM_SEQUENCE);
        retVal = (Std_ReturnType)E_NOT_OK;
    }

    if (E_OK == retVal)
    {
        for (uint32 chIdx = 0U; chIdx < seqCfg->chPerSeq; chIdx++)
        {
            /* ID is used as index, can't exceed array size */
            if (seqCfg->chList[chIdx] >= CDD_I2C_MAX_CH)
            {
                (void)Det_ReportError(CDD_I2C_MODULE_ID, CDD_I2C_INSTANCE_ID, CDD_I2C_SID_INIT,
                                      CDD_I2C_E_PARAM_SEQUENCE);
                retVal = (Std_ReturnType)E_NOT_OK;
                break;
            }
        }
    }

    return retVal;
}
#endif

#define CDD_I2C_STOP_SEC_CODE
#include "Cdd_I2c_MemMap.h"
