Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 23 11:55:29 2022
| Host         : LAPTOP-T495 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_control_sets_placed.rpt
| Design       : Pong
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           25 |
| Yes          | No                    | No                     |              43 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------+-----------------------------+------------------+----------------+
|       Clock Signal      |           Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------+-----------------------------+------------------+----------------+
|  Timings/CLK            | Score/AN[3]_i_1_n_0              | Score/CA[6]_i_1_n_0         |                1 |              1 |
|  Timings/CLKLOSE        |                                  |                             |                1 |              2 |
|  BackgroundColor/CLK    |                                  |                             |                1 |              3 |
|  Timings/CLK            |                                  |                             |                2 |              3 |
|  Timings/CLK            | Score/AN[3]_i_1_n_0              | Score/CA[0]_i_1_n_0         |                2 |              3 |
|  Timings/CLK            | Score/AN[3]_i_1_n_0              | Score/CA[3]_i_1_n_0         |                2 |              3 |
|  BackgroundColor/CLK    | BackgroundColor/blue[3]_i_1_n_0  |                             |                2 |              4 |
|  BackgroundColor/CLK    | BackgroundColor/green[3]_i_1_n_0 |                             |                2 |              4 |
|  BackgroundColor/CLK    | BackgroundColor/red[3]_i_1_n_0   |                             |                2 |              4 |
|  Timings/CLK            | Score/AN[3]_i_1_n_0              |                             |                2 |              4 |
|  CLKBALL_BUFG           |                                  |                             |                4 |              5 |
|  CLK100MHZ_IBUF_BUFG    |                                  |                             |                5 |              6 |
|  Timings/CLKLOSE        | BallPos/ballposX_reg[5]_0[0]     | Score/scoreP2               |                2 |              7 |
|  Timings/CLKLOSE        | BallPos/E[0]                     | Score/scoreP2               |                2 |              7 |
|  CLKBALL_BUFG           | Players/YposP1_set[8]_i_1_n_0    |                             |                5 |              9 |
|  CLKBALL_BUFG           | Score/lostP1_reg_2               |                             |                4 |              9 |
|  CLKBALL_BUFG           | Score/E[0]                       |                             |                5 |              9 |
|  Timings/CLKLOSE        | Score/counterL[8]_i_2_n_0        | Score/counterL[8]_i_1_n_0   |                3 |             10 |
|  Timings/CLKSET1        |                                  | Timings/sel                 |                4 |             10 |
|  Timings/CLKSET1        | Timings/sel                      | Timings/clear               |                4 |             10 |
|  CLKBALL_BUFG           | Score/lostP1_reg_2               | Score/SR[0]                 |                5 |             10 |
|  BallPos/CLKCOLOR_reg_0 |                                  |                             |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG    |                                  | Timings/counter2[0]_i_1_n_0 |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG    |                                  | Timings/counter3[0]_i_1_n_0 |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG    |                                  | Timings/counter4[0]_i_1_n_0 |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG    |                                  | BackgroundColor/clear       |                6 |             22 |
+-------------------------+----------------------------------+-----------------------------+------------------+----------------+


