Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 13 15:55:46 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Cronometro_onBoard_control_sets_placed.rpt
| Design       : Cronometro_onBoard
| Device       : xc7a50ti
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             246 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                             |                                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | ba/cu/E[0]                                  | reset_IBUF                              |                1 |              5 |         5.00 |
| ~clk_IBUF_BUFG | tr/cron/counter_minuti/E[0]                 | reset_IBUF                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | ba/cu/load_min_reg_0[0]                     | reset_IBUF                              |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | ba/cu/load_sec_reg_0[0]                     | reset_IBUF                              |                1 |              6 |         6.00 |
| ~clk_IBUF_BUFG | tr/cron/counter_secondi/temp_count_reg_0[0] | reset_IBUF                              |                2 |              6 |         3.00 |
| ~clk_IBUF_BUFG | tr/cron/base_dei_tempi/E[0]                 | reset_IBUF                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | tr/mi/deb_save/deb.count[31]_i_2__1_n_0     | tr/mi/deb_save/deb.count[31]_i_1__1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | tr/mi/deb_show/deb.count[31]_i_2__0_n_0     | tr/mi/deb_show/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | ba/deb/deb.count[31]_i_2_n_0                | ba/deb/deb.count[31]_i_1_n_0            |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                                             | reset_IBUF                              |               21 |             74 |         3.52 |
|  clk_IBUF_BUFG | tr/mi/deb_save/E[0]                         | reset_IBUF                              |               28 |            119 |         4.25 |
+----------------+---------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


