0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Tony/Desktop/lab7_2_2/lab7_2_2.sim/sim_1/impl/timing/xsim/eight_bit_counter_time_impl.v,1585530462,verilog,,,,D_ff_with_synch_reset_behavior;D_ff_with_synch_reset_behavior_11;D_ff_with_synch_reset_behavior_13;D_ff_with_synch_reset_behavior_15;D_ff_with_synch_reset_behavior_17;D_ff_with_synch_reset_behavior_19;D_ff_with_synch_reset_behavior_7;D_ff_with_synch_reset_behavior_9;T_FF_heirarchal;T_FF_heirarchal_10;T_FF_heirarchal_12;T_FF_heirarchal_14;T_FF_heirarchal_16;T_FF_heirarchal_18;T_FF_heirarchal_6;T_FF_heirarchal_8;eight_bit_counter;glbl;one_bit;one_bit_0;one_bit_1;one_bit_2;one_bit_3;one_bit_4;one_bit_5,,,,,,,,
