
*** Running vivado
    with args -log design_1_mmult_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mmult_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_mmult_0_0.tcl -notrace
Command: synth_design -top design_1_mmult_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 422.324 ; gain = 100.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mmult_0_0' [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ip/design_1_mmult_0_0/synth/design_1_mmult_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mmult' [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:455]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:457]
INFO: [Synth 8-256] done synthesizing module 'mmult' (1#1) [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_mmult_0_0' (2#1) [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ip/design_1_mmult_0_0/synth/design_1_mmult_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 474.555 ; gain = 153.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 474.555 ; gain = 153.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ip/design_1_mmult_0_0/constraints/mmult_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ip/design_1_mmult_0_0/constraints/mmult_ooc.xdc] for cell 'inst'
Parsing XDC File [G:/my_projects/HPC_project/Anil_HPC.runs/design_1_mmult_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/my_projects/HPC_project/Anil_HPC.runs/design_1_mmult_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 810.762 ; gain = 0.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 810.762 ; gain = 489.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 810.762 ; gain = 489.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  G:/my_projects/HPC_project/Anil_HPC.runs/design_1_mmult_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 810.762 ; gain = 489.234
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tmp_10_reg_638_reg[0:0]' into 'tmp_3_reg_590_reg[0:0]' [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:515]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_404_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_458_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_203_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_225_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_426_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element s1_reg_166_reg was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 810.762 ; gain = 489.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 13    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mmult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 13    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:503]
WARNING: [Synth 8-6014] Unused sequential element t_reg_679_reg was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:272]
WARNING: [Synth 8-6014] Unused sequential element Bo_load_phi_reg_674_reg was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:229]
WARNING: [Synth 8-6014] Unused sequential element Ao_load_phi_reg_669_reg was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:228]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:503]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:503]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:503]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [g:/my_projects/HPC_project/Anil_HPC.srcs/sources_1/bd/design_1/ipshared/f32a/hdl/verilog/mmult.v:272]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP t_fu_513_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP t_fu_513_p2.
DSP Report: register A is absorbed into DSP t_fu_513_p2.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_fu_513_p2.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_fu_513_p2.
DSP Report: Generating DSP t_reg_679_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP t_reg_679_reg.
DSP Report: register A is absorbed into DSP t_reg_679_reg.
DSP Report: register t_reg_679_reg is absorbed into DSP t_reg_679_reg.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_reg_679_reg.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_reg_679_reg.
DSP Report: Generating DSP t_fu_513_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP t_fu_513_p2.
DSP Report: register A is absorbed into DSP t_fu_513_p2.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_fu_513_p2.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_fu_513_p2.
DSP Report: Generating DSP t_reg_679_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP t_reg_679_reg.
DSP Report: register A is absorbed into DSP t_reg_679_reg.
DSP Report: register t_reg_679_reg is absorbed into DSP t_reg_679_reg.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_reg_679_reg.
DSP Report: operator t_fu_513_p2 is absorbed into DSP t_reg_679_reg.
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_578_reg[0]' (FDE) to 'inst/tmp_3_reg_590_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_9_reg_633_reg[0]' (FDE) to 'inst/tmp_10_reg_638_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_3_reg_590_reg[0] )
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[47]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[46]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[45]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[44]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[43]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[42]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[41]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[40]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[39]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[38]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[37]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[36]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[35]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[34]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[33]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[32]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[31]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[30]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[29]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[28]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[27]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[26]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[25]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[24]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[23]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[22]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[21]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[20]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[19]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[18]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[17]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[16]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[15]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[47]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[46]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[45]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[44]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[43]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[42]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[41]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[40]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[39]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[38]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[37]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[36]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[35]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[34]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[33]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[32]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[31]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[30]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[29]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[28]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[27]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[26]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[25]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[24]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[23]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[22]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[21]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[20]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[19]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[18]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (t_reg_679_reg[17]__0) is unused and will be removed from module mmult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 810.762 ; gain = 489.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmult       | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:55 . Memory (MB): peak = 850.109 ; gain = 528.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 851.531 ; gain = 530.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:56 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    12|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |LUT2      |    50|
|5     |LUT3      |   113|
|6     |LUT4      |    11|
|7     |LUT5      |     4|
|8     |LUT6      |    40|
|9     |FDRE      |   400|
|10    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   634|
|2     |  inst   |mmult  |   634|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 871.930 ; gain = 550.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:32 . Memory (MB): peak = 871.930 ; gain = 214.195
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:01 . Memory (MB): peak = 871.930 ; gain = 550.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:06 . Memory (MB): peak = 871.930 ; gain = 561.875
INFO: [Common 17-1381] The checkpoint 'G:/my_projects/HPC_project/Anil_HPC.runs/design_1_mmult_0_0_synth_1/design_1_mmult_0_0.dcp' has been generated.
