0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/project_1_sam_alu/project_1_sam_alu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/project_1_sam_alu/project_1_sam_alu.srcs/sim_1/new/tb_alu.v,1669469826,verilog,,,,tb_alu,,,,,,,,
D:/HDL_PRAC/project_1_sam_alu/project_1_sam_alu.srcs/sources_1/new/alu.v,1669470043,verilog,,D:/HDL_PRAC/project_1_sam_alu/project_1_sam_alu.srcs/sim_1/new/tb_alu.v,,alu,,,,,,,,
