Protel Design System Design Rule Check
PCB File : D:\D\Project\LEDCUBE8x8x8\ver2_15_07_2025\PCB1_ver2.PcbDoc
Date     : 7/27/2025
Time     : 6:35:57 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.504mil < 10mil) Between Pad C18-2(3687.528mil,4558mil) on Top Layer And Via (3685mil,4600mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.296mil < 10mil) Between Pad C21-2(3836.843mil,2440.208mil) on Top Layer And Via (3835mil,2485mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.296mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.296mil < 10mil) Between Pad C23-2(2732mil,2442.528mil) on Top Layer And Via (2730.157mil,2487.319mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.296mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.976mil < 10mil) Between Pad C35-2(4493mil,4262.472mil) on Top Layer And Via (4495mil,4215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.974mil < 10mil) Between Pad C45-1(2783mil,3911mil) on Top Layer And Pad C47-1(2716.528mil,3907mil) on Top Layer [Top Solder] Mask Sliver [6.974mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.504mil < 10mil) Between Pad C48-2(3012.472mil,3807mil) on Top Layer And Via (3015mil,3855mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.083mil < 10mil) Between Pad C5-1(3441.528mil,4012mil) on Top Layer And Via (3485mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.083mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.504mil < 10mil) Between Pad C8-2(3807.472mil,3912mil) on Top Layer And Via (3805mil,3955mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J1-2(4357.992mil,4685mil) on Top Layer And Pad J1-2(4389.488mil,4685mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J1-2(4357.992mil,4685mil) on Top Layer And Pad J1-3(4326.496mil,4685mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J1-3(4326.496mil,4685mil) on Top Layer And Pad J1-4(4295mil,4685mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J1-4(4295mil,4685mil) on Top Layer And Pad J1-5(4263.504mil,4685mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R14-2(4015.557mil,1737.681mil) on Top Layer And Via (4015mil,1695mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R16-2(4076.271mil,1737.681mil) on Top Layer And Via (4075mil,1695mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R20-2(4197.699mil,1737.681mil) on Top Layer And Via (4195mil,1695mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R24-2(4319.128mil,1737.681mil) on Top Layer And Via (4315mil,1695mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R26-2(4379.842mil,1737.681mil) on Top Layer And Via (4380mil,1695mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R65-2(2279.843mil,1732.681mil) on Top Layer And Via (2280mil,1690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R67-2(2341.272mil,1732.681mil) on Top Layer And Via (2340mil,1690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R69-2(2402.7mil,1732.681mil) on Top Layer And Via (2400mil,1690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R72-2(2464.129mil,1732.681mil) on Top Layer And Via (2465mil,1690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R76-2(2586.986mil,1732.681mil) on Top Layer And Via (2585mil,1690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.106mil < 10mil) Between Pad R78-2(2648.414mil,1732.681mil) on Top Layer And Via (2650mil,1690mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.289mil < 10mil) Between Pad R8-2(3865mil,4852.087mil) on Top Layer And Via (3821.945mil,4881.832mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.289mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.032mil < 10mil) Between Pad U13-8(4225mil,3897.441mil) on Top Layer And Via (4225mil,3965mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-1(2786.339mil,4925mil) on Top Layer And Pad U2-2(2786.339mil,4875mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-10(2786.339mil,4475mil) on Top Layer And Pad U2-11(2786.339mil,4425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-10(2786.339mil,4475mil) on Top Layer And Pad U2-9(2786.339mil,4525mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-11(2786.339mil,4425mil) on Top Layer And Pad U2-12(2786.339mil,4375mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-12(2786.339mil,4375mil) on Top Layer And Pad U2-13(2786.339mil,4325mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-13(2786.339mil,4325mil) on Top Layer And Pad U2-14(2786.339mil,4275mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-15(2915.472mil,4215.945mil) on Top Layer And Pad U2-16(2965.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-16(2965.472mil,4215.945mil) on Top Layer And Pad U2-17(3015.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-17(3015.472mil,4215.945mil) on Top Layer And Pad U2-18(3065.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-18(3065.472mil,4215.945mil) on Top Layer And Pad U2-19(3115.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-19(3115.472mil,4215.945mil) on Top Layer And Pad U2-20(3165.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-2(2786.339mil,4875mil) on Top Layer And Pad U2-3(2786.339mil,4825mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-20(3165.472mil,4215.945mil) on Top Layer And Pad U2-21(3215.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-21(3215.472mil,4215.945mil) on Top Layer And Pad U2-22(3265.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-22(3265.472mil,4215.945mil) on Top Layer And Pad U2-23(3315.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-23(3315.472mil,4215.945mil) on Top Layer And Pad U2-24(3365.472mil,4215.945mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-25(3495mil,4275mil) on Top Layer And Pad U2-26(3495mil,4325mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-26(3495mil,4325mil) on Top Layer And Pad U2-27(3495mil,4375mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-27(3495mil,4375mil) on Top Layer And Pad U2-28(3495mil,4425mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-28(3495mil,4425mil) on Top Layer And Pad U2-29(3495mil,4475mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.638mil < 10mil) Between Pad U2-28(3495mil,4425mil) on Top Layer And Via (3529.252mil,4476.093mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.638mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-29(3495mil,4475mil) on Top Layer And Pad U2-30(3495mil,4525mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.545mil < 10mil) Between Pad U2-29(3495mil,4475mil) on Top Layer And Via (3529.252mil,4525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.545mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-3(2786.339mil,4825mil) on Top Layer And Pad U2-4(2786.339mil,4775mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.063mil < 10mil) Between Pad U2-3(2786.339mil,4825mil) on Top Layer And Via (2725mil,4825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-30(3495mil,4525mil) on Top Layer And Pad U2-31(3495mil,4575mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.452mil < 10mil) Between Pad U2-30(3495mil,4525mil) on Top Layer And Via (3529.252mil,4476.093mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-31(3495mil,4575mil) on Top Layer And Pad U2-32(3495mil,4625mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.545mil < 10mil) Between Pad U2-31(3495mil,4575mil) on Top Layer And Via (3529.252mil,4525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.545mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-32(3495mil,4625mil) on Top Layer And Pad U2-33(3495mil,4675mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-33(3495mil,4675mil) on Top Layer And Pad U2-34(3495mil,4725mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-34(3495mil,4725mil) on Top Layer And Pad U2-35(3495mil,4775mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-35(3495mil,4775mil) on Top Layer And Pad U2-36(3495mil,4825mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-36(3495mil,4825mil) on Top Layer And Pad U2-37(3495mil,4875mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-37(3495mil,4875mil) on Top Layer And Pad U2-38(3495mil,4925mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-4(2786.339mil,4775mil) on Top Layer And Pad U2-5(2786.339mil,4725mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-5(2786.339mil,4725mil) on Top Layer And Pad U2-6(2786.339mil,4675mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-6(2786.339mil,4675mil) on Top Layer And Pad U2-7(2786.339mil,4625mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-7(2786.339mil,4625mil) on Top Layer And Pad U2-8(2786.339mil,4575mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-8(2786.339mil,4575mil) on Top Layer And Pad U2-9(2786.339mil,4525mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U4-1(4225.591mil,4592.402mil) on Top Layer And Pad U4-2(4225.591mil,4555mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U4-2(4225.591mil,4555mil) on Top Layer And Pad U4-3(4225.591mil,4517.598mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-2(4225.591mil,4555mil) on Top Layer And Via (4275mil,4555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U4-4(4324.409mil,4517.598mil) on Top Layer And Pad U4-5(4324.409mil,4555mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.173mil < 10mil) Between Pad U4-5(4324.409mil,4555mil) on Top Layer And Pad U4-6(4324.409mil,4592.402mil) on Top Layer [Top Solder] Mask Sliver [6.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-5(4324.409mil,4555mil) on Top Layer And Via (4275mil,4555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.986mil < 10mil) Between Pad U6-11(4091.339mil,2375.082mil) on Top Layer And Via (4090mil,2305mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.986mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.509mil < 10mil) Between Pad U6-12(4141.339mil,2375.082mil) on Top Layer And Via (4139.843mil,2442.681mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.509mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y1-1(3965mil,3577.008mil) on Top Layer And Pad Y1-4(3965mil,3640mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y1-2(4051.614mil,3577.008mil) on Top Layer And Pad Y1-3(4051.614mil,3640mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3026.496mil,4593.504mil) from Top Layer to Bottom Layer And Via (3054.055mil,4565.945mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3026.496mil,4593.504mil) from Top Layer to Bottom Layer And Via (3054.055mil,4621.063mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3026.496mil,4648.622mil) from Top Layer to Bottom Layer And Via (3054.055mil,4621.063mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3026.496mil,4648.622mil) from Top Layer to Bottom Layer And Via (3054.055mil,4676.181mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3054.055mil,4565.945mil) from Top Layer to Bottom Layer And Via (3081.614mil,4593.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.353mil < 10mil) Between Via (3054.055mil,4621.063mil) from Top Layer to Bottom Layer And Via (3081.614mil,4593.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.353mil] / [Bottom Solder] Mask Sliver [7.353mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3054.055mil,4621.063mil) from Top Layer to Bottom Layer And Via (3081.614mil,4648.622mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.353mil < 10mil) Between Via (3054.055mil,4676.181mil) from Top Layer to Bottom Layer And Via (3081.614mil,4648.622mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.353mil] / [Bottom Solder] Mask Sliver [7.353mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3081.614mil,4593.504mil) from Top Layer to Bottom Layer And Via (3109.173mil,4565.945mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3081.614mil,4648.622mil) from Top Layer to Bottom Layer And Via (3109.173mil,4621.063mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3081.614mil,4648.622mil) from Top Layer to Bottom Layer And Via (3109.173mil,4676.181mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3109.173mil,4565.945mil) from Top Layer to Bottom Layer And Via (3136.732mil,4593.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.353mil < 10mil) Between Via (3109.173mil,4621.063mil) from Top Layer to Bottom Layer And Via (3136.732mil,4593.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.353mil] / [Bottom Solder] Mask Sliver [7.353mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.352mil < 10mil) Between Via (3109.173mil,4621.063mil) from Top Layer to Bottom Layer And Via (3136.732mil,4648.622mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.352mil] / [Bottom Solder] Mask Sliver [7.352mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.353mil < 10mil) Between Via (3109.173mil,4676.181mil) from Top Layer to Bottom Layer And Via (3136.732mil,4648.622mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.353mil] / [Bottom Solder] Mask Sliver [7.353mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.411mil < 10mil) Between Via (3529.252mil,4476.093mil) from Top Layer to Bottom Layer And Via (3529.252mil,4525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.411mil] / [Bottom Solder] Mask Sliver [9.411mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3821.945mil,4881.832mil) from Top Layer to Bottom Layer And Via (3868.378mil,4884.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
Rule Violations :92

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.898mil < 10mil) Between Arc (3072.48mil,3490mil) on Top Overlay And Pad C44-1(3103mil,3491.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (3272.936mil,3225mil) on Top Overlay And Pad Q4-1(3274.857mil,3264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Arc (3937.221mil,3225mil) on Top Overlay And Pad Q9-1(3939.143mil,3264mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.133mil < 10mil) Between Pad C16-1(3926.646mil,4854.055mil) on Top Layer And Text "R8" (3938.193mil,4833.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C16-1(3926.646mil,4854.055mil) on Top Layer And Track (3903.646mil,4771.528mil)(3903.646mil,4877.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C16-1(3926.646mil,4854.055mil) on Top Layer And Track (3903.646mil,4877.452mil)(3949.646mil,4877.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C16-1(3926.646mil,4854.055mil) on Top Layer And Track (3949.646mil,4771.528mil)(3949.646mil,4870.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C16-1(3926.646mil,4854.055mil) on Top Layer And Track (3949.646mil,4870.528mil)(3949.646mil,4877.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C20-1(4406.843mil,2381.153mil) on Top Layer And Track (4383.843mil,2357.756mil)(4383.843mil,2364.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C20-1(4406.843mil,2381.153mil) on Top Layer And Track (4383.843mil,2357.756mil)(4429.843mil,2357.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-1(4406.843mil,2381.153mil) on Top Layer And Track (4383.843mil,2364.681mil)(4383.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-1(4406.843mil,2381.153mil) on Top Layer And Track (4429.843mil,2357.756mil)(4429.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-2(4406.843mil,2440.208mil) on Top Layer And Track (4383.843mil,2364.681mil)(4383.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C20-2(4406.843mil,2440.208mil) on Top Layer And Track (4383.843mil,2463.681mil)(4429.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C20-2(4406.843mil,2440.208mil) on Top Layer And Track (4429.843mil,2357.756mil)(4429.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C21-1(3836.843mil,2381.153mil) on Top Layer And Track (3813.843mil,2357.756mil)(3813.843mil,2364.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C21-1(3836.843mil,2381.153mil) on Top Layer And Track (3813.843mil,2357.756mil)(3859.843mil,2357.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-1(3836.843mil,2381.153mil) on Top Layer And Track (3813.843mil,2364.681mil)(3813.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-1(3836.843mil,2381.153mil) on Top Layer And Track (3859.843mil,2357.756mil)(3859.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-2(3836.843mil,2440.208mil) on Top Layer And Track (3813.843mil,2364.681mil)(3813.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C21-2(3836.843mil,2440.208mil) on Top Layer And Track (3813.843mil,2463.681mil)(3859.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C21-2(3836.843mil,2440.208mil) on Top Layer And Track (3859.843mil,2357.756mil)(3859.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C22-1(3286.843mil,2381.153mil) on Top Layer And Track (3263.843mil,2357.756mil)(3263.843mil,2364.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C22-1(3286.843mil,2381.153mil) on Top Layer And Track (3263.843mil,2357.756mil)(3309.843mil,2357.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C22-1(3286.843mil,2381.153mil) on Top Layer And Track (3263.843mil,2364.681mil)(3263.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C22-1(3286.843mil,2381.153mil) on Top Layer And Track (3309.843mil,2357.756mil)(3309.843mil,2463.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C25-2(3922.843mil,2050.153mil) on Top Layer And Track (3899.843mil,2026.681mil)(3899.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C25-2(3922.843mil,2050.153mil) on Top Layer And Track (3899.843mil,2026.681mil)(3945.843mil,2026.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C25-2(3922.843mil,2050.153mil) on Top Layer And Track (3945.843mil,2026.681mil)(3945.843mil,2125.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-1(2802.843mil,2109.208mil) on Top Layer And Track (2779.843mil,2026.681mil)(2779.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C26-1(2802.843mil,2109.208mil) on Top Layer And Track (2779.843mil,2132.606mil)(2825.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-1(2802.843mil,2109.208mil) on Top Layer And Track (2825.843mil,2026.681mil)(2825.843mil,2125.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C26-1(2802.843mil,2109.208mil) on Top Layer And Track (2825.843mil,2125.681mil)(2825.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-2(2802.843mil,2050.153mil) on Top Layer And Track (2779.843mil,2026.681mil)(2779.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C26-2(2802.843mil,2050.153mil) on Top Layer And Track (2779.843mil,2026.681mil)(2825.843mil,2026.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C26-2(2802.843mil,2050.153mil) on Top Layer And Track (2825.843mil,2026.681mil)(2825.843mil,2125.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-1(2247.843mil,2109.208mil) on Top Layer And Track (2224.843mil,2026.681mil)(2224.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C27-1(2247.843mil,2109.208mil) on Top Layer And Track (2224.843mil,2132.606mil)(2270.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-1(2247.843mil,2109.208mil) on Top Layer And Track (2270.843mil,2026.681mil)(2270.843mil,2125.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C27-1(2247.843mil,2109.208mil) on Top Layer And Track (2270.843mil,2125.681mil)(2270.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-2(2247.843mil,2050.153mil) on Top Layer And Track (2224.843mil,2026.681mil)(2224.843mil,2132.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C27-2(2247.843mil,2050.153mil) on Top Layer And Track (2224.843mil,2026.681mil)(2270.843mil,2026.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-2(2247.843mil,2050.153mil) on Top Layer And Track (2270.843mil,2026.681mil)(2270.843mil,2125.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C29-1(3805mil,4207mil) on Top Layer And Track (3722.472mil,4184mil)(3821.472mil,4184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C29-1(3805mil,4207mil) on Top Layer And Track (3722.472mil,4230mil)(3828.397mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C29-1(3805mil,4207mil) on Top Layer And Track (3821.472mil,4184mil)(3828.397mil,4184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C29-1(3805mil,4207mil) on Top Layer And Track (3828.397mil,4184mil)(3828.397mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C29-2(3745.945mil,4207mil) on Top Layer And Track (3722.472mil,4184mil)(3722.472mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C29-2(3745.945mil,4207mil) on Top Layer And Track (3722.472mil,4184mil)(3821.472mil,4184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C29-2(3745.945mil,4207mil) on Top Layer And Track (3722.472mil,4230mil)(3828.397mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.05mil < 10mil) Between Pad C41-2(2529mil,3717mil) on Top Layer And Track (2568.8mil,3684mil)(2568.8mil,3764.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(3382.472mil,4072mil) on Top Layer And Text "C4" (3391.849mil,4045.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(3382.472mil,4072mil) on Top Layer And Text "C5" (3362mil,4064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C4-2(3382.472mil,4072mil) on Top Layer And Track (3359mil,4049mil)(3359mil,4095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-2(3382.472mil,4072mil) on Top Layer And Track (3359mil,4049mil)(3458mil,4049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-2(3382.472mil,4072mil) on Top Layer And Track (3359mil,4095mil)(3464.925mil,4095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C43-1(2586.528mil,3807mil) on Top Layer And Track (2504mil,3784mil)(2603mil,3784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C43-1(2586.528mil,3807mil) on Top Layer And Track (2504mil,3830mil)(2609.925mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C43-1(2586.528mil,3807mil) on Top Layer And Track (2603mil,3784mil)(2609.925mil,3784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C43-1(2586.528mil,3807mil) on Top Layer And Track (2609.925mil,3784mil)(2609.925mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C44-1(3103mil,3491.528mil) on Top Layer And Track (3080mil,3409mil)(3080mil,3514.925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C44-1(3103mil,3491.528mil) on Top Layer And Track (3080mil,3514.925mil)(3126mil,3514.925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C44-1(3103mil,3491.528mil) on Top Layer And Track (3126mil,3409mil)(3126mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C44-1(3103mil,3491.528mil) on Top Layer And Track (3126mil,3508mil)(3126mil,3514.925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C44-2(3103mil,3432.472mil) on Top Layer And Track (3080mil,3409mil)(3080mil,3514.925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C44-2(3103mil,3432.472mil) on Top Layer And Track (3080mil,3409mil)(3126mil,3409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C44-2(3103mil,3432.472mil) on Top Layer And Track (3126mil,3409mil)(3126mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-1(3441.528mil,4012mil) on Top Layer And Track (3359mil,3989mil)(3458mil,3989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-1(3441.528mil,4012mil) on Top Layer And Track (3359mil,4035mil)(3464.925mil,4035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C5-1(3441.528mil,4012mil) on Top Layer And Track (3458mil,3989mil)(3464.925mil,3989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C5-1(3441.528mil,4012mil) on Top Layer And Track (3464.925mil,3989mil)(3464.925mil,4035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.222mil < 10mil) Between Pad C5-2(3382.472mil,4012mil) on Top Layer And Text "U1" (3334mil,3981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C5-2(3382.472mil,4012mil) on Top Layer And Track (3359mil,3989mil)(3359mil,4035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-2(3382.472mil,4012mil) on Top Layer And Track (3359mil,3989mil)(3458mil,3989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-2(3382.472mil,4012mil) on Top Layer And Track (3359mil,4035mil)(3464.925mil,4035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-1(3866.528mil,3857mil) on Top Layer And Track (3784mil,3834mil)(3883mil,3834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-1(3866.528mil,3857mil) on Top Layer And Track (3784mil,3880mil)(3889.925mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C9-1(3866.528mil,3857mil) on Top Layer And Track (3883mil,3834mil)(3889.925mil,3834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C9-1(3866.528mil,3857mil) on Top Layer And Track (3889.925mil,3834mil)(3889.925mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C9-2(3807.472mil,3857mil) on Top Layer And Track (3784mil,3834mil)(3784mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-2(3807.472mil,3857mil) on Top Layer And Track (3784mil,3834mil)(3883mil,3834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C9-2(3807.472mil,3857mil) on Top Layer And Track (3784mil,3880mil)(3889.925mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad D1-1(3925mil,3505mil) on Top Layer And Track (3891.339mil,3470mil)(3891.339mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D1-1(3925mil,3505mil) on Top Layer And Track (3891.339mil,3470mil)(3946.339mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D1-1(3925mil,3505mil) on Top Layer And Track (3891.339mil,3540mil)(3946.339mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D1-2(4007.677mil,3505mil) on Top Layer And Track (3986.339mil,3540mil)(4036.339mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D6-1(2253.504mil,3470mil) on Top Layer And Track (2230mil,3447mil)(2230mil,3458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D6-1(2253.504mil,3470mil) on Top Layer And Track (2230mil,3447mil)(2340mil,3447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D6-1(2253.504mil,3470mil) on Top Layer And Track (2230mil,3458mil)(2230mil,3493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D6-1(2253.504mil,3470mil) on Top Layer And Track (2230mil,3493mil)(2235mil,3493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D6-1(2253.504mil,3470mil) on Top Layer And Track (2235mil,3493mil)(2340mil,3493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D6-2(2316.496mil,3470mil) on Top Layer And Track (2230mil,3447mil)(2340mil,3447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D6-2(2316.496mil,3470mil) on Top Layer And Track (2235mil,3493mil)(2340mil,3493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D6-2(2316.496mil,3470mil) on Top Layer And Track (2340mil,3447mil)(2340mil,3493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad J13-1A(2454.409mil,4667.008mil) on Top Layer And Track (2407.165mil,4562.677mil)(2407.165mil,4604.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad J13-1A(2454.409mil,4667.008mil) on Top Layer And Track (2407.165mil,4730mil)(2407.165mil,4844.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad J13-1B(2454.409mil,4907.165mil) on Top Layer And Track (2407.165mil,4730mil)(2407.165mil,4844.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad J13-1B(2454.409mil,4907.165mil) on Top Layer And Track (2407.165mil,4970.158mil)(2407.165mil,5104.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad J13-2(2005.591mil,4907.165mil) on Top Layer And Track (2052.835mil,4730mil)(2052.835mil,4844.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad J13-2(2005.591mil,4907.165mil) on Top Layer And Track (2052.835mil,4970.158mil)(2052.835mil,5104.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J1-5(4263.504mil,4685mil) on Top Layer And Track (4204.449mil,4655.472mil)(4241.85mil,4655.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.469mil < 10mil) Between Pad Q1-2(3785.213mil,4730.799mil) on Top Layer And Track (3686mil,4757mil)(3786mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.268mil < 10mil) Between Pad Q2-1(3966mil,4732mil) on Top Layer And Track (3965mil,4760mil)(4065mil,4760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.469mil < 10mil) Between Pad Q2-2(3965.787mil,4656.201mil) on Top Layer And Track (3965mil,4630mil)(4065mil,4630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-2(3270mil,3428.543mil) on Top Layer And Track (3242.441mil,3350.787mil)(3242.441mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R11-2(3270mil,3428.543mil) on Top Layer And Track (3242.441mil,3449mil)(3297mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R11-2(3270mil,3428.543mil) on Top Layer And Track (3297mil,3350.787mil)(3297mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-1(3954.843mil,1794.767mil) on Top Layer And Track (3927.843mil,1717.224mil)(3927.843mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(3954.843mil,1794.767mil) on Top Layer And Track (3927.843mil,1815.437mil)(3982.402mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(3954.843mil,1794.767mil) on Top Layer And Track (3982.402mil,1717.224mil)(3982.402mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-2(3954.843mil,1737.681mil) on Top Layer And Track (3927.843mil,1717.224mil)(3927.843mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R12-2(3954.843mil,1737.681mil) on Top Layer And Track (3927.843mil,1717.224mil)(3982.402mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-2(3954.843mil,1737.681mil) on Top Layer And Track (3982.402mil,1717.224mil)(3982.402mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R14-1(4015.557mil,1794.767mil) on Top Layer And Track (3988.557mil,1717.224mil)(3988.557mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R14-1(4015.557mil,1794.767mil) on Top Layer And Track (3988.557mil,1815.437mil)(4043.116mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R14-1(4015.557mil,1794.767mil) on Top Layer And Track (4043.116mil,1717.224mil)(4043.116mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R14-2(4015.557mil,1737.681mil) on Top Layer And Track (3988.557mil,1717.224mil)(3988.557mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R14-2(4015.557mil,1737.681mil) on Top Layer And Track (3988.557mil,1717.224mil)(4043.116mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R14-2(4015.557mil,1737.681mil) on Top Layer And Track (4043.116mil,1717.224mil)(4043.116mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(4325.557mil,2717.681mil) on Top Layer And Track (4297.998mil,2697.011mil)(4297.998mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(4325.557mil,2717.681mil) on Top Layer And Track (4297.998mil,2697.011mil)(4352.557mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-1(4325.557mil,2717.681mil) on Top Layer And Track (4352.557mil,2697.011mil)(4352.557mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-2(4325.557mil,2774.767mil) on Top Layer And Track (4297.998mil,2697.011mil)(4297.998mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R15-2(4325.557mil,2774.767mil) on Top Layer And Track (4297.998mil,2795.224mil)(4352.557mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-2(4325.557mil,2774.767mil) on Top Layer And Track (4352.557mil,2697.011mil)(4352.557mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-1(4076.271mil,1794.767mil) on Top Layer And Track (4049.271mil,1717.224mil)(4049.271mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(4076.271mil,1794.767mil) on Top Layer And Track (4049.271mil,1815.437mil)(4103.83mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(4076.271mil,1794.767mil) on Top Layer And Track (4103.83mil,1717.224mil)(4103.83mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(4264.128mil,2717.681mil) on Top Layer And Track (4236.569mil,2697.011mil)(4236.569mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(4264.128mil,2717.681mil) on Top Layer And Track (4236.569mil,2697.011mil)(4291.128mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-1(4264.128mil,2717.681mil) on Top Layer And Track (4291.128mil,2697.011mil)(4291.128mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-2(4264.128mil,2774.767mil) on Top Layer And Track (4236.569mil,2697.011mil)(4236.569mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R17-2(4264.128mil,2774.767mil) on Top Layer And Track (4236.569mil,2795.224mil)(4291.128mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-2(4264.128mil,2774.767mil) on Top Layer And Track (4291.128mil,2697.011mil)(4291.128mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-1(4136.985mil,1794.767mil) on Top Layer And Track (4109.985mil,1815.437mil)(4164.544mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R18-2(4136.985mil,1737.681mil) on Top Layer And Track (4109.985mil,1717.224mil)(4109.985mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R18-2(4136.985mil,1737.681mil) on Top Layer And Track (4109.985mil,1717.224mil)(4164.544mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-2(4136.985mil,1737.681mil) on Top Layer And Track (4164.544mil,1717.224mil)(4164.544mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R19-2(4202.7mil,2774.767mil) on Top Layer And Track (4175.141mil,2697.011mil)(4175.141mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R19-2(4202.7mil,2774.767mil) on Top Layer And Track (4175.141mil,2795.224mil)(4229.7mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R19-2(4202.7mil,2774.767mil) on Top Layer And Track (4229.7mil,2697.011mil)(4229.7mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R20-2(4197.699mil,1737.681mil) on Top Layer And Track (4170.699mil,1717.224mil)(4170.699mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R20-2(4197.699mil,1737.681mil) on Top Layer And Track (4170.699mil,1717.224mil)(4225.258mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R20-2(4197.699mil,1737.681mil) on Top Layer And Track (4225.258mil,1717.224mil)(4225.258mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-1(4141.271mil,2717.681mil) on Top Layer And Track (4113.712mil,2697.011mil)(4113.712mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-1(4141.271mil,2717.681mil) on Top Layer And Track (4113.712mil,2697.011mil)(4168.271mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R21-1(4141.271mil,2717.681mil) on Top Layer And Track (4168.271mil,2697.011mil)(4168.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-2(4141.271mil,2774.767mil) on Top Layer And Track (4113.712mil,2697.011mil)(4113.712mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R21-2(4141.271mil,2774.767mil) on Top Layer And Track (4113.712mil,2795.224mil)(4168.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R21-2(4141.271mil,2774.767mil) on Top Layer And Track (4168.271mil,2697.011mil)(4168.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R22-1(4258.414mil,1794.767mil) on Top Layer And Track (4231.414mil,1717.224mil)(4231.414mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R22-1(4258.414mil,1794.767mil) on Top Layer And Track (4231.414mil,1815.437mil)(4285.973mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R22-1(4258.414mil,1794.767mil) on Top Layer And Track (4285.973mil,1717.224mil)(4285.973mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R22-2(4258.414mil,1737.681mil) on Top Layer And Track (4231.414mil,1717.224mil)(4231.414mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R22-2(4258.414mil,1737.681mil) on Top Layer And Track (4231.414mil,1717.224mil)(4285.973mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R22-2(4258.414mil,1737.681mil) on Top Layer And Track (4285.973mil,1717.224mil)(4285.973mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-1(4079.843mil,2717.681mil) on Top Layer And Track (4052.284mil,2697.011mil)(4052.284mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-1(4079.843mil,2717.681mil) on Top Layer And Track (4052.284mil,2697.011mil)(4106.843mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R23-1(4079.843mil,2717.681mil) on Top Layer And Track (4106.843mil,2697.011mil)(4106.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-2(4079.843mil,2774.767mil) on Top Layer And Track (4052.284mil,2697.011mil)(4052.284mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R23-2(4079.843mil,2774.767mil) on Top Layer And Track (4052.284mil,2795.224mil)(4106.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R23-2(4079.843mil,2774.767mil) on Top Layer And Track (4106.843mil,2697.011mil)(4106.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R24-1(4319.128mil,1794.767mil) on Top Layer And Track (4292.128mil,1717.224mil)(4292.128mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R24-1(4319.128mil,1794.767mil) on Top Layer And Track (4292.128mil,1815.437mil)(4346.687mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R24-1(4319.128mil,1794.767mil) on Top Layer And Track (4346.687mil,1717.224mil)(4346.687mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R25-1(4018.414mil,2717.681mil) on Top Layer And Track (3990.855mil,2697.011mil)(3990.855mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R25-1(4018.414mil,2717.681mil) on Top Layer And Track (4045.414mil,2697.011mil)(4045.414mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R25-2(4018.414mil,2774.767mil) on Top Layer And Track (3990.855mil,2697.011mil)(3990.855mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R25-2(4018.414mil,2774.767mil) on Top Layer And Track (4045.414mil,2697.011mil)(4045.414mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R27-1(3956.986mil,2717.681mil) on Top Layer And Track (3929.427mil,2697.011mil)(3929.427mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R27-1(3956.986mil,2717.681mil) on Top Layer And Track (3929.427mil,2697.011mil)(3983.986mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R27-1(3956.986mil,2717.681mil) on Top Layer And Track (3983.986mil,2697.011mil)(3983.986mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R27-2(3956.986mil,2774.767mil) on Top Layer And Track (3929.427mil,2697.011mil)(3929.427mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R27-2(3956.986mil,2774.767mil) on Top Layer And Track (3929.427mil,2795.224mil)(3983.986mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R27-2(3956.986mil,2774.767mil) on Top Layer And Track (3983.986mil,2697.011mil)(3983.986mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R28-1(3335mil,3371.457mil) on Top Layer And Track (3307.441mil,3350.787mil)(3307.441mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R28-1(3335mil,3371.457mil) on Top Layer And Track (3307.441mil,3350.787mil)(3362mil,3350.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.283mil < 10mil) Between Pad R28-1(3335mil,3371.457mil) on Top Layer And Track (3362mil,3350.787mil)(3362mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R29-2(3389.843mil,1737.681mil) on Top Layer And Track (3362.843mil,1717.224mil)(3362.843mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R29-2(3389.843mil,1737.681mil) on Top Layer And Track (3362.843mil,1717.224mil)(3417.402mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R29-2(3389.843mil,1737.681mil) on Top Layer And Track (3417.402mil,1717.224mil)(3417.402mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R30-1(3806.271mil,2717.681mil) on Top Layer And Track (3778.712mil,2697.011mil)(3778.712mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R30-1(3806.271mil,2717.681mil) on Top Layer And Track (3778.712mil,2697.011mil)(3833.271mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R30-1(3806.271mil,2717.681mil) on Top Layer And Track (3833.271mil,2697.011mil)(3833.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R30-2(3806.271mil,2774.767mil) on Top Layer And Track (3778.712mil,2697.011mil)(3778.712mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R30-2(3806.271mil,2774.767mil) on Top Layer And Track (3778.712mil,2795.224mil)(3833.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R30-2(3806.271mil,2774.767mil) on Top Layer And Track (3833.271mil,2697.011mil)(3833.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R31-2(3400mil,3428.543mil) on Top Layer And Track (3372.441mil,3350.787mil)(3372.441mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R31-2(3400mil,3428.543mil) on Top Layer And Track (3372.441mil,3449mil)(3427mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R31-2(3400mil,3428.543mil) on Top Layer And Track (3427mil,3350.787mil)(3427mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(3775mil,3626.457mil) on Top Layer And Text "C7" (3754mil,3626mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-2(3775mil,3626.457mil) on Top Layer And Track (3748mil,3606mil)(3748mil,3704.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R3-2(3775mil,3626.457mil) on Top Layer And Track (3748mil,3606mil)(3802.559mil,3606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-2(3775mil,3626.457mil) on Top Layer And Track (3802.559mil,3606mil)(3802.559mil,3704.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R33-1(3747.7mil,2717.681mil) on Top Layer And Track (3720.141mil,2697.011mil)(3720.141mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R33-1(3747.7mil,2717.681mil) on Top Layer And Track (3720.141mil,2697.011mil)(3774.7mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R33-1(3747.7mil,2717.681mil) on Top Layer And Track (3774.7mil,2697.011mil)(3774.7mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R33-2(3747.7mil,2774.767mil) on Top Layer And Track (3720.141mil,2697.011mil)(3720.141mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R33-2(3747.7mil,2774.767mil) on Top Layer And Track (3720.141mil,2795.224mil)(3774.7mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R33-2(3747.7mil,2774.767mil) on Top Layer And Track (3774.7mil,2697.011mil)(3774.7mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R35-1(3688.414mil,2717.681mil) on Top Layer And Track (3660.855mil,2697.011mil)(3715.414mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R37-1(3629.128mil,2717.681mil) on Top Layer And Track (3601.569mil,2697.011mil)(3601.569mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R37-1(3629.128mil,2717.681mil) on Top Layer And Track (3601.569mil,2697.011mil)(3656.128mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R37-1(3629.128mil,2717.681mil) on Top Layer And Track (3656.128mil,2697.011mil)(3656.128mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R37-2(3629.128mil,2774.767mil) on Top Layer And Track (3601.569mil,2697.011mil)(3601.569mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R37-2(3629.128mil,2774.767mil) on Top Layer And Track (3601.569mil,2795.224mil)(3656.128mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R37-2(3629.128mil,2774.767mil) on Top Layer And Track (3656.128mil,2697.011mil)(3656.128mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R39-1(3569.843mil,2717.681mil) on Top Layer And Track (3542.284mil,2697.011mil)(3542.284mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R39-1(3569.843mil,2717.681mil) on Top Layer And Track (3542.284mil,2697.011mil)(3596.843mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R39-1(3569.843mil,2717.681mil) on Top Layer And Track (3596.843mil,2697.011mil)(3596.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R39-2(3569.843mil,2774.767mil) on Top Layer And Track (3542.284mil,2697.011mil)(3542.284mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R39-2(3569.843mil,2774.767mil) on Top Layer And Track (3542.284mil,2795.224mil)(3596.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R39-2(3569.843mil,2774.767mil) on Top Layer And Track (3596.843mil,2697.011mil)(3596.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R42-1(3754.128mil,1794.767mil) on Top Layer And Track (3727.128mil,1717.224mil)(3727.128mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R42-1(3754.128mil,1794.767mil) on Top Layer And Track (3727.128mil,1815.437mil)(3781.687mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R42-1(3754.128mil,1794.767mil) on Top Layer And Track (3781.687mil,1717.224mil)(3781.687mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R42-2(3754.128mil,1737.681mil) on Top Layer And Track (3727.128mil,1717.224mil)(3727.128mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R42-2(3754.128mil,1737.681mil) on Top Layer And Track (3727.128mil,1717.224mil)(3781.687mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R44-2(3814.842mil,1737.681mil) on Top Layer And Track (3787.842mil,1717.224mil)(3787.842mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R44-2(3814.842mil,1737.681mil) on Top Layer And Track (3787.842mil,1717.224mil)(3842.401mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R44-2(3814.842mil,1737.681mil) on Top Layer And Track (3842.401mil,1717.224mil)(3842.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R46-1(3465mil,3371.457mil) on Top Layer And Track (3437.441mil,3350.787mil)(3437.441mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R46-1(3465mil,3371.457mil) on Top Layer And Track (3437.441mil,3350.787mil)(3492mil,3350.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R46-1(3465mil,3371.457mil) on Top Layer And Track (3492mil,3350.787mil)(3492mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R52-1(2954.842mil,1794.767mil) on Top Layer And Track (2927.842mil,1717.224mil)(2927.842mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R52-1(2954.842mil,1794.767mil) on Top Layer And Track (2927.842mil,1815.437mil)(2982.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R52-1(2954.842mil,1794.767mil) on Top Layer And Track (2982.401mil,1717.224mil)(2982.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R54-1(3014.842mil,1794.767mil) on Top Layer And Track (2987.842mil,1717.224mil)(2987.842mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R54-1(3014.842mil,1794.767mil) on Top Layer And Track (2987.842mil,1815.437mil)(3042.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R54-1(3014.842mil,1794.767mil) on Top Layer And Track (3042.401mil,1717.224mil)(3042.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R54-2(3014.842mil,1737.681mil) on Top Layer And Track (2987.842mil,1717.224mil)(2987.842mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R54-2(3014.842mil,1737.681mil) on Top Layer And Track (2987.842mil,1717.224mil)(3042.401mil,1717.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R54-2(3014.842mil,1737.681mil) on Top Layer And Track (3042.401mil,1717.224mil)(3042.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R55-1(3080.557mil,2717.681mil) on Top Layer And Track (3052.997mil,2697.011mil)(3052.997mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R55-1(3080.557mil,2717.681mil) on Top Layer And Track (3052.997mil,2697.011mil)(3107.557mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R55-1(3080.557mil,2717.681mil) on Top Layer And Track (3107.557mil,2697.011mil)(3107.557mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R55-2(3080.557mil,2774.767mil) on Top Layer And Track (3052.997mil,2697.011mil)(3052.997mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R55-2(3080.557mil,2774.767mil) on Top Layer And Track (3052.997mil,2795.224mil)(3107.557mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R55-2(3080.557mil,2774.767mil) on Top Layer And Track (3107.557mil,2697.011mil)(3107.557mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R57-1(3019.128mil,2717.681mil) on Top Layer And Track (2991.569mil,2697.011mil)(2991.569mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R57-1(3019.128mil,2717.681mil) on Top Layer And Track (2991.569mil,2697.011mil)(3046.128mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R57-1(3019.128mil,2717.681mil) on Top Layer And Track (3046.128mil,2697.011mil)(3046.128mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R59-1(2957.7mil,2717.681mil) on Top Layer And Track (2930.14mil,2697.011mil)(2930.14mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R59-1(2957.7mil,2717.681mil) on Top Layer And Track (2930.14mil,2697.011mil)(2984.7mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R59-1(2957.7mil,2717.681mil) on Top Layer And Track (2984.7mil,2697.011mil)(2984.7mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R60-1(3194.842mil,1794.767mil) on Top Layer And Track (3167.842mil,1717.224mil)(3167.842mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R60-1(3194.842mil,1794.767mil) on Top Layer And Track (3167.842mil,1815.437mil)(3222.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R60-1(3194.842mil,1794.767mil) on Top Layer And Track (3222.401mil,1717.224mil)(3222.401mil,1815.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R61-1(2896.271mil,2717.681mil) on Top Layer And Track (2868.712mil,2697.011mil)(2868.712mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R61-1(2896.271mil,2717.681mil) on Top Layer And Track (2868.712mil,2697.011mil)(2923.271mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R61-1(2896.271mil,2717.681mil) on Top Layer And Track (2923.271mil,2697.011mil)(2923.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R61-2(2896.271mil,2774.767mil) on Top Layer And Track (2868.712mil,2697.011mil)(2868.712mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R61-2(2896.271mil,2774.767mil) on Top Layer And Track (2868.712mil,2795.224mil)(2923.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R61-2(2896.271mil,2774.767mil) on Top Layer And Track (2923.271mil,2697.011mil)(2923.271mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R63-1(2834.843mil,2717.681mil) on Top Layer And Track (2807.284mil,2697.011mil)(2807.284mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R63-1(2834.843mil,2717.681mil) on Top Layer And Track (2807.284mil,2697.011mil)(2861.843mil,2697.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R63-1(2834.843mil,2717.681mil) on Top Layer And Track (2861.843mil,2697.011mil)(2861.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R63-2(2834.843mil,2774.767mil) on Top Layer And Track (2807.284mil,2697.011mil)(2807.284mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R63-2(2834.843mil,2774.767mil) on Top Layer And Track (2807.284mil,2795.224mil)(2861.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R63-2(2834.843mil,2774.767mil) on Top Layer And Track (2861.843mil,2697.011mil)(2861.843mil,2795.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R64-2(3595mil,3428.543mil) on Top Layer And Track (3567.441mil,3350.787mil)(3567.441mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R64-2(3595mil,3428.543mil) on Top Layer And Track (3567.441mil,3449mil)(3622mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R64-2(3595mil,3428.543mil) on Top Layer And Track (3622mil,3350.787mil)(3622mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R65-1(2279.843mil,1789.767mil) on Top Layer And Track (2252.843mil,1712.224mil)(2252.843mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R65-1(2279.843mil,1789.767mil) on Top Layer And Track (2252.843mil,1810.437mil)(2307.402mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R65-1(2279.843mil,1789.767mil) on Top Layer And Track (2307.402mil,1712.224mil)(2307.402mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R65-2(2279.843mil,1732.681mil) on Top Layer And Track (2252.843mil,1712.224mil)(2252.843mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R65-2(2279.843mil,1732.681mil) on Top Layer And Track (2252.843mil,1712.224mil)(2307.402mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R65-2(2279.843mil,1732.681mil) on Top Layer And Track (2307.402mil,1712.224mil)(2307.402mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R67-1(2341.272mil,1789.767mil) on Top Layer And Track (2314.272mil,1712.224mil)(2314.272mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R67-1(2341.272mil,1789.767mil) on Top Layer And Track (2314.272mil,1810.437mil)(2368.831mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R67-1(2341.272mil,1789.767mil) on Top Layer And Track (2368.831mil,1712.224mil)(2368.831mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R67-2(2341.272mil,1732.681mil) on Top Layer And Track (2314.272mil,1712.224mil)(2314.272mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R67-2(2341.272mil,1732.681mil) on Top Layer And Track (2314.272mil,1712.224mil)(2368.831mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R67-2(2341.272mil,1732.681mil) on Top Layer And Track (2368.831mil,1712.224mil)(2368.831mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R69-1(2402.7mil,1789.767mil) on Top Layer And Track (2375.7mil,1712.224mil)(2375.7mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R69-1(2402.7mil,1789.767mil) on Top Layer And Track (2375.7mil,1810.437mil)(2430.259mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R69-1(2402.7mil,1789.767mil) on Top Layer And Track (2430.259mil,1712.224mil)(2430.259mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R69-2(2402.7mil,1732.681mil) on Top Layer And Track (2375.7mil,1712.224mil)(2375.7mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R69-2(2402.7mil,1732.681mil) on Top Layer And Track (2375.7mil,1712.224mil)(2430.259mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R69-2(2402.7mil,1732.681mil) on Top Layer And Track (2430.259mil,1712.224mil)(2430.259mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R70-1(2578.787mil,2718.523mil) on Top Layer And Track (2551.228mil,2697.854mil)(2551.228mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R70-1(2578.787mil,2718.523mil) on Top Layer And Track (2551.228mil,2697.854mil)(2605.787mil,2697.854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R70-1(2578.787mil,2718.523mil) on Top Layer And Track (2605.787mil,2697.854mil)(2605.787mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R70-2(2578.787mil,2775.61mil) on Top Layer And Track (2551.228mil,2697.854mil)(2551.228mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R70-2(2578.787mil,2775.61mil) on Top Layer And Track (2551.228mil,2796.067mil)(2605.787mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R70-2(2578.787mil,2775.61mil) on Top Layer And Track (2605.787mil,2697.854mil)(2605.787mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R71-2(3725mil,3428.543mil) on Top Layer And Track (3697.441mil,3350.787mil)(3697.441mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R71-2(3725mil,3428.543mil) on Top Layer And Track (3697.441mil,3449mil)(3752mil,3449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R72-1(2464.129mil,1789.767mil) on Top Layer And Track (2437.129mil,1712.224mil)(2437.129mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R72-1(2464.129mil,1789.767mil) on Top Layer And Track (2437.129mil,1810.437mil)(2491.688mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R72-1(2464.129mil,1789.767mil) on Top Layer And Track (2491.688mil,1712.224mil)(2491.688mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R72-2(2464.129mil,1732.681mil) on Top Layer And Track (2437.129mil,1712.224mil)(2437.129mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R72-2(2464.129mil,1732.681mil) on Top Layer And Track (2437.129mil,1712.224mil)(2491.688mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R72-2(2464.129mil,1732.681mil) on Top Layer And Track (2491.688mil,1712.224mil)(2491.688mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R73-1(2518.073mil,2718.523mil) on Top Layer And Track (2490.514mil,2697.854mil)(2490.514mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R73-1(2518.073mil,2718.523mil) on Top Layer And Track (2490.514mil,2697.854mil)(2545.073mil,2697.854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R73-1(2518.073mil,2718.523mil) on Top Layer And Track (2545.073mil,2697.854mil)(2545.073mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R73-2(2518.073mil,2775.61mil) on Top Layer And Track (2490.514mil,2697.854mil)(2490.514mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R73-2(2518.073mil,2775.61mil) on Top Layer And Track (2490.514mil,2796.067mil)(2545.073mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R73-2(2518.073mil,2775.61mil) on Top Layer And Track (2545.073mil,2697.854mil)(2545.073mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R74-1(2525.557mil,1789.767mil) on Top Layer And Track (2498.557mil,1712.224mil)(2498.557mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R74-1(2525.557mil,1789.767mil) on Top Layer And Track (2498.557mil,1810.437mil)(2553.116mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R74-1(2525.557mil,1789.767mil) on Top Layer And Track (2553.116mil,1712.224mil)(2553.116mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R74-2(2525.557mil,1732.681mil) on Top Layer And Track (2498.557mil,1712.224mil)(2498.557mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R74-2(2525.557mil,1732.681mil) on Top Layer And Track (2498.557mil,1712.224mil)(2553.116mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R74-2(2525.557mil,1732.681mil) on Top Layer And Track (2553.116mil,1712.224mil)(2553.116mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R76-1(2586.986mil,1789.767mil) on Top Layer And Track (2559.986mil,1712.224mil)(2559.986mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R76-1(2586.986mil,1789.767mil) on Top Layer And Track (2559.986mil,1810.437mil)(2614.545mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R76-1(2586.986mil,1789.767mil) on Top Layer And Track (2614.545mil,1712.224mil)(2614.545mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R76-2(2586.986mil,1732.681mil) on Top Layer And Track (2559.986mil,1712.224mil)(2559.986mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R76-2(2586.986mil,1732.681mil) on Top Layer And Track (2559.986mil,1712.224mil)(2614.545mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R76-2(2586.986mil,1732.681mil) on Top Layer And Track (2614.545mil,1712.224mil)(2614.545mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R78-1(2648.414mil,1789.767mil) on Top Layer And Track (2621.414mil,1712.224mil)(2621.414mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R78-1(2648.414mil,1789.767mil) on Top Layer And Track (2621.414mil,1810.437mil)(2675.973mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R78-1(2648.414mil,1789.767mil) on Top Layer And Track (2675.973mil,1712.224mil)(2675.973mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R78-2(2648.414mil,1732.681mil) on Top Layer And Track (2621.414mil,1712.224mil)(2621.414mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R78-2(2648.414mil,1732.681mil) on Top Layer And Track (2621.414mil,1712.224mil)(2675.973mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R78-2(2648.414mil,1732.681mil) on Top Layer And Track (2675.973mil,1712.224mil)(2675.973mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R79-1(2335.93mil,2718.523mil) on Top Layer And Track (2308.371mil,2697.854mil)(2308.371mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R79-1(2335.93mil,2718.523mil) on Top Layer And Track (2308.371mil,2697.854mil)(2362.93mil,2697.854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R79-1(2335.93mil,2718.523mil) on Top Layer And Track (2362.93mil,2697.854mil)(2362.93mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R79-2(2335.93mil,2775.61mil) on Top Layer And Track (2308.371mil,2697.854mil)(2308.371mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R79-2(2335.93mil,2775.61mil) on Top Layer And Track (2308.371mil,2796.067mil)(2362.93mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R79-2(2335.93mil,2775.61mil) on Top Layer And Track (2362.93mil,2697.854mil)(2362.93mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R80-2(2709.843mil,1732.681mil) on Top Layer And Track (2682.843mil,1712.224mil)(2682.843mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R80-2(2709.843mil,1732.681mil) on Top Layer And Track (2682.843mil,1712.224mil)(2737.402mil,1712.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R80-2(2709.843mil,1732.681mil) on Top Layer And Track (2737.402mil,1712.224mil)(2737.402mil,1810.437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R81-1(2275.216mil,2718.523mil) on Top Layer And Track (2247.657mil,2697.854mil)(2247.657mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R81-1(2275.216mil,2718.523mil) on Top Layer And Track (2247.657mil,2697.854mil)(2302.216mil,2697.854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R81-1(2275.216mil,2718.523mil) on Top Layer And Track (2302.216mil,2697.854mil)(2302.216mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R81-2(2275.216mil,2775.61mil) on Top Layer And Track (2247.657mil,2697.854mil)(2247.657mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R81-2(2275.216mil,2775.61mil) on Top Layer And Track (2247.657mil,2796.067mil)(2302.216mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R81-2(2275.216mil,2775.61mil) on Top Layer And Track (2302.216mil,2697.854mil)(2302.216mil,2796.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R8-2(3865mil,4852.087mil) on Top Layer And Track (3837.441mil,4774.331mil)(3837.441mil,4872.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R8-2(3865mil,4852.087mil) on Top Layer And Track (3837.441mil,4872.543mil)(3892mil,4872.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R8-2(3865mil,4852.087mil) on Top Layer And Track (3892mil,4774.331mil)(3892mil,4872.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R83-1(4020mil,4201.457mil) on Top Layer And Text "C32" (4027mil,4135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R83-1(4020mil,4201.457mil) on Top Layer And Track (3992.441mil,4180.787mil)(3992.441mil,4279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R83-1(4020mil,4201.457mil) on Top Layer And Track (3992.441mil,4180.787mil)(4047mil,4180.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R83-1(4020mil,4201.457mil) on Top Layer And Track (4047mil,4180.787mil)(4047mil,4279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R83-2(4020mil,4258.543mil) on Top Layer And Track (3992.441mil,4180.787mil)(3992.441mil,4279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R83-2(4020mil,4258.543mil) on Top Layer And Track (3992.441mil,4279mil)(4047mil,4279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R83-2(4020mil,4258.543mil) on Top Layer And Track (4047mil,4180.787mil)(4047mil,4279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R84-1(3950mil,4146.457mil) on Top Layer And Track (3922.441mil,4125.787mil)(3922.441mil,4224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R84-1(3950mil,4146.457mil) on Top Layer And Track (3922.441mil,4125.787mil)(3977mil,4125.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R84-1(3950mil,4146.457mil) on Top Layer And Track (3977mil,4125.787mil)(3977mil,4224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R84-2(3950mil,4203.543mil) on Top Layer And Track (3922.441mil,4125.787mil)(3922.441mil,4224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R84-2(3950mil,4203.543mil) on Top Layer And Track (3922.441mil,4224mil)(3977mil,4224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R84-2(3950mil,4203.543mil) on Top Layer And Track (3977mil,4125.787mil)(3977mil,4224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R88-1(2385mil,3535mil) on Top Layer And Text "+" (2375mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R88-1(2385mil,3535mil) on Top Layer And Text "R90" (2367mil,3526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R88-1(2385mil,3535mil) on Top Layer And Track (2364.331mil,3508mil)(2364.331mil,3562.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R88-1(2385mil,3535mil) on Top Layer And Track (2364.331mil,3508mil)(2462.543mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R88-1(2385mil,3535mil) on Top Layer And Track (2364.331mil,3562.559mil)(2462.543mil,3562.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R88-2(2442.087mil,3535mil) on Top Layer And Text "R90" (2367mil,3526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R89-1(2595mil,3486.457mil) on Top Layer And Track (2567.441mil,3465.787mil)(2567.441mil,3564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R89-1(2595mil,3486.457mil) on Top Layer And Track (2567.441mil,3465.787mil)(2622mil,3465.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R89-1(2595mil,3486.457mil) on Top Layer And Track (2622mil,3465.787mil)(2622mil,3564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R90-2(2442.087mil,3470mil) on Top Layer And Track (2364.331mil,3443mil)(2462.543mil,3443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R90-2(2442.087mil,3470mil) on Top Layer And Track (2364.331mil,3497.559mil)(2462.543mil,3497.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R90-2(2442.087mil,3470mil) on Top Layer And Track (2462.543mil,3443mil)(2462.543mil,3497.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-1(3901.874mil,4655mil) on Top Layer And Track (3824.331mil,4627.441mil)(3922.543mil,4627.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R9-1(3901.874mil,4655mil) on Top Layer And Track (3824.331mil,4682mil)(3922.543mil,4682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-1(3901.874mil,4655mil) on Top Layer And Track (3922.543mil,4627.441mil)(3922.543mil,4682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.346mil < 10mil) Between Pad S2-1(3015mil,3490mil) on Top Layer And Track (2975mil,3523mil)(3053mil,3523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.161mil < 10mil) Between Pad S2-1(3015mil,3490mil) on Top Layer And Track (3053mil,3523mil)(3053mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U10-1(3219.843mil,2590.279mil) on Top Layer And Track (2849.961mil,2545.003mil)(3239.724mil,2545.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U10-3(3119.843mil,2590.279mil) on Top Layer And Track (2849.961mil,2545.003mil)(3239.724mil,2545.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-1(2314.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-10(2614.843mil,2128.98mil) on Top Layer And Track (2294.961mil,2083.704mil)(2684.724mil,2083.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-14(2414.843mil,2128.98mil) on Top Layer And Track (2294.961mil,2083.704mil)(2684.724mil,2083.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-15(2364.843mil,2128.98mil) on Top Layer And Track (2294.961mil,2083.704mil)(2684.724mil,2083.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-16(2314.843mil,2128.98mil) on Top Layer And Track (2294.961mil,2083.704mil)(2684.724mil,2083.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-2(2364.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-3(2414.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-4(2464.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-5(2514.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-6(2564.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-7(2614.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U11-8(2664.843mil,1916.381mil) on Top Layer And Track (2294.961mil,1961.657mil)(2684.724mil,1961.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U12-2(2614.843mil,2583.98mil) on Top Layer And Track (2294.961mil,2538.704mil)(2684.724mil,2538.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad U15-1(2915.354mil,3629.843mil) on Top Layer And Track (2861.024mil,3588.11mil)(2861.024mil,3851.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad U15-3(2915.354mil,3810.157mil) on Top Layer And Track (2861.024mil,3588.11mil)(2861.024mil,3851.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U15-4(2684.646mil,3720mil) on Top Layer And Text "R89" (2574mil,3597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U15-4(2684.646mil,3720mil) on Top Layer And Text "S2" (2634mil,3601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Pad U15-4(2684.646mil,3720mil) on Top Layer And Track (2738.976mil,3588.11mil)(2738.976mil,3851.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.917mil < 10mil) Between Pad U2-22(3265.472mil,4215.945mil) on Top Layer And Track (3218.661mil,4175mil)(3273.661mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.917mil < 10mil) Between Pad U2-22(3265.472mil,4215.945mil) on Top Layer And Track (3273.661mil,4105mil)(3273.661mil,4175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-6(4000mil,4348.465mil) on Top Layer And Text "R83" (3995mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-7(4050mil,4348.465mil) on Top Layer And Text "R83" (3995mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-1(4341.339mil,2587.681mil) on Top Layer And Track (3971.457mil,2542.405mil)(4361.221mil,2542.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-12(4141.339mil,2375.082mil) on Top Layer And Track (3971.457mil,2420.358mil)(4361.221mil,2420.358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-16(4341.339mil,2375.082mil) on Top Layer And Track (3971.457mil,2420.358mil)(4361.221mil,2420.358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-2(4291.339mil,2587.681mil) on Top Layer And Track (3971.457mil,2542.405mil)(4361.221mil,2542.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-4(4191.339mil,2587.681mil) on Top Layer And Track (3971.457mil,2542.405mil)(4361.221mil,2542.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-5(4141.339mil,2587.681mil) on Top Layer And Track (3971.457mil,2542.405mil)(4361.221mil,2542.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-6(4091.339mil,2587.681mil) on Top Layer And Track (3971.457mil,2542.405mil)(4361.221mil,2542.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U6-7(4041.339mil,2587.681mil) on Top Layer And Track (3971.457mil,2542.405mil)(4361.221mil,2542.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-10(3718.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-11(3668.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-12(3618.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-13(3568.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-14(3518.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-15(3468.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-16(3418.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U7-9(3768.347mil,2136.381mil) on Top Layer And Track (3398.465mil,2091.106mil)(3788.229mil,2091.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.964mil < 10mil) Between Pad U8-9(3419.843mil,2377.681mil) on Top Layer And Track (3399.961mil,2422.956mil)(3789.724mil,2422.956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.964mil]
Rule Violations :408

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02