<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/el2_dma_ctrl.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL branch coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">design</a> - el2_dma_ctrl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:09</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : // Function: Top level VeeR core file</a>
<a name="20"><span class="lineNum">      20 </span>            : // Comments:</a>
<a name="21"><span class="lineNum">      21 </span>            : //</a>
<a name="22"><span class="lineNum">      22 </span>            : //********************************************************************************</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : module el2_dma_ctrl </a>
<a name="25"><span class="lineNum">      25 </span>            : import el2_pkg::*;</a>
<a name="26"><span class="lineNum">      26 </span>            : #(</a>
<a name="27"><span class="lineNum">      27 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            :  )(</a>
<a name="29"><span class="lineNum">      29 </span>            :    input logic         clk,</a>
<a name="30"><span class="lineNum">      30 </span>            :    input logic         free_clk,</a>
<a name="31"><span class="lineNum">      31 </span>            :    input logic         rst_l,</a>
<a name="32"><span class="lineNum">      32 </span>            :    input logic         dma_bus_clk_en, // slave bus clock enable</a>
<a name="33"><span class="lineNum">      33 </span>            :    input logic         clk_override,</a>
<a name="34"><span class="lineNum">      34 </span>            :    input logic         scan_mode,</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            :    // Debug signals</a>
<a name="37"><span class="lineNum">      37 </span>            :    input logic [31:0]  dbg_cmd_addr,</a>
<a name="38"><span class="lineNum">      38 </span>            :    input logic [31:0]  dbg_cmd_wrdata,</a>
<a name="39"><span class="lineNum">      39 </span>            :    input logic         dbg_cmd_valid,</a>
<a name="40"><span class="lineNum">      40 </span>            :    input logic         dbg_cmd_write, // 1: write command, 0: read_command</a>
<a name="41"><span class="lineNum">      41 </span>            :    input logic [1:0]   dbg_cmd_type, // 0:gpr 1:csr 2: memory</a>
<a name="42"><span class="lineNum">      42 </span>            :    input logic [1:0]   dbg_cmd_size, // size of the abstract mem access debug command</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            :    input  logic        dbg_dma_bubble,   // Debug needs a bubble to send a valid</a>
<a name="45"><span class="lineNum">      45 </span>            :    output logic        dma_dbg_ready,    // DMA is ready to accept debug request</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :    output logic        dma_dbg_cmd_done,</a>
<a name="48"><span class="lineNum">      48 </span>            :    output logic        dma_dbg_cmd_fail,</a>
<a name="49"><span class="lineNum">      49 </span>            :    output logic [31:0] dma_dbg_rddata,</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            :    // Core side signals</a>
<a name="52"><span class="lineNum">      52 </span>            :    output logic        dma_dccm_req,  // DMA dccm request (only one of dccm/iccm will be set)</a>
<a name="53"><span class="lineNum">      53 </span>            :    output logic        dma_iccm_req,  // DMA iccm request</a>
<a name="54"><span class="lineNum">      54 </span>            :    output logic [2:0]  dma_mem_tag,   // DMA Buffer entry number</a>
<a name="55"><span class="lineNum">      55 </span>            :    output logic [31:0] dma_mem_addr,  // DMA request address</a>
<a name="56"><span class="lineNum">      56 </span>            :    output logic [2:0]  dma_mem_sz,    // DMA request size</a>
<a name="57"><span class="lineNum">      57 </span>            :    output logic        dma_mem_write, // DMA write to dccm/iccm</a>
<a name="58"><span class="lineNum">      58 </span>            :    output logic [63:0] dma_mem_wdata, // DMA write data</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span>            :    input logic         dccm_dma_rvalid,    // dccm data valid for DMA read</a>
<a name="61"><span class="lineNum">      61 </span>            :    input logic         dccm_dma_ecc_error, // ECC error on DMA read</a>
<a name="62"><span class="lineNum">      62 </span>            :    input logic [2:0]   dccm_dma_rtag,      // Tag of the DMA req</a>
<a name="63"><span class="lineNum">      63 </span>            :    input logic [63:0]  dccm_dma_rdata,     // dccm data for DMA read</a>
<a name="64"><span class="lineNum">      64 </span>            :    input logic         iccm_dma_rvalid,    // iccm data valid for DMA read</a>
<a name="65"><span class="lineNum">      65 </span>            :    input logic         iccm_dma_ecc_error, // ECC error on DMA read</a>
<a name="66"><span class="lineNum">      66 </span>            :    input logic [2:0]   iccm_dma_rtag,      // Tag of the DMA req</a>
<a name="67"><span class="lineNum">      67 </span>            :    input logic [63:0]  iccm_dma_rdata,     // iccm data for DMA read</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :    output logic        dma_active,         // DMA is busy</a>
<a name="70"><span class="lineNum">      70 </span>            :    output logic        dma_dccm_stall_any, // stall dccm pipe (bubble) so that DMA can proceed</a>
<a name="71"><span class="lineNum">      71 </span>            :    output logic        dma_iccm_stall_any, // stall iccm pipe (bubble) so that DMA can proceed</a>
<a name="72"><span class="lineNum">      72 </span>            :    input logic         dccm_ready, // dccm ready to accept DMA request</a>
<a name="73"><span class="lineNum">      73 </span>            :    input logic         iccm_ready, // iccm ready to accept DMA request</a>
<a name="74"><span class="lineNum">      74 </span>            :    input logic [2:0]   dec_tlu_dma_qos_prty,    // DMA QoS priority coming from MFDC [18:15]</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            :    // PMU signals</a>
<a name="77"><span class="lineNum">      77 </span>            :    output logic        dma_pmu_dccm_read,</a>
<a name="78"><span class="lineNum">      78 </span>            :    output logic        dma_pmu_dccm_write,</a>
<a name="79"><span class="lineNum">      79 </span>            :    output logic        dma_pmu_any_read,</a>
<a name="80"><span class="lineNum">      80 </span>            :    output logic        dma_pmu_any_write,</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            :    // AXI Write Channels</a>
<a name="83"><span class="lineNum">      83 </span>            :    input  logic                        dma_axi_awvalid,</a>
<a name="84"><span class="lineNum">      84 </span>            :    output logic                        dma_axi_awready,</a>
<a name="85"><span class="lineNum">      85 </span>            :    input  logic [pt.DMA_BUS_TAG-1:0]   dma_axi_awid,</a>
<a name="86"><span class="lineNum">      86 </span>            :    input  logic [31:0]                 dma_axi_awaddr,</a>
<a name="87"><span class="lineNum">      87 </span>            :    input  logic [2:0]                  dma_axi_awsize,</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            :    input  logic                        dma_axi_wvalid,</a>
<a name="91"><span class="lineNum">      91 </span>            :    output logic                        dma_axi_wready,</a>
<a name="92"><span class="lineNum">      92 </span>            :    input  logic [63:0]                 dma_axi_wdata,</a>
<a name="93"><span class="lineNum">      93 </span>            :    input  logic [7:0]                  dma_axi_wstrb,</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            :    output logic                        dma_axi_bvalid,</a>
<a name="96"><span class="lineNum">      96 </span>            :    input  logic                        dma_axi_bready,</a>
<a name="97"><span class="lineNum">      97 </span>            :    output logic [1:0]                  dma_axi_bresp,</a>
<a name="98"><span class="lineNum">      98 </span>            :    output logic [pt.DMA_BUS_TAG-1:0]   dma_axi_bid,</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :    // AXI Read Channels</a>
<a name="101"><span class="lineNum">     101 </span>            :    input  logic                        dma_axi_arvalid,</a>
<a name="102"><span class="lineNum">     102 </span>            :    output logic                        dma_axi_arready,</a>
<a name="103"><span class="lineNum">     103 </span>            :    input  logic [pt.DMA_BUS_TAG-1:0]   dma_axi_arid,</a>
<a name="104"><span class="lineNum">     104 </span>            :    input  logic [31:0]                 dma_axi_araddr,</a>
<a name="105"><span class="lineNum">     105 </span>            :    input  logic [2:0]                  dma_axi_arsize,</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            :    output logic                        dma_axi_rvalid,</a>
<a name="108"><span class="lineNum">     108 </span>            :    input  logic                        dma_axi_rready,</a>
<a name="109"><span class="lineNum">     109 </span>            :    output logic [pt.DMA_BUS_TAG-1:0]   dma_axi_rid,</a>
<a name="110"><span class="lineNum">     110 </span>            :    output logic [63:0]                 dma_axi_rdata,</a>
<a name="111"><span class="lineNum">     111 </span>            :    output logic [1:0]                  dma_axi_rresp,</a>
<a name="112"><span class="lineNum">     112 </span>            :    output logic                        dma_axi_rlast</a>
<a name="113"><span class="lineNum">     113 </span>            : );</a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :    localparam DEPTH = pt.DMA_BUF_DEPTH;</a>
<a name="117"><span class="lineNum">     117 </span>            :    localparam DEPTH_PTR = $clog2(DEPTH);</a>
<a name="118"><span class="lineNum">     118 </span>            :    localparam NACK_COUNT = 7;</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            :    logic [DEPTH-1:0]        fifo_valid;</a>
<a name="121"><span class="lineNum">     121 </span>            :    logic [DEPTH-1:0][1:0]   fifo_error;</a>
<a name="122"><span class="lineNum">     122 </span>            :    logic [DEPTH-1:0]        fifo_error_bus;</a>
<a name="123"><span class="lineNum">     123 </span>            :    logic [DEPTH-1:0]        fifo_rpend;</a>
<a name="124"><span class="lineNum">     124 </span>            :    logic [DEPTH-1:0]        fifo_done;      // DMA trxn is done in core</a>
<a name="125"><span class="lineNum">     125 </span>            :    logic [DEPTH-1:0]        fifo_done_bus;  // DMA trxn is done in core but synced to bus clock</a>
<a name="126"><span class="lineNum">     126 </span>            :    logic [DEPTH-1:0][31:0]  fifo_addr;</a>
<a name="127"><span class="lineNum">     127 </span>            :    logic [DEPTH-1:0][2:0]   fifo_sz;</a>
<a name="128"><span class="lineNum">     128 </span>            :    logic [DEPTH-1:0][7:0]   fifo_byteen;</a>
<a name="129"><span class="lineNum">     129 </span>            :    logic [DEPTH-1:0]        fifo_write;</a>
<a name="130"><span class="lineNum">     130 </span>            :    logic [DEPTH-1:0]        fifo_posted_write;</a>
<a name="131"><span class="lineNum">     131 </span>            :    logic [DEPTH-1:0]        fifo_dbg;</a>
<a name="132"><span class="lineNum">     132 </span>            :    logic [DEPTH-1:0][63:0]  fifo_data;</a>
<a name="133"><span class="lineNum">     133 </span>            :    logic [DEPTH-1:0][pt.DMA_BUS_TAG-1:0]  fifo_tag;</a>
<a name="134"><span class="lineNum">     134 </span>            :    logic [DEPTH-1:0][pt.DMA_BUS_ID-1:0]   fifo_mid;</a>
<a name="135"><span class="lineNum">     135 </span>            :    logic [DEPTH-1:0][pt.DMA_BUS_PRTY-1:0] fifo_prty;</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            :    logic [DEPTH-1:0]        fifo_cmd_en;</a>
<a name="138"><span class="lineNum">     138 </span>            :    logic [DEPTH-1:0]        fifo_data_en;</a>
<a name="139"><span class="lineNum">     139 </span>            :    logic [DEPTH-1:0]        fifo_pend_en;</a>
<a name="140"><span class="lineNum">     140 </span>            :    logic [DEPTH-1:0]        fifo_done_en;</a>
<a name="141"><span class="lineNum">     141 </span>            :    logic [DEPTH-1:0]        fifo_done_bus_en;</a>
<a name="142"><span class="lineNum">     142 </span>            :    logic [DEPTH-1:0]        fifo_error_en;</a>
<a name="143"><span class="lineNum">     143 </span>            :    logic [DEPTH-1:0]        fifo_error_bus_en;</a>
<a name="144"><span class="lineNum">     144 </span>            :    logic [DEPTH-1:0]        fifo_reset;</a>
<a name="145"><span class="lineNum">     145 </span>            :    logic [DEPTH-1:0][1:0]   fifo_error_in;</a>
<a name="146"><span class="lineNum">     146 </span>            :    logic [DEPTH-1:0][63:0]  fifo_data_in;</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :    logic                    fifo_write_in;</a>
<a name="149"><span class="lineNum">     149 </span>            :    logic                    fifo_posted_write_in;</a>
<a name="150"><span class="lineNum">     150 </span>            :    logic                    fifo_dbg_in;</a>
<a name="151"><span class="lineNum">     151 </span>            :    logic [31:0]             fifo_addr_in;</a>
<a name="152"><span class="lineNum">     152 </span>            :    logic [2:0]              fifo_sz_in;</a>
<a name="153"><span class="lineNum">     153 </span>            :    logic [7:0]              fifo_byteen_in;</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            :    logic [DEPTH_PTR-1:0]    RspPtr, NxtRspPtr;</a>
<a name="156"><span class="lineNum">     156 </span>            :    logic [DEPTH_PTR-1:0]    WrPtr, NxtWrPtr;</a>
<a name="157"><span class="lineNum">     157 </span>            :    logic [DEPTH_PTR-1:0]    RdPtr, NxtRdPtr;</a>
<a name="158"><span class="lineNum">     158 </span>            :    logic                    WrPtrEn, RdPtrEn, RspPtrEn;</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :    logic [1:0]              dma_dbg_sz;</a>
<a name="161"><span class="lineNum">     161 </span>            :    logic [1:0]              dma_dbg_addr;</a>
<a name="162"><span class="lineNum">     162 </span>            :    logic [31:0]             dma_dbg_mem_rddata;</a>
<a name="163"><span class="lineNum">     163 </span>            :    logic [31:0]             dma_dbg_mem_wrdata;</a>
<a name="164"><span class="lineNum">     164 </span>            :    logic                    dma_dbg_cmd_error;</a>
<a name="165"><span class="lineNum">     165 </span>            :    logic                    dma_dbg_cmd_done_q;</a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            :    logic                    fifo_full, fifo_full_spec, fifo_empty;</a>
<a name="168"><span class="lineNum">     168 </span>            :    logic                    dma_address_error, dma_alignment_error;</a>
<a name="169"><span class="lineNum">     169 </span>            :    logic [3:0]              num_fifo_vld;</a>
<a name="170"><span class="lineNum">     170 </span>            :    logic                    dma_mem_req;</a>
<a name="171"><span class="lineNum">     171 </span>            :    logic [31:0]             dma_mem_addr_int;</a>
<a name="172"><span class="lineNum">     172 </span>            :    logic [2:0]              dma_mem_sz_int;</a>
<a name="173"><span class="lineNum">     173 </span>            :    logic [7:0]              dma_mem_byteen;</a>
<a name="174"><span class="lineNum">     174 </span>            :    logic                    dma_mem_addr_in_dccm;</a>
<a name="175"><span class="lineNum">     175 </span>            :    logic                    dma_mem_addr_in_iccm;</a>
<a name="176"><span class="lineNum">     176 </span>            :    logic                    dma_mem_addr_in_pic;</a>
<a name="177"><span class="lineNum">     177 </span>            :    logic                    dma_mem_addr_in_pic_region_nc;</a>
<a name="178"><span class="lineNum">     178 </span>            :    logic                    dma_mem_addr_in_dccm_region_nc;</a>
<a name="179"><span class="lineNum">     179 </span>            :    logic                    dma_mem_addr_in_iccm_region_nc;</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            :    logic [2:0]              dma_nack_count, dma_nack_count_d, dma_nack_count_csr;</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span>            :    logic                    dma_buffer_c1_clken;</a>
<a name="184"><span class="lineNum">     184 </span>            :    logic                    dma_free_clken;</a>
<a name="185"><span class="lineNum">     185 </span>            :    logic                    dma_buffer_c1_clk;</a>
<a name="186"><span class="lineNum">     186 </span>            :    logic                    dma_free_clk;</a>
<a name="187"><span class="lineNum">     187 </span>            :    logic                    dma_bus_clk;</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span>            :    logic                    bus_rsp_valid, bus_rsp_sent;</a>
<a name="190"><span class="lineNum">     190 </span>            :    logic                    bus_cmd_valid, bus_cmd_sent;</a>
<a name="191"><span class="lineNum">     191 </span>            :    logic                    bus_cmd_write, bus_cmd_posted_write;</a>
<a name="192"><span class="lineNum">     192 </span>            :    logic [7:0]              bus_cmd_byteen;</a>
<a name="193"><span class="lineNum">     193 </span>            :    logic [2:0]              bus_cmd_sz;</a>
<a name="194"><span class="lineNum">     194 </span>            :    logic [31:0]             bus_cmd_addr;</a>
<a name="195"><span class="lineNum">     195 </span>            :    logic [63:0]             bus_cmd_wdata;</a>
<a name="196"><span class="lineNum">     196 </span>            :    logic [pt.DMA_BUS_TAG-1:0]  bus_cmd_tag;</a>
<a name="197"><span class="lineNum">     197 </span>            :    logic [pt.DMA_BUS_ID-1:0]   bus_cmd_mid;</a>
<a name="198"><span class="lineNum">     198 </span>            :    logic [pt.DMA_BUS_PRTY-1:0] bus_cmd_prty;</a>
<a name="199"><span class="lineNum">     199 </span>            :    logic                    bus_posted_write_done;</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            :    logic                    fifo_full_spec_bus;</a>
<a name="202"><span class="lineNum">     202 </span>            :    logic                    dbg_dma_bubble_bus;</a>
<a name="203"><span class="lineNum">     203 </span>            :    logic                    stall_dma_in;</a>
<a name="204"><span class="lineNum">     204 </span>            :    logic                    dma_fifo_ready;</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            :    logic                       wrbuf_en, wrbuf_data_en;</a>
<a name="207"><span class="lineNum">     207 </span>            :    logic                       wrbuf_cmd_sent, wrbuf_rst, wrbuf_data_rst;</a>
<a name="208"><span class="lineNum">     208 </span>            :    logic                       wrbuf_vld, wrbuf_data_vld;</a>
<a name="209"><span class="lineNum">     209 </span>            :    logic [pt.DMA_BUS_TAG-1:0]  wrbuf_tag;</a>
<a name="210"><span class="lineNum">     210 </span>            :    logic [2:0]                 wrbuf_sz;</a>
<a name="211"><span class="lineNum">     211 </span>            :    logic [31:0]                wrbuf_addr;</a>
<a name="212"><span class="lineNum">     212 </span>            :    logic [63:0]                wrbuf_data;</a>
<a name="213"><span class="lineNum">     213 </span>            :    logic [7:0]                 wrbuf_byteen;</a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span>            :    logic                       rdbuf_en;</a>
<a name="216"><span class="lineNum">     216 </span>            :    logic                       rdbuf_cmd_sent, rdbuf_rst;</a>
<a name="217"><span class="lineNum">     217 </span>            :    logic                       rdbuf_vld;</a>
<a name="218"><span class="lineNum">     218 </span>            :    logic [pt.DMA_BUS_TAG-1:0]  rdbuf_tag;</a>
<a name="219"><span class="lineNum">     219 </span>            :    logic [2:0]                 rdbuf_sz;</a>
<a name="220"><span class="lineNum">     220 </span>            :    logic [31:0]                rdbuf_addr;</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :    logic                       axi_mstr_prty_in, axi_mstr_prty_en;</a>
<a name="223"><span class="lineNum">     223 </span>            :    logic                       axi_mstr_priority;</a>
<a name="224"><span class="lineNum">     224 </span>            :    logic                       axi_mstr_sel;</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span>            :    logic                       axi_rsp_valid, axi_rsp_sent;</a>
<a name="227"><span class="lineNum">     227 </span>            :    logic                       axi_rsp_write;</a>
<a name="228"><span class="lineNum">     228 </span>            :    logic [pt.DMA_BUS_TAG-1:0]  axi_rsp_tag;</a>
<a name="229"><span class="lineNum">     229 </span>            :    logic [1:0]                 axi_rsp_error;</a>
<a name="230"><span class="lineNum">     230 </span>            :    logic [63:0]                axi_rsp_rdata;</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            :    //------------------------LOGIC STARTS HERE---------------------------------</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            :    // FIFO inputs</a>
<a name="235"><span class="lineNum">     235 </span>            :    assign fifo_addr_in[31:0]    = dbg_cmd_valid ? dbg_cmd_addr[31:0] : bus_cmd_addr[31:0];</a>
<a name="236"><span class="lineNum">     236 </span>            :    assign fifo_byteen_in[7:0]   = {8{~dbg_cmd_valid}} &amp; bus_cmd_byteen[7:0];    // Byte enable is used only for bus requests</a>
<a name="237"><span class="lineNum">     237 </span>            :    assign fifo_sz_in[2:0]       = dbg_cmd_valid ? {1'b0,dbg_cmd_size[1:0]} : bus_cmd_sz[2:0];</a>
<a name="238"><span class="lineNum">     238 </span>            :    assign fifo_write_in         = dbg_cmd_valid ? dbg_cmd_write : bus_cmd_write;</a>
<a name="239"><span class="lineNum">     239 </span>            :    assign fifo_posted_write_in  = ~dbg_cmd_valid &amp; bus_cmd_posted_write;</a>
<a name="240"><span class="lineNum">     240 </span>            :    assign fifo_dbg_in           = dbg_cmd_valid;</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            :    for (genvar i=0 ;i&lt;DEPTH; i++) begin: GenFifo</a>
<a name="243"><span class="lineNum">     243 </span>            :       assign fifo_cmd_en[i]   = ((bus_cmd_sent &amp; dma_bus_clk_en) | (dbg_cmd_valid &amp; dbg_cmd_type[1])) &amp; (i == WrPtr[DEPTH_PTR-1:0]);</a>
<a name="244"><span class="lineNum">     244 </span>            :       assign fifo_data_en[i] = (((bus_cmd_sent &amp; fifo_write_in &amp; dma_bus_clk_en) | (dbg_cmd_valid &amp; dbg_cmd_type[1] &amp; dbg_cmd_write))  &amp; (i == WrPtr[DEPTH_PTR-1:0])) |</a>
<a name="245"><span class="lineNum">     245 </span>            :                                ((dma_address_error | dma_alignment_error) &amp; (i == RdPtr[DEPTH_PTR-1:0])) |</a>
<a name="246"><span class="lineNum">     246 </span>            :                                (dccm_dma_rvalid &amp; (i == DEPTH_PTR'(dccm_dma_rtag[2:0]))) |</a>
<a name="247"><span class="lineNum">     247 </span>            :                                (iccm_dma_rvalid &amp; (i == DEPTH_PTR'(iccm_dma_rtag[2:0])));</a>
<a name="248"><span class="lineNum">     248 </span>            :       assign fifo_pend_en[i] = (dma_dccm_req | dma_iccm_req) &amp; ~dma_mem_write &amp; (i == RdPtr[DEPTH_PTR-1:0]);</a>
<a name="249"><span class="lineNum">     249 </span>            :       assign fifo_error_en[i] = ((dma_address_error | dma_alignment_error | dma_dbg_cmd_error) &amp; (i == RdPtr[DEPTH_PTR-1:0])) |</a>
<a name="250"><span class="lineNum">     250 </span>            :                                 ((dccm_dma_rvalid &amp; dccm_dma_ecc_error) &amp; (i == DEPTH_PTR'(dccm_dma_rtag[2:0]))) |</a>
<a name="251"><span class="lineNum">     251 </span>            :                                 ((iccm_dma_rvalid &amp; iccm_dma_ecc_error) &amp; (i == DEPTH_PTR'(iccm_dma_rtag[2:0])));</a>
<a name="252"><span class="lineNum">     252 </span>            :       assign fifo_error_bus_en[i] = (((|fifo_error_in[i][1:0]) &amp; fifo_error_en[i]) | (|fifo_error[i])) &amp; dma_bus_clk_en;</a>
<a name="253"><span class="lineNum">     253 </span>            :       assign fifo_done_en[i] = ((|fifo_error[i] | fifo_error_en[i] | ((dma_dccm_req | dma_iccm_req) &amp; dma_mem_write)) &amp; (i == RdPtr[DEPTH_PTR-1:0])) |</a>
<a name="254"><span class="lineNum">     254 </span>            :                                (dccm_dma_rvalid &amp; (i == DEPTH_PTR'(dccm_dma_rtag[2:0]))) |</a>
<a name="255"><span class="lineNum">     255 </span>            :                                (iccm_dma_rvalid &amp; (i == DEPTH_PTR'(iccm_dma_rtag[2:0])));</a>
<a name="256"><span class="lineNum">     256 </span>            :       assign fifo_done_bus_en[i] = (fifo_done_en[i] | fifo_done[i]) &amp; dma_bus_clk_en;</a>
<a name="257"><span class="lineNum">     257 </span>            :       assign fifo_reset[i] = (((bus_rsp_sent | bus_posted_write_done) &amp; dma_bus_clk_en) | dma_dbg_cmd_done) &amp; (i == RspPtr[DEPTH_PTR-1:0]);</a>
<a name="258"><span class="lineNum">     258 </span>            :       assign fifo_error_in[i]   = (dccm_dma_rvalid &amp; (i == DEPTH_PTR'(dccm_dma_rtag[2:0]))) ? {1'b0,dccm_dma_ecc_error} : (iccm_dma_rvalid &amp; (i == DEPTH_PTR'(iccm_dma_rtag[2:0]))) ? {1'b0,iccm_dma_ecc_error}  :</a>
<a name="259"><span class="lineNum">     259 </span>            :                                                                                                                 {(dma_address_error | dma_alignment_error | dma_dbg_cmd_error), dma_alignment_error};</a>
<a name="260"><span class="lineNum">     260 </span>            :       assign fifo_data_in[i]   = (fifo_error_en[i] &amp; (|fifo_error_in[i])) ? {32'b0,fifo_addr[i]} :</a>
<a name="261"><span class="lineNum">     261 </span>            :                                                         ((dccm_dma_rvalid &amp; (i == DEPTH_PTR'(dccm_dma_rtag[2:0])))  ? dccm_dma_rdata[63:0] : (iccm_dma_rvalid &amp; (i == DEPTH_PTR'(iccm_dma_rtag[2:0]))) ? iccm_dma_rdata[63:0] :</a>
<a name="262"><span class="lineNum">     262 </span>            :                                                                                                                                                        (dbg_cmd_valid ? {2{dma_dbg_mem_wrdata[31:0]}} : bus_cmd_wdata[63:0]));</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :       rvdffsc #(1) fifo_valid_dff (.din(1'b1), .dout(fifo_valid[i]), .en(fifo_cmd_en[i]), .clear(fifo_reset[i]), .clk(dma_free_clk), .*);</a>
<a name="265"><span class="lineNum">     265 </span>            :       rvdffsc #(2) fifo_error_dff (.din(fifo_error_in[i]), .dout(fifo_error[i]), .en(fifo_error_en[i]), .clear(fifo_reset[i]), .clk(dma_free_clk), .*);</a>
<a name="266"><span class="lineNum">     266 </span>            :       rvdffsc #(1) fifo_error_bus_dff (.din(1'b1), .dout(fifo_error_bus[i]), .en(fifo_error_bus_en[i]), .clear(fifo_reset[i]), .clk(dma_free_clk), .*);</a>
<a name="267"><span class="lineNum">     267 </span>            :       rvdffsc #(1) fifo_rpend_dff (.din(1'b1), .dout(fifo_rpend[i]), .en(fifo_pend_en[i]), .clear(fifo_reset[i]), .clk(dma_free_clk), .*);</a>
<a name="268"><span class="lineNum">     268 </span>            :       rvdffsc #(1) fifo_done_dff (.din(1'b1), .dout(fifo_done[i]), .en(fifo_done_en[i]), .clear(fifo_reset[i]), .clk(dma_free_clk), .*);</a>
<a name="269"><span class="lineNum">     269 </span>            :       rvdffsc #(1) fifo_done_bus_dff (.din(1'b1), .dout(fifo_done_bus[i]), .en(fifo_done_bus_en[i]), .clear(fifo_reset[i]), .clk(dma_free_clk), .*);</a>
<a name="270"><span class="lineNum">     270 </span>            :       rvdffe  #(32) fifo_addr_dff (.din(fifo_addr_in[31:0]), .dout(fifo_addr[i]), .en(fifo_cmd_en[i]), .*);</a>
<a name="271"><span class="lineNum">     271 </span>            :       rvdffs  #(3) fifo_sz_dff (.din(fifo_sz_in[2:0]), .dout(fifo_sz[i]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="272"><span class="lineNum">     272 </span>            :       rvdffs  #(8) fifo_byteen_dff (.din(fifo_byteen_in[7:0]), .dout(fifo_byteen[i]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="273"><span class="lineNum">     273 </span>            :       rvdffs  #(1) fifo_write_dff (.din(fifo_write_in), .dout(fifo_write[i]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="274"><span class="lineNum">     274 </span>            :       rvdffs  #(1) fifo_posted_write_dff (.din(fifo_posted_write_in), .dout(fifo_posted_write[i]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="275"><span class="lineNum">     275 </span>            :       rvdffs  #(1) fifo_dbg_dff (.din(fifo_dbg_in), .dout(fifo_dbg[i]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="276"><span class="lineNum">     276 </span>            :       rvdffe  #(64) fifo_data_dff (.din(fifo_data_in[i]), .dout(fifo_data[i]), .en(fifo_data_en[i]), .*);</a>
<a name="277"><span class="lineNum">     277 </span>            :       rvdffs  #(pt.DMA_BUS_TAG) fifo_tag_dff(.din(bus_cmd_tag[pt.DMA_BUS_TAG-1:0]), .dout(fifo_tag[i][pt.DMA_BUS_TAG-1:0]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="278"><span class="lineNum">     278 </span>            :       rvdffs  #(pt.DMA_BUS_ID) fifo_mid_dff(.din(bus_cmd_mid[pt.DMA_BUS_ID-1:0]), .dout(fifo_mid[i][pt.DMA_BUS_ID-1:0]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="279"><span class="lineNum">     279 </span>            :       rvdffs  #(pt.DMA_BUS_PRTY) fifo_prty_dff(.din(bus_cmd_prty[pt.DMA_BUS_PRTY-1:0]), .dout(fifo_prty[i][pt.DMA_BUS_PRTY-1:0]), .en(fifo_cmd_en[i]), .clk(dma_buffer_c1_clk), .*);</a>
<a name="280"><span class="lineNum">     280 </span>            :    end</a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            :    // Pointer logic</a>
<a name="283"><span class="lineNum">     283 </span>            :    assign NxtWrPtr[DEPTH_PTR-1:0] = (WrPtr[DEPTH_PTR-1:0] == (DEPTH-1)) ? '0 : WrPtr[DEPTH_PTR-1:0] + 1'b1;</a>
<a name="284"><span class="lineNum">     284 </span>            :    assign NxtRdPtr[DEPTH_PTR-1:0] = (RdPtr[DEPTH_PTR-1:0] == (DEPTH-1)) ? '0 : RdPtr[DEPTH_PTR-1:0] + 1'b1;</a>
<a name="285"><span class="lineNum">     285 </span>            :    assign NxtRspPtr[DEPTH_PTR-1:0] = (RspPtr[DEPTH_PTR-1:0] == (DEPTH-1)) ? '0 : RspPtr[DEPTH_PTR-1:0] + 1'b1;</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span>            :    assign WrPtrEn = |fifo_cmd_en[DEPTH-1:0];</a>
<a name="288"><span class="lineNum">     288 </span>            :    assign RdPtrEn = dma_dccm_req | dma_iccm_req | (dma_address_error | dma_alignment_error | dma_dbg_cmd_error);</a>
<a name="289"><span class="lineNum">     289 </span>            :    assign RspPtrEn = (dma_dbg_cmd_done | (bus_rsp_sent | bus_posted_write_done) &amp; dma_bus_clk_en);</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :    rvdffs #(DEPTH_PTR) WrPtr_dff(.din(NxtWrPtr[DEPTH_PTR-1:0]), .dout(WrPtr[DEPTH_PTR-1:0]), .en(WrPtrEn), .clk(dma_free_clk), .*);</a>
<a name="292"><span class="lineNum">     292 </span>            :    rvdffs #(DEPTH_PTR) RdPtr_dff(.din(NxtRdPtr[DEPTH_PTR-1:0]), .dout(RdPtr[DEPTH_PTR-1:0]), .en(RdPtrEn), .clk(dma_free_clk), .*);</a>
<a name="293"><span class="lineNum">     293 </span>            :    rvdffs #(DEPTH_PTR) RspPtr_dff(.din(NxtRspPtr[DEPTH_PTR-1:0]), .dout(RspPtr[DEPTH_PTR-1:0]), .en(RspPtrEn), .clk(dma_free_clk), .*);</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            :    // Miscellaneous signals</a>
<a name="296"><span class="lineNum">     296 </span>            :    assign fifo_full = fifo_full_spec_bus;</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">        170 :    always_comb begin</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">        170 :       num_fifo_vld[3:0] = {3'b0,bus_cmd_sent} - {3'b0,bus_rsp_sent};</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineCov">        170 :       for (int i=0; i&lt;DEPTH; i++) begin</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">        850 :          num_fifo_vld[3:0] += {3'b0,fifo_valid[i]};</span></a>
<a name="302"><span class="lineNum">     302 </span>            :       end</a>
<a name="303"><span class="lineNum">     303 </span>            :    end</a>
<a name="304"><span class="lineNum">     304 </span>            :    assign fifo_full_spec          = (num_fifo_vld[3:0] &gt;= DEPTH);</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            :    assign dma_fifo_ready = ~(fifo_full | dbg_dma_bubble_bus);</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span>            :    // Error logic</a>
<a name="309"><span class="lineNum">     309 </span>            :    assign dma_address_error = fifo_valid[RdPtr] &amp; ~fifo_done[RdPtr] &amp; ~fifo_dbg[RdPtr] &amp; (~(dma_mem_addr_in_dccm | dma_mem_addr_in_iccm));    // request not for ICCM or DCCM</a>
<a name="310"><span class="lineNum">     310 </span>            :    assign dma_alignment_error = fifo_valid[RdPtr] &amp; ~fifo_done[RdPtr] &amp; ~fifo_dbg[RdPtr] &amp; ~dma_address_error &amp;</a>
<a name="311"><span class="lineNum">     311 </span>            :                                 (((dma_mem_sz_int[2:0] == 3'h1) &amp; dma_mem_addr_int[0])                                                             |    // HW size but unaligned</a>
<a name="312"><span class="lineNum">     312 </span>            :                                  ((dma_mem_sz_int[2:0] == 3'h2) &amp; (|dma_mem_addr_int[1:0]))                                                        |    // W size but unaligned</a>
<a name="313"><span class="lineNum">     313 </span>            :                                  ((dma_mem_sz_int[2:0] == 3'h3) &amp; (|dma_mem_addr_int[2:0]))                                                        |    // DW size but unaligned</a>
<a name="314"><span class="lineNum">     314 </span>            :                                  (dma_mem_addr_in_iccm &amp; ~((dma_mem_sz_int[1:0] == 2'b10) | (dma_mem_sz_int[1:0] == 2'b11)))                       |    // ICCM access not word size</a>
<a name="315"><span class="lineNum">     315 </span>            :                                  (dma_mem_addr_in_dccm &amp; dma_mem_write &amp; ~((dma_mem_sz_int[1:0] == 2'b10) | (dma_mem_sz_int[1:0] == 2'b11)))       |    // DCCM write not word size</a>
<a name="316"><span class="lineNum">     316 </span>            :                                  (dma_mem_write &amp; (dma_mem_sz_int[2:0] == 3'h2) &amp; (dma_mem_addr_int[2:0] == 3'h0) &amp; (dma_mem_byteen[3:0] != 4'hf)) |    // Write byte enables not aligned for word store</a>
<a name="317"><span class="lineNum">     317 </span>            :                                  (dma_mem_write &amp; (dma_mem_sz_int[2:0] == 3'h2) &amp; (dma_mem_addr_int[2:0] == 3'h4) &amp; (dma_mem_byteen[7:4] != 4'hf)) |    // Write byte enables not aligned for word store</a>
<a name="318"><span class="lineNum">     318 </span>            :                                  (dma_mem_write &amp; (dma_mem_sz_int[2:0] == 3'h3) &amp; ~((dma_mem_byteen[7:0] == 8'h0f) | (dma_mem_byteen[7:0] == 8'hf0) | (dma_mem_byteen[7:0] == 8'hff)))); // Write byte enables not aligned for dword store</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            :    //Dbg outputs</a>
<a name="322"><span class="lineNum">     322 </span>            :    assign dma_dbg_ready    = fifo_empty &amp; dbg_dma_bubble;</a>
<a name="323"><span class="lineNum">     323 </span>            :    assign dma_dbg_cmd_done = (fifo_valid[RspPtr] &amp; fifo_dbg[RspPtr] &amp; fifo_done[RspPtr]);</a>
<a name="324"><span class="lineNum">     324 </span>            :    assign dma_dbg_cmd_fail     = (|fifo_error[RspPtr] &amp; dma_dbg_cmd_done) ;</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :    assign dma_dbg_sz[1:0]          = fifo_sz[RspPtr][1:0];</a>
<a name="327"><span class="lineNum">     327 </span>            :    assign dma_dbg_addr[1:0]        = fifo_addr[RspPtr][1:0];</a>
<a name="328"><span class="lineNum">     328 </span>            :    assign dma_dbg_mem_rddata[31:0] = fifo_addr[RspPtr][2] ? fifo_data[RspPtr][63:32] : fifo_data[RspPtr][31:0];</a>
<a name="329"><span class="lineNum">     329 </span>            :    assign dma_dbg_rddata[31:0]     = ({32{(dma_dbg_sz[1:0] == 2'h0)}} &amp; ((dma_dbg_mem_rddata[31:0] &gt;&gt; 8*dma_dbg_addr[1:0]) &amp; 32'hff)) |</a>
<a name="330"><span class="lineNum">     330 </span>            :                                      ({32{(dma_dbg_sz[1:0] == 2'h1)}} &amp; ((dma_dbg_mem_rddata[31:0] &gt;&gt; 16*dma_dbg_addr[1]) &amp; 32'hffff)) |</a>
<a name="331"><span class="lineNum">     331 </span>            :                                      ({32{(dma_dbg_sz[1:0] == 2'h2)}} &amp; dma_dbg_mem_rddata[31:0]);</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span>            :    assign dma_dbg_cmd_error = fifo_valid[RdPtr] &amp; ~fifo_done[RdPtr] &amp; fifo_dbg[RdPtr] &amp;</a>
<a name="334"><span class="lineNum">     334 </span>            :                                  ((~(dma_mem_addr_in_dccm | dma_mem_addr_in_iccm | dma_mem_addr_in_pic)) |             // Address outside of ICCM/DCCM/PIC</a>
<a name="335"><span class="lineNum">     335 </span>            :                                   ((dma_mem_addr_in_iccm | dma_mem_addr_in_pic) &amp; (dma_mem_sz_int[1:0] != 2'b10)));    // Only word accesses allowed for ICCM/PIC</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :    assign dma_dbg_mem_wrdata[31:0] = ({32{dbg_cmd_size[1:0] == 2'h0}} &amp; {4{dbg_cmd_wrdata[7:0]}}) |</a>
<a name="338"><span class="lineNum">     338 </span>            :                                      ({32{dbg_cmd_size[1:0] == 2'h1}} &amp; {2{dbg_cmd_wrdata[15:0]}}) |</a>
<a name="339"><span class="lineNum">     339 </span>            :                                      ({32{dbg_cmd_size[1:0] == 2'h2}} &amp; dbg_cmd_wrdata[31:0]);</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            :    // Block the decode if fifo full</a>
<a name="342"><span class="lineNum">     342 </span>            :    assign dma_dccm_stall_any = dma_mem_req &amp; (dma_mem_addr_in_dccm | dma_mem_addr_in_pic) &amp; (dma_nack_count &gt;= dma_nack_count_csr);</a>
<a name="343"><span class="lineNum">     343 </span>            :    assign dma_iccm_stall_any = dma_mem_req &amp; dma_mem_addr_in_iccm &amp; (dma_nack_count &gt;= dma_nack_count_csr);</a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span>            :    // Used to indicate ready to debug</a>
<a name="346"><span class="lineNum">     346 </span>            :    assign fifo_empty     = ~((|(fifo_valid[DEPTH-1:0])) | bus_cmd_sent);</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            :    // Nack counter, stall the lsu pipe if 7 nacks</a>
<a name="349"><span class="lineNum">     349 </span>            :    assign dma_nack_count_csr[2:0] = dec_tlu_dma_qos_prty[2:0];</a>
<a name="350"><span class="lineNum">     350 </span>            :    assign dma_nack_count_d[2:0] = (dma_nack_count[2:0] &gt;= dma_nack_count_csr[2:0]) ? ({3{~(dma_dccm_req | dma_iccm_req)}} &amp; dma_nack_count[2:0]) :</a>
<a name="351"><span class="lineNum">     351 </span>            :                                                                                     (dma_mem_req &amp; ~(dma_dccm_req | dma_iccm_req)) ? (dma_nack_count[2:0] + 1'b1) : 3'b0;</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :    rvdffs #(3) nack_count_dff(.din(dma_nack_count_d[2:0]), .dout(dma_nack_count[2:0]), .en(dma_mem_req), .clk(dma_free_clk), .*);</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :    // Core outputs</a>
<a name="356"><span class="lineNum">     356 </span>            :    assign dma_mem_req         = fifo_valid[RdPtr] &amp; ~fifo_rpend[RdPtr] &amp; ~fifo_done[RdPtr] &amp; ~(dma_address_error | dma_alignment_error | dma_dbg_cmd_error);</a>
<a name="357"><span class="lineNum">     357 </span>            :    assign dma_dccm_req        = dma_mem_req &amp; (dma_mem_addr_in_dccm | dma_mem_addr_in_pic) &amp; dccm_ready;</a>
<a name="358"><span class="lineNum">     358 </span>            :    assign dma_iccm_req        = dma_mem_req &amp; dma_mem_addr_in_iccm &amp; iccm_ready;</a>
<a name="359"><span class="lineNum">     359 </span>            :    assign dma_mem_tag[2:0]    = 3'(RdPtr);</a>
<a name="360"><span class="lineNum">     360 </span>            :    assign dma_mem_addr_int[31:0] = fifo_addr[RdPtr];</a>
<a name="361"><span class="lineNum">     361 </span>            :    assign dma_mem_sz_int[2:0] = fifo_sz[RdPtr];</a>
<a name="362"><span class="lineNum">     362 </span>            :    assign dma_mem_addr[31:0]  = (dma_mem_write &amp; ~fifo_dbg[RdPtr] &amp; (dma_mem_byteen[7:0] == 8'hf0)) ? {dma_mem_addr_int[31:3],1'b1,dma_mem_addr_int[1:0]} : dma_mem_addr_int[31:0];</a>
<a name="363"><span class="lineNum">     363 </span>            :    assign dma_mem_sz[2:0]     = (dma_mem_write &amp; ~fifo_dbg[RdPtr] &amp; ((dma_mem_byteen[7:0] == 8'h0f) | (dma_mem_byteen[7:0] == 8'hf0))) ? 3'h2 : dma_mem_sz_int[2:0];</a>
<a name="364"><span class="lineNum">     364 </span>            :    assign dma_mem_byteen[7:0] = fifo_byteen[RdPtr];</a>
<a name="365"><span class="lineNum">     365 </span>            :    assign dma_mem_write       = fifo_write[RdPtr];</a>
<a name="366"><span class="lineNum">     366 </span>            :    assign dma_mem_wdata[63:0] = fifo_data[RdPtr];</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            :    // PMU outputs</a>
<a name="369"><span class="lineNum">     369 </span>            :    assign dma_pmu_dccm_read   = dma_dccm_req &amp; ~dma_mem_write;</a>
<a name="370"><span class="lineNum">     370 </span>            :    assign dma_pmu_dccm_write  = dma_dccm_req &amp; dma_mem_write;</a>
<a name="371"><span class="lineNum">     371 </span>            :    assign dma_pmu_any_read    = (dma_dccm_req | dma_iccm_req) &amp; ~dma_mem_write;</a>
<a name="372"><span class="lineNum">     372 </span>            :    assign dma_pmu_any_write   = (dma_dccm_req | dma_iccm_req) &amp; dma_mem_write;</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span>            :    // Address check  dccm</a>
<a name="375"><span class="lineNum">     375 </span>            :    if (pt.DCCM_ENABLE) begin: Gen_dccm_enable</a>
<a name="376"><span class="lineNum">     376 </span>            :       rvrangecheck #(.CCM_SADR(pt.DCCM_SADR),</a>
<a name="377"><span class="lineNum">     377 </span>            :                      .CCM_SIZE(pt.DCCM_SIZE)) addr_dccm_rangecheck (</a>
<a name="378"><span class="lineNum">     378 </span>            :          .addr(dma_mem_addr_int[31:0]),</a>
<a name="379"><span class="lineNum">     379 </span>            :          .in_range(dma_mem_addr_in_dccm),</a>
<a name="380"><span class="lineNum">     380 </span>            :          .in_region(dma_mem_addr_in_dccm_region_nc)</a>
<a name="381"><span class="lineNum">     381 </span>            :       );</a>
<a name="382"><span class="lineNum">     382 </span>            :    end else begin: Gen_dccm_disable</a>
<a name="383"><span class="lineNum">     383 </span>            :       assign dma_mem_addr_in_dccm = '0;</a>
<a name="384"><span class="lineNum">     384 </span>            :       assign dma_mem_addr_in_dccm_region_nc = '0;</a>
<a name="385"><span class="lineNum">     385 </span>            :    end // else: !if(pt.ICCM_ENABLE)</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            :    // Address check  iccm</a>
<a name="388"><span class="lineNum">     388 </span>            :    if (pt.ICCM_ENABLE) begin: Gen_iccm_enable</a>
<a name="389"><span class="lineNum">     389 </span>            :       rvrangecheck #(.CCM_SADR(pt.ICCM_SADR),</a>
<a name="390"><span class="lineNum">     390 </span>            :                      .CCM_SIZE(pt.ICCM_SIZE)) addr_iccm_rangecheck (</a>
<a name="391"><span class="lineNum">     391 </span>            :          .addr(dma_mem_addr_int[31:0]),</a>
<a name="392"><span class="lineNum">     392 </span>            :          .in_range(dma_mem_addr_in_iccm),</a>
<a name="393"><span class="lineNum">     393 </span>            :          .in_region(dma_mem_addr_in_iccm_region_nc)</a>
<a name="394"><span class="lineNum">     394 </span>            :       );</a>
<a name="395"><span class="lineNum">     395 </span>            :    end else begin: Gen_iccm_disable</a>
<a name="396"><span class="lineNum">     396 </span>            :       assign dma_mem_addr_in_iccm = '0;</a>
<a name="397"><span class="lineNum">     397 </span>            :       assign dma_mem_addr_in_iccm_region_nc = '0;</a>
<a name="398"><span class="lineNum">     398 </span>            :    end // else: !if(pt.ICCM_ENABLE)</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            :    // PIC memory address check</a>
<a name="402"><span class="lineNum">     402 </span>            :    rvrangecheck #(.CCM_SADR(pt.PIC_BASE_ADDR),</a>
<a name="403"><span class="lineNum">     403 </span>            :                   .CCM_SIZE(pt.PIC_SIZE)) addr_pic_rangecheck (</a>
<a name="404"><span class="lineNum">     404 </span>            :       .addr(dma_mem_addr_int[31:0]),</a>
<a name="405"><span class="lineNum">     405 </span>            :       .in_range(dma_mem_addr_in_pic),</a>
<a name="406"><span class="lineNum">     406 </span>            :       .in_region(dma_mem_addr_in_pic_region_nc)</a>
<a name="407"><span class="lineNum">     407 </span>            :     );</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span>            :    // Inputs</a>
<a name="410"><span class="lineNum">     410 </span>            :    rvdff_fpga #(1) fifo_full_bus_ff     (.din(fifo_full_spec),   .dout(fifo_full_spec_bus), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="411"><span class="lineNum">     411 </span>            :    rvdff_fpga #(1) dbg_dma_bubble_ff    (.din(dbg_dma_bubble),   .dout(dbg_dma_bubble_bus), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="412"><span class="lineNum">     412 </span>            :    rvdff      #(1) dma_dbg_cmd_doneff   (.din(dma_dbg_cmd_done), .dout(dma_dbg_cmd_done_q), .clk(free_clk), .*);</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span>            :    // Clock Gating logic</a>
<a name="415"><span class="lineNum">     415 </span>            :    assign dma_buffer_c1_clken = (bus_cmd_valid &amp; dma_bus_clk_en) | dbg_cmd_valid | clk_override;</a>
<a name="416"><span class="lineNum">     416 </span>            :    assign dma_free_clken = (bus_cmd_valid | bus_rsp_valid | dbg_cmd_valid | dma_dbg_cmd_done | dma_dbg_cmd_done_q | (|fifo_valid[DEPTH-1:0]) | clk_override);</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            :    rvoclkhdr dma_buffer_c1cgc ( .en(dma_buffer_c1_clken), .l1clk(dma_buffer_c1_clk), .* );</a>
<a name="419"><span class="lineNum">     419 </span>            :    rvoclkhdr dma_free_cgc (.en(dma_free_clken), .l1clk(dma_free_clk), .*);</a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="422"><span class="lineNum">     422 </span>            :    assign dma_bus_clk = 1'b0;</a>
<a name="423"><span class="lineNum">     423 </span>            : `else</a>
<a name="424"><span class="lineNum">     424 </span>            :    rvclkhdr  dma_bus_cgc (.en(dma_bus_clk_en), .l1clk(dma_bus_clk), .*);</a>
<a name="425"><span class="lineNum">     425 </span>            : `endif</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :    // Write channel buffer</a>
<a name="428"><span class="lineNum">     428 </span>            :    assign wrbuf_en       = dma_axi_awvalid &amp; dma_axi_awready;</a>
<a name="429"><span class="lineNum">     429 </span>            :    assign wrbuf_data_en  = dma_axi_wvalid &amp; dma_axi_wready;</a>
<a name="430"><span class="lineNum">     430 </span>            :    assign wrbuf_cmd_sent = bus_cmd_sent &amp; bus_cmd_write;</a>
<a name="431"><span class="lineNum">     431 </span>            :    assign wrbuf_rst      = wrbuf_cmd_sent &amp; ~wrbuf_en;</a>
<a name="432"><span class="lineNum">     432 </span>            :    assign wrbuf_data_rst = wrbuf_cmd_sent &amp; ~wrbuf_data_en;</a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            :    rvdffsc_fpga  #(.WIDTH(1))              wrbuf_vldff       (.din(1'b1), .dout(wrbuf_vld),      .en(wrbuf_en),      .clear(wrbuf_rst),      .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="435"><span class="lineNum">     435 </span>            :    rvdffsc_fpga  #(.WIDTH(1))              wrbuf_data_vldff  (.din(1'b1), .dout(wrbuf_data_vld), .en(wrbuf_data_en), .clear(wrbuf_data_rst), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="436"><span class="lineNum">     436 </span>            :    rvdffs_fpga   #(.WIDTH(pt.DMA_BUS_TAG)) wrbuf_tagff       (.din(dma_axi_awid[pt.DMA_BUS_TAG-1:0]), .dout(wrbuf_tag[pt.DMA_BUS_TAG-1:0]), .en(wrbuf_en), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="437"><span class="lineNum">     437 </span>            :    rvdffs_fpga   #(.WIDTH(3))              wrbuf_szff        (.din(dma_axi_awsize[2:0]),  .dout(wrbuf_sz[2:0]),     .en(wrbuf_en),                  .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="438"><span class="lineNum">     438 </span>            :    rvdffe        #(.WIDTH(32))             wrbuf_addrff      (.din(dma_axi_awaddr[31:0]), .dout(wrbuf_addr[31:0]),  .en(wrbuf_en &amp; dma_bus_clk_en), .*);</a>
<a name="439"><span class="lineNum">     439 </span>            :    rvdffe        #(.WIDTH(64))             wrbuf_dataff      (.din(dma_axi_wdata[63:0]),  .dout(wrbuf_data[63:0]),  .en(wrbuf_data_en &amp; dma_bus_clk_en), .*);</a>
<a name="440"><span class="lineNum">     440 </span>            :    rvdffs_fpga   #(.WIDTH(8))              wrbuf_byteenff    (.din(dma_axi_wstrb[7:0]),   .dout(wrbuf_byteen[7:0]), .en(wrbuf_data_en),             .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            :    // Read channel buffer</a>
<a name="443"><span class="lineNum">     443 </span>            :    assign rdbuf_en    = dma_axi_arvalid &amp; dma_axi_arready;</a>
<a name="444"><span class="lineNum">     444 </span>            :    assign rdbuf_cmd_sent = bus_cmd_sent &amp; ~bus_cmd_write;</a>
<a name="445"><span class="lineNum">     445 </span>            :    assign rdbuf_rst   = rdbuf_cmd_sent &amp; ~rdbuf_en;</a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span>            :    rvdffsc_fpga  #(.WIDTH(1))              rdbuf_vldff  (.din(1'b1), .dout(rdbuf_vld), .en(rdbuf_en), .clear(rdbuf_rst), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="448"><span class="lineNum">     448 </span>            :    rvdffs_fpga   #(.WIDTH(pt.DMA_BUS_TAG)) rdbuf_tagff  (.din(dma_axi_arid[pt.DMA_BUS_TAG-1:0]), .dout(rdbuf_tag[pt.DMA_BUS_TAG-1:0]), .en(rdbuf_en), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="449"><span class="lineNum">     449 </span>            :    rvdffs_fpga   #(.WIDTH(3))              rdbuf_szff   (.din(dma_axi_arsize[2:0]),  .dout(rdbuf_sz[2:0]),    .en(rdbuf_en), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="450"><span class="lineNum">     450 </span>            :    rvdffe       #(.WIDTH(32))              rdbuf_addrff (.din(dma_axi_araddr[31:0]), .dout(rdbuf_addr[31:0]), .en(rdbuf_en &amp; dma_bus_clk_en), .*);</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            :    assign dma_axi_awready = ~(wrbuf_vld &amp; ~wrbuf_cmd_sent);</a>
<a name="453"><span class="lineNum">     453 </span>            :    assign dma_axi_wready  = ~(wrbuf_data_vld &amp; ~wrbuf_cmd_sent);</a>
<a name="454"><span class="lineNum">     454 </span>            :    assign dma_axi_arready = ~(rdbuf_vld &amp; ~rdbuf_cmd_sent);</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :    //Generate a single request from read/write channel</a>
<a name="457"><span class="lineNum">     457 </span>            :    assign bus_cmd_valid                     = (wrbuf_vld &amp; wrbuf_data_vld) | rdbuf_vld;</a>
<a name="458"><span class="lineNum">     458 </span>            :    assign bus_cmd_sent                      = bus_cmd_valid &amp; dma_fifo_ready;</a>
<a name="459"><span class="lineNum">     459 </span>            :    assign bus_cmd_write                     = axi_mstr_sel;</a>
<a name="460"><span class="lineNum">     460 </span>            :    assign bus_cmd_posted_write              = '0;</a>
<a name="461"><span class="lineNum">     461 </span>            :    assign bus_cmd_addr[31:0]                = axi_mstr_sel ? wrbuf_addr[31:0] : rdbuf_addr[31:0];</a>
<a name="462"><span class="lineNum">     462 </span>            :    assign bus_cmd_sz[2:0]                   = axi_mstr_sel ? wrbuf_sz[2:0] : rdbuf_sz[2:0];</a>
<a name="463"><span class="lineNum">     463 </span>            :    assign bus_cmd_wdata[63:0]               = wrbuf_data[63:0];</a>
<a name="464"><span class="lineNum">     464 </span>            :    assign bus_cmd_byteen[7:0]               = wrbuf_byteen[7:0];</a>
<a name="465"><span class="lineNum">     465 </span>            :    assign bus_cmd_tag[pt.DMA_BUS_TAG-1:0]   = axi_mstr_sel ? wrbuf_tag[pt.DMA_BUS_TAG-1:0] : rdbuf_tag[pt.DMA_BUS_TAG-1:0];</a>
<a name="466"><span class="lineNum">     466 </span>            :    assign bus_cmd_mid[pt.DMA_BUS_ID-1:0]    = '0;</a>
<a name="467"><span class="lineNum">     467 </span>            :    assign bus_cmd_prty[pt.DMA_BUS_PRTY-1:0] = '0;</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            :    // Sel=1 -&gt; write has higher priority</a>
<a name="470"><span class="lineNum">     470 </span>            :    assign axi_mstr_sel     = (wrbuf_vld &amp; wrbuf_data_vld &amp; rdbuf_vld) ? axi_mstr_priority : (wrbuf_vld &amp; wrbuf_data_vld);</a>
<a name="471"><span class="lineNum">     471 </span>            :    assign axi_mstr_prty_in = ~axi_mstr_priority;</a>
<a name="472"><span class="lineNum">     472 </span>            :    assign axi_mstr_prty_en = bus_cmd_sent;</a>
<a name="473"><span class="lineNum">     473 </span>            :    rvdffs_fpga #(.WIDTH(1)) mstr_prtyff(.din(axi_mstr_prty_in), .dout(axi_mstr_priority), .en(axi_mstr_prty_en), .clk(dma_bus_clk), .clken(dma_bus_clk_en), .rawclk(clk), .*);</a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span>            :    assign axi_rsp_valid                   = fifo_valid[RspPtr] &amp; ~fifo_dbg[RspPtr] &amp; fifo_done_bus[RspPtr];</a>
<a name="476"><span class="lineNum">     476 </span>            :    assign axi_rsp_rdata[63:0]             = fifo_data[RspPtr];</a>
<a name="477"><span class="lineNum">     477 </span>            :    assign axi_rsp_write                   = fifo_write[RspPtr];</a>
<a name="478"><span class="lineNum">     478 </span>            :    assign axi_rsp_error[1:0]              = fifo_error[RspPtr][0] ? 2'b10 : (fifo_error[RspPtr][1] ? 2'b11 : 2'b0);</a>
<a name="479"><span class="lineNum">     479 </span>            :    assign axi_rsp_tag[pt.DMA_BUS_TAG-1:0] = fifo_tag[RspPtr];</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :    // AXI response channel signals</a>
<a name="482"><span class="lineNum">     482 </span>            :    assign dma_axi_bvalid                  = axi_rsp_valid &amp; axi_rsp_write;</a>
<a name="483"><span class="lineNum">     483 </span>            :    assign dma_axi_bresp[1:0]              = axi_rsp_error[1:0];</a>
<a name="484"><span class="lineNum">     484 </span>            :    assign dma_axi_bid[pt.DMA_BUS_TAG-1:0] = axi_rsp_tag[pt.DMA_BUS_TAG-1:0];</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            :    assign dma_axi_rvalid                  = axi_rsp_valid &amp; ~axi_rsp_write;</a>
<a name="487"><span class="lineNum">     487 </span>            :    assign dma_axi_rresp[1:0]              = axi_rsp_error;</a>
<a name="488"><span class="lineNum">     488 </span>            :    assign dma_axi_rdata[63:0]             = axi_rsp_rdata[63:0];</a>
<a name="489"><span class="lineNum">     489 </span>            :    assign dma_axi_rlast                   = 1'b1;</a>
<a name="490"><span class="lineNum">     490 </span>            :    assign dma_axi_rid[pt.DMA_BUS_TAG-1:0] = axi_rsp_tag[pt.DMA_BUS_TAG-1:0];</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span>            :    assign bus_posted_write_done = 1'b0;</a>
<a name="493"><span class="lineNum">     493 </span>            :    assign bus_rsp_valid      = (dma_axi_bvalid | dma_axi_rvalid);</a>
<a name="494"><span class="lineNum">     494 </span>            :    assign bus_rsp_sent       = (dma_axi_bvalid &amp; dma_axi_bready) | (dma_axi_rvalid &amp; dma_axi_rready);</a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            :    assign dma_active  = wrbuf_vld | rdbuf_vld | (|fifo_valid[DEPTH-1:0]);</a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            :    for (genvar i=0; i&lt;DEPTH; i++) begin</a>
<a name="502"><span class="lineNum">     502 </span>            :       assert_fifo_done_and_novalid: assert #0 (~fifo_done[i] | fifo_valid[i]);</a>
<a name="503"><span class="lineNum">     503 </span>            :    end</a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            :    // Assertion to check awvalid stays stable during entire bus clock</a>
<a name="506"><span class="lineNum">     506 </span>            :    property dma_axi_awvalid_stable;</a>
<a name="507"><span class="lineNum">     507 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_awvalid != $past(dma_axi_awvalid)) |-&gt; $past(dma_bus_clk_en);</a>
<a name="508"><span class="lineNum">     508 </span>            :    endproperty</a>
<a name="509"><span class="lineNum">     509 </span>            :    assert_dma_axi_awvalid_stable: assert property (dma_axi_awvalid_stable) else</a>
<a name="510"><span class="lineNum">     510 </span>            :       $display(&quot;DMA AXI awvalid changed in middle of bus clock&quot;);</a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            :    // Assertion to check awid stays stable during entire bus clock</a>
<a name="513"><span class="lineNum">     513 </span>            :    property dma_axi_awid_stable;</a>
<a name="514"><span class="lineNum">     514 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_awvalid &amp; (dma_axi_awid[pt.DMA_BUS_TAG-1:0] != $past(dma_axi_awid[pt.DMA_BUS_TAG-1:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="515"><span class="lineNum">     515 </span>            :    endproperty</a>
<a name="516"><span class="lineNum">     516 </span>            :    assert_dma_axi_awid_stable: assert property (dma_axi_awid_stable) else</a>
<a name="517"><span class="lineNum">     517 </span>            :       $display(&quot;DMA AXI awid changed in middle of bus clock&quot;);</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            :    // Assertion to check awaddr stays stable during entire bus clock</a>
<a name="520"><span class="lineNum">     520 </span>            :    property dma_axi_awaddr_stable;</a>
<a name="521"><span class="lineNum">     521 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_awvalid &amp; (dma_axi_awaddr[31:0] != $past(dma_axi_awaddr[31:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="522"><span class="lineNum">     522 </span>            :    endproperty</a>
<a name="523"><span class="lineNum">     523 </span>            :    assert_dma_axi_awaddr_stable: assert property (dma_axi_awaddr_stable) else</a>
<a name="524"><span class="lineNum">     524 </span>            :       $display(&quot;DMA AXI awaddr changed in middle of bus clock&quot;);</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span>            :    // Assertion to check awsize stays stable during entire bus clock</a>
<a name="527"><span class="lineNum">     527 </span>            :    property dma_axi_awsize_stable;</a>
<a name="528"><span class="lineNum">     528 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_awvalid &amp; (dma_axi_awsize[2:0] != $past(dma_axi_awsize[2:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="529"><span class="lineNum">     529 </span>            :    endproperty</a>
<a name="530"><span class="lineNum">     530 </span>            :    assert_dma_axi_awsize_stable: assert property (dma_axi_awsize_stable) else</a>
<a name="531"><span class="lineNum">     531 </span>            :       $display(&quot;DMA AXI awsize changed in middle of bus clock&quot;);</a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span>            :    // Assertion to check wstrb stays stable during entire bus clock</a>
<a name="534"><span class="lineNum">     534 </span>            :    property dma_axi_wstrb_stable;</a>
<a name="535"><span class="lineNum">     535 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_wvalid &amp; (dma_axi_wstrb[7:0] != $past(dma_axi_wstrb[7:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="536"><span class="lineNum">     536 </span>            :    endproperty</a>
<a name="537"><span class="lineNum">     537 </span>            :    assert_dma_axi_wstrb_stable: assert property (dma_axi_wstrb_stable) else</a>
<a name="538"><span class="lineNum">     538 </span>            :       $display(&quot;DMA AXI wstrb changed in middle of bus clock&quot;);</a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span>            :    // Assertion to check wdata stays stable during entire bus clock</a>
<a name="541"><span class="lineNum">     541 </span>            :    property dma_axi_wdata_stable;</a>
<a name="542"><span class="lineNum">     542 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_wvalid &amp; (dma_axi_wdata[63:0] != $past(dma_axi_wdata[63:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="543"><span class="lineNum">     543 </span>            :    endproperty</a>
<a name="544"><span class="lineNum">     544 </span>            :    assert_dma_axi_wdata_stable: assert property (dma_axi_wdata_stable) else</a>
<a name="545"><span class="lineNum">     545 </span>            :       $display(&quot;DMA AXI wdata changed in middle of bus clock&quot;);</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            :    // Assertion to check awvalid stays stable during entire bus clock</a>
<a name="548"><span class="lineNum">     548 </span>            :    property dma_axi_arvalid_stable;</a>
<a name="549"><span class="lineNum">     549 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_arvalid != $past(dma_axi_arvalid)) |-&gt; $past(dma_bus_clk_en);</a>
<a name="550"><span class="lineNum">     550 </span>            :    endproperty</a>
<a name="551"><span class="lineNum">     551 </span>            :    assert_dma_axi_arvalid_stable: assert property (dma_axi_arvalid_stable) else</a>
<a name="552"><span class="lineNum">     552 </span>            :       $display(&quot;DMA AXI awvalid changed in middle of bus clock&quot;);</a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span>            :    // Assertion to check awid stays stable during entire bus clock</a>
<a name="555"><span class="lineNum">     555 </span>            :    property dma_axi_arid_stable;</a>
<a name="556"><span class="lineNum">     556 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_arvalid &amp; (dma_axi_arid[pt.DMA_BUS_TAG-1:0] != $past(dma_axi_arid[pt.DMA_BUS_TAG-1:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="557"><span class="lineNum">     557 </span>            :    endproperty</a>
<a name="558"><span class="lineNum">     558 </span>            :    assert_dma_axi_arid_stable: assert property (dma_axi_arid_stable) else</a>
<a name="559"><span class="lineNum">     559 </span>            :       $display(&quot;DMA AXI awid changed in middle of bus clock&quot;);</a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span>            :    // Assertion to check awaddr stays stable during entire bus clock</a>
<a name="562"><span class="lineNum">     562 </span>            :    property dma_axi_araddr_stable;</a>
<a name="563"><span class="lineNum">     563 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_arvalid &amp; (dma_axi_araddr[31:0] != $past(dma_axi_araddr[31:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="564"><span class="lineNum">     564 </span>            :    endproperty</a>
<a name="565"><span class="lineNum">     565 </span>            :    assert_dma_axi_araddr_stable: assert property (dma_axi_araddr_stable) else</a>
<a name="566"><span class="lineNum">     566 </span>            :       $display(&quot;DMA AXI awaddr changed in middle of bus clock&quot;);</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span>            :    // Assertion to check awsize stays stable during entire bus clock</a>
<a name="569"><span class="lineNum">     569 </span>            :    property dma_axi_arsize_stable;</a>
<a name="570"><span class="lineNum">     570 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_awvalid &amp; (dma_axi_arsize[2:0] != $past(dma_axi_arsize[2:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="571"><span class="lineNum">     571 </span>            :    endproperty</a>
<a name="572"><span class="lineNum">     572 </span>            :    assert_dma_axi_arsize_stable: assert property (dma_axi_arsize_stable) else</a>
<a name="573"><span class="lineNum">     573 </span>            :       $display(&quot;DMA AXI awsize changed in middle of bus clock&quot;);</a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span>            :    // Assertion to check bvalid stays stable during entire bus clock</a>
<a name="576"><span class="lineNum">     576 </span>            :    property dma_axi_bvalid_stable;</a>
<a name="577"><span class="lineNum">     577 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_bvalid != $past(dma_axi_bvalid)) |-&gt; $past(dma_bus_clk_en);</a>
<a name="578"><span class="lineNum">     578 </span>            :    endproperty</a>
<a name="579"><span class="lineNum">     579 </span>            :    assert_dma_axi_bvalid_stable: assert property (dma_axi_bvalid_stable) else</a>
<a name="580"><span class="lineNum">     580 </span>            :       $display(&quot;DMA AXI bvalid changed in middle of bus clock&quot;);</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :    // Assertion to check bvalid stays stable if bready is low</a>
<a name="583"><span class="lineNum">     583 </span>            :    property dma_axi_bvalid_stable_till_bready;</a>
<a name="584"><span class="lineNum">     584 </span>            :       @(posedge clk) disable iff(~rst_l)  (~dma_axi_bvalid &amp;&amp; $past(dma_axi_bvalid)) |-&gt; $past(dma_axi_bready);</a>
<a name="585"><span class="lineNum">     585 </span>            :    endproperty</a>
<a name="586"><span class="lineNum">     586 </span>            :    assert_dma_axi_bvalid_stable_till_bready: assert property (dma_axi_bvalid_stable_till_bready) else</a>
<a name="587"><span class="lineNum">     587 </span>            :       $display(&quot;DMA AXI bvalid deasserted without bready&quot;);</a>
<a name="588"><span class="lineNum">     588 </span>            : </a>
<a name="589"><span class="lineNum">     589 </span>            :    // Assertion to check bresp stays stable during entire bus clock</a>
<a name="590"><span class="lineNum">     590 </span>            :    property dma_axi_bresp_stable;</a>
<a name="591"><span class="lineNum">     591 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_bvalid &amp; (dma_axi_bresp[1:0] != $past(dma_axi_bresp[1:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="592"><span class="lineNum">     592 </span>            :    endproperty</a>
<a name="593"><span class="lineNum">     593 </span>            :    assert_dma_axi_bresp_stable: assert property (dma_axi_bresp_stable) else</a>
<a name="594"><span class="lineNum">     594 </span>            :       $display(&quot;DMA AXI bresp changed in middle of bus clock&quot;);</a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span>            :    // Assertion to check bid stays stable during entire bus clock</a>
<a name="597"><span class="lineNum">     597 </span>            :    property dma_axi_bid_stable;</a>
<a name="598"><span class="lineNum">     598 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_bvalid &amp; (dma_axi_bid[pt.DMA_BUS_TAG-1:0] != $past(dma_axi_bid[pt.DMA_BUS_TAG-1:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="599"><span class="lineNum">     599 </span>            :    endproperty</a>
<a name="600"><span class="lineNum">     600 </span>            :    assert_dma_axi_bid_stable: assert property (dma_axi_bid_stable) else</a>
<a name="601"><span class="lineNum">     601 </span>            :       $display(&quot;DMA AXI bid changed in middle of bus clock&quot;);</a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span>            :    // Assertion to check rvalid stays stable during entire bus clock</a>
<a name="604"><span class="lineNum">     604 </span>            :    property dma_axi_rvalid_stable;</a>
<a name="605"><span class="lineNum">     605 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_rvalid != $past(dma_axi_rvalid)) |-&gt; $past(dma_bus_clk_en);</a>
<a name="606"><span class="lineNum">     606 </span>            :    endproperty</a>
<a name="607"><span class="lineNum">     607 </span>            :    assert_dma_axi_rvalid_stable: assert property (dma_axi_rvalid_stable) else</a>
<a name="608"><span class="lineNum">     608 </span>            :       $display(&quot;DMA AXI bvalid changed in middle of bus clock&quot;);</a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span>            :    // Assertion to check rvalid stays stable if bready is low</a>
<a name="611"><span class="lineNum">     611 </span>            :    property dma_axi_rvalid_stable_till_ready;</a>
<a name="612"><span class="lineNum">     612 </span>            :       @(posedge clk) disable iff(~rst_l)  (~dma_axi_rvalid &amp;&amp; $past(dma_axi_rvalid)) |-&gt; $past(dma_axi_rready);</a>
<a name="613"><span class="lineNum">     613 </span>            :    endproperty</a>
<a name="614"><span class="lineNum">     614 </span>            :    assert_dma_axi_rvalid_stable_till_ready: assert property (dma_axi_rvalid_stable_till_ready) else</a>
<a name="615"><span class="lineNum">     615 </span>            :       $display(&quot;DMA AXI bvalid changed in middle of bus clock&quot;);</a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span>            :    // Assertion to check rresp stays stable during entire bus clock</a>
<a name="618"><span class="lineNum">     618 </span>            :    property dma_axi_rresp_stable;</a>
<a name="619"><span class="lineNum">     619 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_rvalid &amp; (dma_axi_rresp[1:0] != $past(dma_axi_rresp[1:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="620"><span class="lineNum">     620 </span>            :    endproperty</a>
<a name="621"><span class="lineNum">     621 </span>            :    assert_dma_axi_rresp_stable: assert property (dma_axi_rresp_stable) else</a>
<a name="622"><span class="lineNum">     622 </span>            :       $display(&quot;DMA AXI bresp changed in middle of bus clock&quot;);</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            :    // Assertion to check rid stays stable during entire bus clock</a>
<a name="625"><span class="lineNum">     625 </span>            :    property dma_axi_rid_stable;</a>
<a name="626"><span class="lineNum">     626 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_rvalid &amp; (dma_axi_rid[pt.DMA_BUS_TAG-1:0] != $past(dma_axi_rid[pt.DMA_BUS_TAG-1:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="627"><span class="lineNum">     627 </span>            :    endproperty</a>
<a name="628"><span class="lineNum">     628 </span>            :    assert_dma_axi_rid_stable: assert property (dma_axi_rid_stable) else</a>
<a name="629"><span class="lineNum">     629 </span>            :       $display(&quot;DMA AXI bid changed in middle of bus clock&quot;);</a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span>            :    // Assertion to check rdata stays stable during entire bus clock</a>
<a name="632"><span class="lineNum">     632 </span>            :    property dma_axi_rdata_stable;</a>
<a name="633"><span class="lineNum">     633 </span>            :       @(posedge clk) disable iff(~rst_l)  (dma_axi_rvalid &amp; (dma_axi_rdata[63:0] != $past(dma_axi_rdata[63:0]))) |-&gt; $past(dma_bus_clk_en);</a>
<a name="634"><span class="lineNum">     634 </span>            :    endproperty</a>
<a name="635"><span class="lineNum">     635 </span>            :    assert_dma_axi_rdata_stable: assert property (dma_axi_rdata_stable) else</a>
<a name="636"><span class="lineNum">     636 </span>            :       $display(&quot;DMA AXI bid changed in middle of bus clock&quot;);</a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            : `endif</a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span>            : endmodule // el2_dma_ctrl</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
