module shifter (
    input a[16],
    input b[4],
    input alufn[6],
    output out[16]
  ) {

  always {
  case( alufn[1:0] ) {
    b00: out = a << b ;// shift left
    b01: out = a >> b ;// shift right
    b11: out = $signed(a) >>> b ; // sra
    default: out = 16b0; //default 00000000
  }

}
}