

================================================================
== Vivado HLS Report for 'montgo'
================================================================
* Date:           Fri Jul 31 15:52:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        montg_mul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.903|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17667|  17667|  17667|  17667|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    640|    640|         5|          -|          -|   128|    no    |
        |- Loop 2  |  16384|  16384|         8|          -|          -|  2048|    no    |
        |- Loop 3  |    640|    640|        10|          -|          -|    64|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|  39680|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|    6370|   5275|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    171|
|Register         |        -|      -|   36057|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|   42427|  45126|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|      39|     84|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+------+------+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+-----------------------+---------+-------+------+------+
    |montgo_AXILiteS_s_axi_U  |montgo_AXILiteS_s_axi  |        0|      0|    36|    40|
    |montgo_add_2049nsdEe_U5  |montgo_add_2049nsdEe   |        0|      0|   580|   132|
    |montgo_add_2049s_fYi_U7  |montgo_add_2049s_fYi   |        0|      0|   580|   132|
    |montgo_add_2050nseOg_U6  |montgo_add_2050nseOg   |        0|      0|   580|   132|
    |montgo_lshr_2048sbkb_U1  |montgo_lshr_2048sbkb   |        0|      0|    60|    37|
    |montgo_lshr_2048sbkb_U2  |montgo_lshr_2048sbkb   |        0|      0|    60|    37|
    |montgo_lshr_2050ng8j_U8  |montgo_lshr_2050ng8j   |        0|      0|  4262|  4630|
    |montgo_lshr_2050shbi_U9  |montgo_lshr_2050shbi   |        0|      0|    60|    37|
    |montgo_shl_2048nscud_U3  |montgo_shl_2048nscud   |        0|      0|    76|    49|
    |montgo_shl_2048nscud_U4  |montgo_shl_2048nscud   |        0|      0|    76|    49|
    +-------------------------+-----------------------+---------+-------+------+------+
    |Total                    |                       |        0|      0|  6370|  5275|
    +-------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+------+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+------+------------+------------+
    |i_1_fu_639_p2            |     +    |      0|  0|    15|           7|           1|
    |i_fu_541_p2              |     +    |      0|  0|    12|          12|           1|
    |ii_1_fu_245_p2           |     +    |      0|  0|    15|           8|           1|
    |tmp_54_fu_684_p2         |     -    |      0|  0|    12|          12|          12|
    |tmp_55_fu_690_p2         |     -    |      0|  0|    12|          12|          12|
    |tmp_56_fu_696_p2         |     -    |      0|  0|    12|          12|          12|
    |tmp_60_fu_722_p2         |     -    |      0|  0|    12|          12|          12|
    |p_2_fu_578_p2            |    and   |      0|  0|  2048|        2048|        2048|
    |p_Result_7_fu_745_p2     |    and   |      0|  0|  2050|        2050|        2050|
    |p_demorgan9_fu_448_p2    |    and   |      0|  0|  2048|        2048|        2048|
    |p_demorgan_fu_428_p2     |    and   |      0|  0|  2048|        2048|        2048|
    |tmp_22_fu_473_p2         |    and   |      0|  0|  2048|        2048|        2048|
    |tmp_23_fu_479_p2         |    and   |      0|  0|  2048|        2048|        2048|
    |tmp_43_fu_510_p2         |    and   |      0|  0|  2048|        2048|        2048|
    |tmp_44_fu_516_p2         |    and   |      0|  0|  2048|        2048|        2048|
    |tmp_6_fu_555_p2          |    and   |      0|  0|     2|           1|           1|
    |exitcond1_fu_239_p2      |   icmp   |      0|  0|    13|           8|           9|
    |exitcond2_fu_535_p2      |   icmp   |      0|  0|    13|          12|          13|
    |exitcond_fu_633_p2       |   icmp   |      0|  0|    11|           7|           8|
    |tmp_26_fu_297_p2         |   icmp   |      0|  0|    13|          11|          11|
    |tmp_3_fu_269_p2          |   icmp   |      0|  0|    13|          11|          11|
    |tmp_4_fu_623_p2          |   icmp   |      0|  0|   179|        2049|        2048|
    |tmp_50_fu_663_p2         |   icmp   |      0|  0|    13|          11|          11|
    |Hi_assign_2_fu_657_p2    |    or    |      0|  0|    11|           5|          11|
    |Hi_assign_fu_263_p2      |    or    |      0|  0|    11|           4|          11|
    |p_Result_5_fu_484_p2     |    or    |      0|  0|  2048|        2048|        2048|
    |p_Result_6_fu_521_p2     |    or    |      0|  0|  2048|        2048|        2048|
    |result_mont_V_fu_628_p3  |  select  |      0|  0|  2049|           1|        2049|
    |tmp_10_fu_413_p3         |  select  |      0|  0|    12|           1|          12|
    |tmp_11_fu_334_p3         |  select  |      0|  0|    12|           1|          12|
    |tmp_18_fu_462_p3         |  select  |      0|  0|  2048|           1|        2048|
    |tmp_30_fu_311_p3         |  select  |      0|  0|    12|           1|          12|
    |tmp_31_fu_433_p3         |  select  |      0|  0|    12|           1|          12|
    |tmp_32_fu_354_p3         |  select  |      0|  0|    12|           1|          12|
    |tmp_39_fu_499_p3         |  select  |      0|  0|  2048|           1|        2048|
    |tmp_48_fu_570_p3         |  select  |      0|  0|     2|           1|           2|
    |tmp_57_fu_702_p3         |  select  |      0|  0|    12|           1|          12|
    |tmp_58_fu_709_p3         |  select  |      0|  0|  2050|           1|        2050|
    |tmp_59_fu_715_p3         |  select  |      0|  0|    12|           1|          12|
    |tmp_9_fu_283_p3          |  select  |      0|  0|    12|           1|          12|
    |tmp_cast_cast_fu_584_p3  |  select  |      0|  0|  2048|           1|        2048|
    |tmp_19_fu_422_p2         |    shl   |      0|  0|  2171|           2|        2048|
    |tmp_40_fu_442_p2         |    shl   |      0|  0|  2171|           2|        2048|
    |tmp_12_fu_291_p2         |    xor   |      0|  0|    12|          12|          11|
    |tmp_21_fu_468_p2         |    xor   |      0|  0|  2048|        2048|           2|
    |tmp_29_fu_349_p2         |    xor   |      0|  0|    12|          12|          11|
    |tmp_33_fu_319_p2         |    xor   |      0|  0|    12|          12|          11|
    |tmp_42_fu_505_p2         |    xor   |      0|  0|  2048|        2048|           2|
    |tmp_8_fu_329_p2          |    xor   |      0|  0|    12|          12|          11|
    |u_V_fu_564_p2            |    xor   |      0|  0|     2|           1|           1|
    +-------------------------+----------+-------+---+------+------------+------------+
    |Total                    |          |      0|  0| 39680|       26839|       37153|
    +-------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+------+-----------+
    |          Name          | LUT | Input Size| Bits | Total Bits|
    +------------------------+-----+-----------+------+-----------+
    |Hi_assign_1_reg_217     |    9|          2|    12|         24|
    |INPUT_ARR_TDATA_blk_n   |    9|          2|     1|          2|
    |OUTPUT_ARR_TDATA_blk_n  |    9|          2|     1|          2|
    |ap_NS_fsm               |  117|         25|     1|         25|
    |i1_reg_228              |    9|          2|     7|         14|
    |ii_reg_195              |    9|          2|     8|         16|
    |p_Val2_3_reg_206        |    9|          2|  2049|       4098|
    +------------------------+-----+-----------+------+-----------+
    |Total                   |  171|         37|  2079|       4181|
    +------------------------+-----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |Hi_assign_1_reg_217      |    12|   0|    12|          0|
    |Hi_assign_2_reg_1004     |     6|   0|    11|          5|
    |Lo_assign_1_reg_999      |     6|   0|    11|          5|
    |ap_CS_fsm                |    24|   0|    24|          0|
    |i1_reg_228               |     7|   0|     7|          0|
    |i_1_reg_994              |     7|   0|     7|          0|
    |i_reg_939                |    12|   0|    12|          0|
    |ii_1_reg_787             |     8|   0|     8|          0|
    |ii_reg_195               |     8|   0|     8|          0|
    |p_2_reg_944              |  2048|   0|  2048|          0|
    |p_Result_1_reg_969       |  2049|   0|  2049|          0|
    |p_Val2_2_reg_171         |  2048|   0|  2048|          0|
    |p_Val2_3_cast_reg_929    |  2049|   0|  2050|          1|
    |p_Val2_3_reg_206         |  2049|   0|  2049|          0|
    |p_Val2_s_reg_183         |  2048|   0|  2048|          0|
    |p_demorgan9_reg_913      |  2048|   0|  2048|          0|
    |p_demorgan_reg_901       |  2048|   0|  2048|          0|
    |result_mont_V_1_reg_981  |  2049|   0|  2049|          0|
    |tmp_11_reg_845           |    12|   0|    12|          0|
    |tmp_12_reg_811           |    12|   0|    12|          0|
    |tmp_16_reg_895           |  2048|   0|  2048|          0|
    |tmp_20_reg_875           |  2048|   0|  2048|          0|
    |tmp_26_reg_816           |     1|   0|     1|          0|
    |tmp_27_reg_823           |     7|   0|    12|          5|
    |tmp_28_reg_830           |     7|   0|    12|          5|
    |tmp_32_reg_855           |    12|   0|    12|          0|
    |tmp_33_reg_835           |    12|   0|    12|          0|
    |tmp_37_reg_907           |  2048|   0|  2048|          0|
    |tmp_3_reg_792            |     1|   0|     1|          0|
    |tmp_41_reg_890           |  2048|   0|  2048|          0|
    |tmp_4_reg_976            |     1|   0|     1|          0|
    |tmp_50_reg_1009          |     1|   0|     1|          0|
    |tmp_58_reg_1016          |  2050|   0|  2050|          0|
    |tmp_59_reg_1021          |     8|   0|    12|          4|
    |tmp_5_reg_799            |     7|   0|    12|          5|
    |tmp_60_reg_1026          |    11|   0|    12|          1|
    |tmp_63_reg_1041          |  2050|   0|  2050|          0|
    |tmp_64_reg_1046          |  2050|   0|  2050|          0|
    |tmp_7_reg_806            |     7|   0|    12|          5|
    |tmp_cast_cast_reg_949    |  1040|   0|  2049|       1009|
    |tmp_reg_959              |  2049|   0|  2049|          0|
    |x0_V_reg_840             |     1|   0|     1|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    | 36057|   0| 37102|       1045|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS     |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS     |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |       montgo      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       montgo      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       montgo      | return value |
|INPUT_ARR_TDATA         |  in |   32|    axis    |  INPUT_ARR_data_V |    pointer   |
|INPUT_ARR_TVALID        |  in |    1|    axis    |  INPUT_ARR_data_V |    pointer   |
|INPUT_ARR_TREADY        | out |    1|    axis    |  INPUT_ARR_dest_V |    pointer   |
|INPUT_ARR_TDEST         |  in |    1|    axis    |  INPUT_ARR_dest_V |    pointer   |
|INPUT_ARR_TKEEP         |  in |    4|    axis    |  INPUT_ARR_keep_V |    pointer   |
|INPUT_ARR_TSTRB         |  in |    4|    axis    |  INPUT_ARR_strb_V |    pointer   |
|INPUT_ARR_TUSER         |  in |    1|    axis    |  INPUT_ARR_user_V |    pointer   |
|INPUT_ARR_TLAST         |  in |    1|    axis    |  INPUT_ARR_last_V |    pointer   |
|INPUT_ARR_TID           |  in |    1|    axis    |   INPUT_ARR_id_V  |    pointer   |
|OUTPUT_ARR_TDATA        | out |   32|    axis    | OUTPUT_ARR_data_V |    pointer   |
|OUTPUT_ARR_TREADY       |  in |    1|    axis    | OUTPUT_ARR_data_V |    pointer   |
|OUTPUT_ARR_TVALID       | out |    1|    axis    | OUTPUT_ARR_dest_V |    pointer   |
|OUTPUT_ARR_TDEST        | out |    1|    axis    | OUTPUT_ARR_dest_V |    pointer   |
|OUTPUT_ARR_TKEEP        | out |    4|    axis    | OUTPUT_ARR_keep_V |    pointer   |
|OUTPUT_ARR_TSTRB        | out |    4|    axis    | OUTPUT_ARR_strb_V |    pointer   |
|OUTPUT_ARR_TUSER        | out |    1|    axis    | OUTPUT_ARR_user_V |    pointer   |
|OUTPUT_ARR_TLAST        | out |    1|    axis    | OUTPUT_ARR_last_V |    pointer   |
|OUTPUT_ARR_TID          | out |    1|    axis    |  OUTPUT_ARR_id_V  |    pointer   |
+------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	7  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / (!exitcond2)
	15  / (exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	7  / true
15 --> 
	16  / (!exitcond)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	15  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_ARR_data_V), !map !129"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_ARR_keep_V), !map !135"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_ARR_strb_V), !map !139"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_ARR_user_V), !map !143"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_ARR_last_V), !map !147"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_ARR_id_V), !map !151"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_ARR_dest_V), !map !155"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_ARR_data_V), !map !159"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_ARR_keep_V), !map !165"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_ARR_strb_V), !map !169"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_ARR_user_V), !map !173"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_ARR_last_V), !map !177"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_ARR_id_V), !map !181"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_ARR_dest_V), !map !185"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @montgo_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [montg_mul/montg_mul.cpp:12]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_ARR_data_V, i4* %INPUT_ARR_keep_V, i4* %INPUT_ARR_strb_V, i1* %INPUT_ARR_user_V, i1* %INPUT_ARR_last_V, i1* %INPUT_ARR_id_V, i1* %INPUT_ARR_dest_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [10 x i8]* @p_str3, [1 x i8]* @p_str1)" [montg_mul/montg_mul.cpp:14]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_ARR_data_V, i4* %OUTPUT_ARR_keep_V, i4* %OUTPUT_ARR_strb_V, i1* %OUTPUT_ARR_user_V, i1* %OUTPUT_ARR_last_V, i1* %OUTPUT_ARR_id_V, i1* %OUTPUT_ARR_dest_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str4, [1 x i8]* @p_str1)" [montg_mul/montg_mul.cpp:15]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [montg_mul/montg_mul.cpp:24]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i2048 [ undef, %0 ], [ %p_Result_6, %2 ]"   --->   Operation 44 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i2048 [ undef, %0 ], [ %p_Result_5, %2 ]"   --->   Operation 45 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ii = phi i8 [ 0, %0 ], [ %ii_1, %2 ]"   --->   Operation 46 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %ii, -128" [montg_mul/montg_mul.cpp:24]   --->   Operation 47 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.91ns)   --->   "%ii_1 = add i8 %ii, 1" [montg_mul/montg_mul.cpp:24]   --->   Operation 49 'add' 'ii_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [montg_mul/montg_mul.cpp:24]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i8 %ii to i7" [montg_mul/montg_mul.cpp:24]   --->   Operation 51 'trunc' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%Lo_assign = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_2, i4 0)" [montg_mul/montg_mul.cpp:26]   --->   Operation 52 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Hi_assign = or i11 %Lo_assign, 15" [montg_mul/montg_mul.cpp:26]   --->   Operation 53 'or' 'Hi_assign' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.88ns)   --->   "%tmp_3 = icmp ugt i11 %Lo_assign, %Hi_assign" [montg_mul/montg_mul.cpp:26]   --->   Operation 54 'icmp' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = zext i11 %Lo_assign to i12" [montg_mul/montg_mul.cpp:26]   --->   Operation 55 'zext' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = zext i11 %Hi_assign to i12" [montg_mul/montg_mul.cpp:26]   --->   Operation 56 'zext' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_9 = select i1 %tmp_3, i12 %tmp_5, i12 %tmp_7" [montg_mul/montg_mul.cpp:26]   --->   Operation 57 'select' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_12 = xor i12 %tmp_9, 2047" [montg_mul/montg_mul.cpp:26]   --->   Operation 58 'xor' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.88ns)   --->   "%tmp_26 = icmp ugt i11 %Lo_assign, %Hi_assign" [montg_mul/montg_mul.cpp:27]   --->   Operation 59 'icmp' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_27 = zext i11 %Lo_assign to i12" [montg_mul/montg_mul.cpp:27]   --->   Operation 60 'zext' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_28 = zext i11 %Hi_assign to i12" [montg_mul/montg_mul.cpp:27]   --->   Operation 61 'zext' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_30 = select i1 %tmp_26, i12 %tmp_27, i12 %tmp_28" [montg_mul/montg_mul.cpp:27]   --->   Operation 62 'select' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_33 = xor i12 %tmp_30, 2047" [montg_mul/montg_mul.cpp:27]   --->   Operation 63 'xor' 'tmp_33' <Predicate = (!exitcond1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%x0_V = trunc i2048 %p_Val2_s to i1" [montg_mul/montg_mul.cpp:31]   --->   Operation 64 'trunc' 'x0_V' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "br label %4" [montg_mul/montg_mul.cpp:37]   --->   Operation 65 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.73>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_8 = xor i12 %tmp_5, 2047" [montg_mul/montg_mul.cpp:26]   --->   Operation 66 'xor' 'tmp_8' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %tmp_3, i12 %tmp_8, i12 %tmp_5" [montg_mul/montg_mul.cpp:26]   --->   Operation 67 'select' 'tmp_11' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = zext i12 %tmp_12 to i2048" [montg_mul/montg_mul.cpp:26]   --->   Operation 68 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (2.73ns)   --->   "%tmp_20 = lshr i2048 -1, %tmp_15" [montg_mul/montg_mul.cpp:26]   --->   Operation 69 'lshr' 'tmp_20' <Predicate = true> <Delay = 2.73> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_29 = xor i12 %tmp_27, 2047" [montg_mul/montg_mul.cpp:27]   --->   Operation 70 'xor' 'tmp_29' <Predicate = (tmp_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_32 = select i1 %tmp_26, i12 %tmp_29, i12 %tmp_27" [montg_mul/montg_mul.cpp:27]   --->   Operation 71 'select' 'tmp_32' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_36 = zext i12 %tmp_33 to i2048" [montg_mul/montg_mul.cpp:27]   --->   Operation 72 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.73ns)   --->   "%tmp_41 = lshr i2048 -1, %tmp_36" [montg_mul/montg_mul.cpp:27]   --->   Operation 73 'lshr' 'tmp_41' <Predicate = true> <Delay = 2.73> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.08>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %INPUT_ARR_data_V, i4* %INPUT_ARR_keep_V, i4* %INPUT_ARR_strb_V, i1* %INPUT_ARR_user_V, i1* %INPUT_ARR_last_V, i1* %INPUT_ARR_id_V, i1* %INPUT_ARR_dest_V)"   --->   Operation 74 'read' 'empty_8' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 0"   --->   Operation 75 'extractvalue' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_1, i32 16, i32 31)" [montg_mul/montg_mul.cpp:26]   --->   Operation 76 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_V = zext i16 %p_Result_s to i2048" [montg_mul/montg_mul.cpp:26]   --->   Operation 77 'zext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_13 = zext i12 %tmp_11 to i2048" [montg_mul/montg_mul.cpp:26]   --->   Operation 78 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (3.08ns)   --->   "%tmp_16 = shl i2048 %tmp_V, %tmp_13" [montg_mul/montg_mul.cpp:26]   --->   Operation 79 'shl' 'tmp_16' <Predicate = true> <Delay = 3.08> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.73ns)   --->   "%tmp_20 = lshr i2048 -1, %tmp_15" [montg_mul/montg_mul.cpp:26]   --->   Operation 80 'lshr' 'tmp_20' <Predicate = true> <Delay = 2.73> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %p_Val2_1 to i16" [montg_mul/montg_mul.cpp:27]   --->   Operation 81 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i16 %tmp_25 to i2048" [montg_mul/montg_mul.cpp:27]   --->   Operation 82 'zext' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_34 = zext i12 %tmp_32 to i2048" [montg_mul/montg_mul.cpp:27]   --->   Operation 83 'zext' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.08ns)   --->   "%tmp_37 = shl i2048 %tmp_V_1, %tmp_34" [montg_mul/montg_mul.cpp:27]   --->   Operation 84 'shl' 'tmp_37' <Predicate = true> <Delay = 3.08> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/2] (2.73ns)   --->   "%tmp_41 = lshr i2048 -1, %tmp_36" [montg_mul/montg_mul.cpp:27]   --->   Operation 85 'lshr' 'tmp_41' <Predicate = true> <Delay = 2.73> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_10 = select i1 %tmp_3, i12 %tmp_7, i12 %tmp_5" [montg_mul/montg_mul.cpp:26]   --->   Operation 86 'select' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_14 = zext i12 %tmp_10 to i2048" [montg_mul/montg_mul.cpp:26]   --->   Operation 87 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (3.08ns)   --->   "%tmp_16 = shl i2048 %tmp_V, %tmp_13" [montg_mul/montg_mul.cpp:26]   --->   Operation 88 'shl' 'tmp_16' <Predicate = true> <Delay = 3.08> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_19 = shl i2048 -1, %tmp_14" [montg_mul/montg_mul.cpp:26]   --->   Operation 89 'shl' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (3.46ns) (out node of the LUT)   --->   "%p_demorgan = and i2048 %tmp_19, %tmp_20" [montg_mul/montg_mul.cpp:26]   --->   Operation 90 'and' 'p_demorgan' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan9)   --->   "%tmp_31 = select i1 %tmp_26, i12 %tmp_28, i12 %tmp_27" [montg_mul/montg_mul.cpp:27]   --->   Operation 91 'select' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan9)   --->   "%tmp_35 = zext i12 %tmp_31 to i2048" [montg_mul/montg_mul.cpp:27]   --->   Operation 92 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (3.08ns)   --->   "%tmp_37 = shl i2048 %tmp_V_1, %tmp_34" [montg_mul/montg_mul.cpp:27]   --->   Operation 93 'shl' 'tmp_37' <Predicate = true> <Delay = 3.08> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan9)   --->   "%tmp_40 = shl i2048 -1, %tmp_35" [montg_mul/montg_mul.cpp:27]   --->   Operation 94 'shl' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (3.46ns) (out node of the LUT)   --->   "%p_demorgan9 = and i2048 %tmp_40, %tmp_41" [montg_mul/montg_mul.cpp:27]   --->   Operation 95 'and' 'p_demorgan9' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_17 = call i2048 @llvm.part.select.i2048(i2048 %tmp_16, i32 2047, i32 0)" [montg_mul/montg_mul.cpp:26]   --->   Operation 96 'partselect' 'tmp_17' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_18 = select i1 %tmp_3, i2048 %tmp_17, i2048 %tmp_16" [montg_mul/montg_mul.cpp:26]   --->   Operation 97 'select' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_21 = xor i2048 %p_demorgan, -1" [montg_mul/montg_mul.cpp:26]   --->   Operation 98 'xor' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_22 = and i2048 %p_Val2_s, %tmp_21" [montg_mul/montg_mul.cpp:26]   --->   Operation 99 'and' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_23 = and i2048 %tmp_18, %p_demorgan" [montg_mul/montg_mul.cpp:26]   --->   Operation 100 'and' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (2.40ns) (out node of the LUT)   --->   "%p_Result_5 = or i2048 %tmp_22, %tmp_23" [montg_mul/montg_mul.cpp:26]   --->   Operation 101 'or' 'p_Result_5' <Predicate = true> <Delay = 2.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_38 = call i2048 @llvm.part.select.i2048(i2048 %tmp_37, i32 2047, i32 0)" [montg_mul/montg_mul.cpp:27]   --->   Operation 102 'partselect' 'tmp_38' <Predicate = (tmp_26)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_39 = select i1 %tmp_26, i2048 %tmp_38, i2048 %tmp_37" [montg_mul/montg_mul.cpp:27]   --->   Operation 103 'select' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_42 = xor i2048 %p_demorgan9, -1" [montg_mul/montg_mul.cpp:27]   --->   Operation 104 'xor' 'tmp_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_43 = and i2048 %p_Val2_2, %tmp_42" [montg_mul/montg_mul.cpp:27]   --->   Operation 105 'and' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_44 = and i2048 %tmp_39, %p_demorgan9" [montg_mul/montg_mul.cpp:27]   --->   Operation 106 'and' 'tmp_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (2.40ns) (out node of the LUT)   --->   "%p_Result_6 = or i2048 %tmp_43, %tmp_44" [montg_mul/montg_mul.cpp:27]   --->   Operation 107 'or' 'p_Result_6' <Predicate = true> <Delay = 2.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [montg_mul/montg_mul.cpp:24]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 2.40>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i2049 [ 0, %3 ], [ %result_mont_V, %5 ]"   --->   Operation 109 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%Hi_assign_1 = phi i12 [ 0, %3 ], [ %i, %5 ]"   --->   Operation 110 'phi' 'Hi_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = zext i2049 %p_Val2_3 to i2050" [montg_mul/montg_mul.cpp:37]   --->   Operation 111 'zext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%Hi_assign_1_cast2 = zext i12 %Hi_assign_1 to i32" [montg_mul/montg_mul.cpp:37]   --->   Operation 112 'zext' 'Hi_assign_1_cast2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.99ns)   --->   "%exitcond2 = icmp eq i12 %Hi_assign_1, -2048" [montg_mul/montg_mul.cpp:37]   --->   Operation 113 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 114 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.54ns)   --->   "%i = add i12 %Hi_assign_1, 1" [montg_mul/montg_mul.cpp:37]   --->   Operation 115 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %5" [montg_mul/montg_mul.cpp:37]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i2048.i32(i2048 %p_Val2_2, i32 %Hi_assign_1_cast2)" [montg_mul/montg_mul.cpp:39]   --->   Operation 117 'bitselect' 'tmp_46' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast_cast)   --->   "%tmp_6 = and i1 %tmp_46, %x0_V" [montg_mul/montg_mul.cpp:39]   --->   Operation 118 'and' 'tmp_6' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast_cast)   --->   "%tmp_47 = trunc i2049 %p_Val2_3 to i1" [montg_mul/montg_mul.cpp:39]   --->   Operation 119 'trunc' 'tmp_47' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast_cast)   --->   "%u_V = xor i1 %tmp_47, %tmp_6" [montg_mul/montg_mul.cpp:39]   --->   Operation 120 'xor' 'u_V' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_48 = select i1 %tmp_46, i2048 -1, i2048 0" [montg_mul/montg_mul.cpp:40]   --->   Operation 121 'select' 'tmp_48' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_2 = and i2048 %p_Val2_s, %tmp_48" [montg_mul/montg_mul.cpp:40]   --->   Operation 122 'and' 'p_2' <Predicate = (!exitcond2)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (2.40ns) (out node of the LUT)   --->   "%tmp_cast_cast = select i1 %u_V, i2049 32317006063786617977917430649010583755941783839848263806108334707876161658501792010838438411133120683746863161956397718593719968461398227755212781327504152898888976687143799271809392122955605379887746090408143074248623861557548961558187609093568870140583868421948476203630469576362718772096030204480241287226893235227827730817702608660343871605150215429029970927884587506996528554963503594963862581604425590897617117325646633571708358531971602163791219456254444572418164709485173432211557463438568797167924427896354077734400648009025313026601827028631697382772511222954889625160572730584806113740809819946502720585713, i2049 0" [montg_mul/montg_mul.cpp:40]   --->   Operation 123 'select' 'tmp_cast_cast' <Predicate = (!exitcond2)> <Delay = 2.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.76ns)   --->   "br label %.preheader" [montg_mul/montg_mul.cpp:52]   --->   Operation 124 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 8 <SV = 3> <Delay = 3.44>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%p_2_cast = zext i2048 %p_2 to i2049" [montg_mul/montg_mul.cpp:40]   --->   Operation 125 'zext' 'p_2_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (3.44ns)   --->   "%tmp = add i2049 %tmp_cast_cast, %p_2_cast" [montg_mul/montg_mul.cpp:40]   --->   Operation 126 'add' 'tmp' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 3.44>
ST_9 : Operation 127 [1/2] (3.44ns)   --->   "%tmp = add i2049 %tmp_cast_cast, %p_2_cast" [montg_mul/montg_mul.cpp:40]   --->   Operation 127 'add' 'tmp' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 3.44>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2049 %tmp to i2050" [montg_mul/montg_mul.cpp:40]   --->   Operation 128 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [2/2] (3.44ns)   --->   "%result_mont_V_3 = add i2050 %p_Val2_3_cast, %tmp_cast" [montg_mul/montg_mul.cpp:40]   --->   Operation 129 'add' 'result_mont_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 3.44>
ST_11 : Operation 130 [1/2] (3.44ns)   --->   "%result_mont_V_3 = add i2050 %p_Val2_3_cast, %tmp_cast" [montg_mul/montg_mul.cpp:40]   --->   Operation 130 'add' 'result_mont_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_1 = call i2049 @_ssdm_op_PartSelect.i2049.i2050.i32.i32(i2050 %result_mont_V_3, i32 1, i32 2049)" [montg_mul/montg_mul.cpp:41]   --->   Operation 131 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 3.44>
ST_12 : Operation 132 [2/2] (3.44ns)   --->   "%result_mont_V_1 = add i2049 -32317006063786617977917430649010583755941783839848263806108334707876161658501792010838438411133120683746863161956397718593719968461398227755212781327504152898888976687143799271809392122955605379887746090408143074248623861557548961558187609093568870140583868421948476203630469576362718772096030204480241287226893235227827730817702608660343871605150215429029970927884587506996528554963503594963862581604425590897617117325646633571708358531971602163791219456254444572418164709485173432211557463438568797167924427896354077734400648009025313026601827028631697382772511222954889625160572730584806113740809819946502720585713, %p_Result_1" [montg_mul/montg_mul.cpp:44]   --->   Operation 132 'add' 'result_mont_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 3.90>
ST_13 : Operation 133 [1/1] (3.90ns)   --->   "%tmp_4 = icmp ult i2049 %p_Result_1, 32317006063786617977917430649010583755941783839848263806108334707876161658501792010838438411133120683746863161956397718593719968461398227755212781327504152898888976687143799271809392122955605379887746090408143074248623861557548961558187609093568870140583868421948476203630469576362718772096030204480241287226893235227827730817702608660343871605150215429029970927884587506996528554963503594963862581604425590897617117325646633571708358531971602163791219456254444572418164709485173432211557463438568797167924427896354077734400648009025313026601827028631697382772511222954889625160572730584806113740809819946502720585713" [montg_mul/montg_mul.cpp:42]   --->   Operation 133 'icmp' 'tmp_4' <Predicate = true> <Delay = 3.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/2] (3.44ns)   --->   "%result_mont_V_1 = add i2049 -32317006063786617977917430649010583755941783839848263806108334707876161658501792010838438411133120683746863161956397718593719968461398227755212781327504152898888976687143799271809392122955605379887746090408143074248623861557548961558187609093568870140583868421948476203630469576362718772096030204480241287226893235227827730817702608660343871605150215429029970927884587506996528554963503594963862581604425590897617117325646633571708358531971602163791219456254444572418164709485173432211557463438568797167924427896354077734400648009025313026601827028631697382772511222954889625160572730584806113740809819946502720585713, %p_Result_1" [montg_mul/montg_mul.cpp:44]   --->   Operation 134 'add' 'result_mont_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 2.40>
ST_14 : Operation 135 [1/1] (2.40ns)   --->   "%result_mont_V = select i1 %tmp_4, i2049 %p_Result_1, i2049 %result_mont_V_1" [montg_mul/montg_mul.cpp:42]   --->   Operation 135 'select' 'result_mont_V' <Predicate = true> <Delay = 2.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "br label %4" [montg_mul/montg_mul.cpp:37]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 1.88>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i_1, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 137 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i1, -64" [montg_mul/montg_mul.cpp:52]   --->   Operation 138 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 139 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i1, 1" [montg_mul/montg_mul.cpp:52]   --->   Operation 140 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [montg_mul/montg_mul.cpp:52]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i7 %i1 to i6" [montg_mul/montg_mul.cpp:52]   --->   Operation 142 'trunc' 'tmp_49' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%Lo_assign_1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_49, i5 0)" [montg_mul/montg_mul.cpp:56]   --->   Operation 143 'bitconcatenate' 'Lo_assign_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%Hi_assign_2 = or i11 %Lo_assign_1, 31" [montg_mul/montg_mul.cpp:56]   --->   Operation 144 'or' 'Hi_assign_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (1.88ns)   --->   "%tmp_50 = icmp ugt i11 %Lo_assign_1, %Hi_assign_2" [montg_mul/montg_mul.cpp:56]   --->   Operation 145 'icmp' 'tmp_50' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "ret void" [montg_mul/montg_mul.cpp:64]   --->   Operation 146 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 3.18>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_51 = zext i11 %Lo_assign_1 to i12" [montg_mul/montg_mul.cpp:56]   --->   Operation 147 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_52 = zext i11 %Hi_assign_2 to i12" [montg_mul/montg_mul.cpp:56]   --->   Operation 148 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_53 = call i2050 @llvm.part.select.i2050(i2050 %p_Val2_3_cast, i32 2049, i32 0)" [montg_mul/montg_mul.cpp:56]   --->   Operation 149 'partselect' 'tmp_53' <Predicate = (tmp_50)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (1.63ns)   --->   "%tmp_54 = sub i12 %tmp_51, %tmp_52" [montg_mul/montg_mul.cpp:56]   --->   Operation 150 'sub' 'tmp_54' <Predicate = (tmp_50)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (1.54ns)   --->   "%tmp_55 = sub i12 -2047, %tmp_51" [montg_mul/montg_mul.cpp:56]   --->   Operation 151 'sub' 'tmp_55' <Predicate = (tmp_50)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (1.63ns)   --->   "%tmp_56 = sub i12 %tmp_52, %tmp_51" [montg_mul/montg_mul.cpp:56]   --->   Operation 152 'sub' 'tmp_56' <Predicate = (!tmp_50)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_57 = select i1 %tmp_50, i12 %tmp_54, i12 %tmp_56" [montg_mul/montg_mul.cpp:56]   --->   Operation 153 'select' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (2.40ns)   --->   "%tmp_58 = select i1 %tmp_50, i2050 %tmp_53, i2050 %p_Val2_3_cast" [montg_mul/montg_mul.cpp:56]   --->   Operation 154 'select' 'tmp_58' <Predicate = true> <Delay = 2.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.69ns)   --->   "%tmp_59 = select i1 %tmp_50, i12 %tmp_55, i12 %tmp_51" [montg_mul/montg_mul.cpp:56]   --->   Operation 155 'select' 'tmp_59' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_60 = sub i12 -2047, %tmp_57" [montg_mul/montg_mul.cpp:56]   --->   Operation 156 'sub' 'tmp_60' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 3.85>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_61 = zext i12 %tmp_59 to i2050" [montg_mul/montg_mul.cpp:56]   --->   Operation 157 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [7/7] (3.85ns)   --->   "%tmp_63 = lshr i2050 %tmp_58, %tmp_61" [montg_mul/montg_mul.cpp:56]   --->   Operation 158 'lshr' 'tmp_63' <Predicate = true> <Delay = 3.85> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 3.85>
ST_18 : Operation 159 [6/7] (3.85ns)   --->   "%tmp_63 = lshr i2050 %tmp_58, %tmp_61" [montg_mul/montg_mul.cpp:56]   --->   Operation 159 'lshr' 'tmp_63' <Predicate = true> <Delay = 3.85> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 3.85>
ST_19 : Operation 160 [5/7] (3.85ns)   --->   "%tmp_63 = lshr i2050 %tmp_58, %tmp_61" [montg_mul/montg_mul.cpp:56]   --->   Operation 160 'lshr' 'tmp_63' <Predicate = true> <Delay = 3.85> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 3.85>
ST_20 : Operation 161 [4/7] (3.85ns)   --->   "%tmp_63 = lshr i2050 %tmp_58, %tmp_61" [montg_mul/montg_mul.cpp:56]   --->   Operation 161 'lshr' 'tmp_63' <Predicate = true> <Delay = 3.85> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 3.85>
ST_21 : Operation 162 [3/7] (3.85ns)   --->   "%tmp_63 = lshr i2050 %tmp_58, %tmp_61" [montg_mul/montg_mul.cpp:56]   --->   Operation 162 'lshr' 'tmp_63' <Predicate = true> <Delay = 3.85> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 3.85>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_62 = zext i12 %tmp_60 to i2050" [montg_mul/montg_mul.cpp:56]   --->   Operation 163 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [2/7] (3.85ns)   --->   "%tmp_63 = lshr i2050 %tmp_58, %tmp_61" [montg_mul/montg_mul.cpp:56]   --->   Operation 164 'lshr' 'tmp_63' <Predicate = true> <Delay = 3.85> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [2/2] (2.73ns)   --->   "%tmp_64 = lshr i2050 -1, %tmp_62" [montg_mul/montg_mul.cpp:56]   --->   Operation 165 'lshr' 'tmp_64' <Predicate = true> <Delay = 2.73> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 3.85>
ST_23 : Operation 166 [1/7] (3.85ns)   --->   "%tmp_63 = lshr i2050 %tmp_58, %tmp_61" [montg_mul/montg_mul.cpp:56]   --->   Operation 166 'lshr' 'tmp_63' <Predicate = true> <Delay = 3.85> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [1/2] (2.73ns)   --->   "%tmp_64 = lshr i2050 -1, %tmp_62" [montg_mul/montg_mul.cpp:56]   --->   Operation 167 'lshr' 'tmp_64' <Predicate = true> <Delay = 2.73> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 0.99>
ST_24 : Operation 168 [1/1] (0.99ns)   --->   "%p_Result_7 = and i2050 %tmp_63, %tmp_64" [montg_mul/montg_mul.cpp:56]   --->   Operation 168 'and' 'p_Result_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i2050 %p_Result_7 to i32" [montg_mul/montg_mul.cpp:56]   --->   Operation 169 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%empty_11 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %INPUT_ARR_data_V, i4* %INPUT_ARR_keep_V, i4* %INPUT_ARR_strb_V, i1* %INPUT_ARR_user_V, i1* %INPUT_ARR_last_V, i1* %INPUT_ARR_id_V, i1* %INPUT_ARR_dest_V)"   --->   Operation 170 'read' 'empty_11' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%INPUT_ARR_keep_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 1"   --->   Operation 171 'extractvalue' 'INPUT_ARR_keep_V_val' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%INPUT_ARR_strb_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 2"   --->   Operation 172 'extractvalue' 'INPUT_ARR_strb_V_val' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%INPUT_ARR_user_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 3"   --->   Operation 173 'extractvalue' 'INPUT_ARR_user_V_val' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%INPUT_ARR_last_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 4"   --->   Operation 174 'extractvalue' 'INPUT_ARR_last_V_val' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%INPUT_ARR_id_V_val7 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 5"   --->   Operation 175 'extractvalue' 'INPUT_ARR_id_V_val7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%INPUT_ARR_dest_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 6"   --->   Operation 176 'extractvalue' 'INPUT_ARR_dest_V_val' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %OUTPUT_ARR_data_V, i4* %OUTPUT_ARR_keep_V, i4* %OUTPUT_ARR_strb_V, i1* %OUTPUT_ARR_user_V, i1* %OUTPUT_ARR_last_V, i1* %OUTPUT_ARR_id_V, i1* %OUTPUT_ARR_dest_V, i32 %tmp_66, i4 %INPUT_ARR_keep_V_val, i4 %INPUT_ARR_strb_V_val, i1 %INPUT_ARR_user_V_val, i1 %INPUT_ARR_last_V_val, i1 %INPUT_ARR_id_V_val7, i1 %INPUT_ARR_dest_V_val)" [montg_mul/montg_mul.cpp:56]   --->   Operation 177 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader" [montg_mul/montg_mul.cpp:52]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_ARR_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_ARR_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_ARR_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_ARR_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_ARR_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_ARR_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_ARR_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_ARR_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_ARR_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_ARR_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_ARR_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_ARR_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_ARR_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_ARR_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_26          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_27          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_28          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_29          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_30          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_31          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_32          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_33          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_34          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_35          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_36          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_37          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_38          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_39          (spectopmodule    ) [ 0000000000000000000000000]
StgValue_40          (specinterface    ) [ 0000000000000000000000000]
StgValue_41          (specinterface    ) [ 0000000000000000000000000]
StgValue_42          (specinterface    ) [ 0000000000000000000000000]
StgValue_43          (br               ) [ 0111111000000000000000000]
p_Val2_2             (phi              ) [ 0011111111111110000000000]
p_Val2_s             (phi              ) [ 0011111111111110000000000]
ii                   (phi              ) [ 0010000000000000000000000]
exitcond1            (icmp             ) [ 0011111000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000]
ii_1                 (add              ) [ 0111111000000000000000000]
StgValue_50          (br               ) [ 0000000000000000000000000]
tmp_2                (trunc            ) [ 0000000000000000000000000]
Lo_assign            (bitconcatenate   ) [ 0000000000000000000000000]
Hi_assign            (or               ) [ 0000000000000000000000000]
tmp_3                (icmp             ) [ 0001111000000000000000000]
tmp_5                (zext             ) [ 0001110000000000000000000]
tmp_7                (zext             ) [ 0001110000000000000000000]
tmp_9                (select           ) [ 0000000000000000000000000]
tmp_12               (xor              ) [ 0001000000000000000000000]
tmp_26               (icmp             ) [ 0001111000000000000000000]
tmp_27               (zext             ) [ 0001110000000000000000000]
tmp_28               (zext             ) [ 0001110000000000000000000]
tmp_30               (select           ) [ 0000000000000000000000000]
tmp_33               (xor              ) [ 0001000000000000000000000]
x0_V                 (trunc            ) [ 0000000111111110000000000]
StgValue_65          (br               ) [ 0011111111111110000000000]
tmp_8                (xor              ) [ 0000000000000000000000000]
tmp_11               (select           ) [ 0000100000000000000000000]
tmp_15               (zext             ) [ 0000100000000000000000000]
tmp_29               (xor              ) [ 0000000000000000000000000]
tmp_32               (select           ) [ 0000100000000000000000000]
tmp_36               (zext             ) [ 0000100000000000000000000]
empty_8              (read             ) [ 0000000000000000000000000]
p_Val2_1             (extractvalue     ) [ 0000000000000000000000000]
p_Result_s           (partselect       ) [ 0000000000000000000000000]
tmp_V                (zext             ) [ 0000010000000000000000000]
tmp_13               (zext             ) [ 0000010000000000000000000]
tmp_20               (lshr             ) [ 0000010000000000000000000]
tmp_25               (trunc            ) [ 0000000000000000000000000]
tmp_V_1              (zext             ) [ 0000010000000000000000000]
tmp_34               (zext             ) [ 0000010000000000000000000]
tmp_41               (lshr             ) [ 0000010000000000000000000]
tmp_10               (select           ) [ 0000000000000000000000000]
tmp_14               (zext             ) [ 0000000000000000000000000]
tmp_16               (shl              ) [ 0000001000000000000000000]
tmp_19               (shl              ) [ 0000000000000000000000000]
p_demorgan           (and              ) [ 0000001000000000000000000]
tmp_31               (select           ) [ 0000000000000000000000000]
tmp_35               (zext             ) [ 0000000000000000000000000]
tmp_37               (shl              ) [ 0000001000000000000000000]
tmp_40               (shl              ) [ 0000000000000000000000000]
p_demorgan9          (and              ) [ 0000001000000000000000000]
tmp_17               (partselect       ) [ 0000000000000000000000000]
tmp_18               (select           ) [ 0000000000000000000000000]
tmp_21               (xor              ) [ 0000000000000000000000000]
tmp_22               (and              ) [ 0000000000000000000000000]
tmp_23               (and              ) [ 0000000000000000000000000]
p_Result_5           (or               ) [ 0111111000000000000000000]
tmp_38               (partselect       ) [ 0000000000000000000000000]
tmp_39               (select           ) [ 0000000000000000000000000]
tmp_42               (xor              ) [ 0000000000000000000000000]
tmp_43               (and              ) [ 0000000000000000000000000]
tmp_44               (and              ) [ 0000000000000000000000000]
p_Result_6           (or               ) [ 0111111000000000000000000]
StgValue_108         (br               ) [ 0111111000000000000000000]
p_Val2_3             (phi              ) [ 0000000100000000000000000]
Hi_assign_1          (phi              ) [ 0000000100000000000000000]
p_Val2_3_cast        (zext             ) [ 0000000011110001111111111]
Hi_assign_1_cast2    (zext             ) [ 0000000000000000000000000]
exitcond2            (icmp             ) [ 0000000111111110000000000]
empty_9              (speclooptripcount) [ 0000000000000000000000000]
i                    (add              ) [ 0010000111111110000000000]
StgValue_116         (br               ) [ 0000000000000000000000000]
tmp_46               (bitselect        ) [ 0000000000000000000000000]
tmp_6                (and              ) [ 0000000000000000000000000]
tmp_47               (trunc            ) [ 0000000000000000000000000]
u_V                  (xor              ) [ 0000000000000000000000000]
tmp_48               (select           ) [ 0000000000000000000000000]
p_2                  (and              ) [ 0000000010000000000000000]
tmp_cast_cast        (select           ) [ 0000000011000000000000000]
StgValue_124         (br               ) [ 0000000111111111111111111]
p_2_cast             (zext             ) [ 0000000001000000000000000]
tmp                  (add              ) [ 0000000000100000000000000]
tmp_cast             (zext             ) [ 0000000000010000000000000]
result_mont_V_3      (add              ) [ 0000000000000000000000000]
p_Result_1           (partselect       ) [ 0000000000001110000000000]
tmp_4                (icmp             ) [ 0000000000000010000000000]
result_mont_V_1      (add              ) [ 0000000000000010000000000]
result_mont_V        (select           ) [ 0010000111111110000000000]
StgValue_136         (br               ) [ 0010000111111110000000000]
i1                   (phi              ) [ 0000000000000001000000000]
exitcond             (icmp             ) [ 0000000000000001111111111]
empty_10             (speclooptripcount) [ 0000000000000000000000000]
i_1                  (add              ) [ 0000000100000001111111111]
StgValue_141         (br               ) [ 0000000000000000000000000]
tmp_49               (trunc            ) [ 0000000000000000000000000]
Lo_assign_1          (bitconcatenate   ) [ 0000000000000000100000000]
Hi_assign_2          (or               ) [ 0000000000000000100000000]
tmp_50               (icmp             ) [ 0000000000000000100000000]
StgValue_146         (ret              ) [ 0000000000000000000000000]
tmp_51               (zext             ) [ 0000000000000000000000000]
tmp_52               (zext             ) [ 0000000000000000000000000]
tmp_53               (partselect       ) [ 0000000000000000000000000]
tmp_54               (sub              ) [ 0000000000000000000000000]
tmp_55               (sub              ) [ 0000000000000000000000000]
tmp_56               (sub              ) [ 0000000000000000000000000]
tmp_57               (select           ) [ 0000000000000000000000000]
tmp_58               (select           ) [ 0000000000000000011111110]
tmp_59               (select           ) [ 0000000000000000010000000]
tmp_60               (sub              ) [ 0000000000000000011111100]
tmp_61               (zext             ) [ 0000000000000000001111110]
tmp_62               (zext             ) [ 0000000000000000000000010]
tmp_63               (lshr             ) [ 0000000000000000000000001]
tmp_64               (lshr             ) [ 0000000000000000000000001]
p_Result_7           (and              ) [ 0000000000000000000000000]
tmp_66               (trunc            ) [ 0000000000000000000000000]
empty_11             (read             ) [ 0000000000000000000000000]
INPUT_ARR_keep_V_val (extractvalue     ) [ 0000000000000000000000000]
INPUT_ARR_strb_V_val (extractvalue     ) [ 0000000000000000000000000]
INPUT_ARR_user_V_val (extractvalue     ) [ 0000000000000000000000000]
INPUT_ARR_last_V_val (extractvalue     ) [ 0000000000000000000000000]
INPUT_ARR_id_V_val7  (extractvalue     ) [ 0000000000000000000000000]
INPUT_ARR_dest_V_val (extractvalue     ) [ 0000000000000000000000000]
StgValue_177         (write            ) [ 0000000000000000000000000]
StgValue_178         (br               ) [ 0000000100000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_ARR_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_ARR_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_ARR_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_ARR_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_ARR_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_ARR_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_ARR_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_ARR_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_ARR_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_ARR_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_ARR_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_ARR_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_ARR_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_ARR_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_ARR_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_ARR_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_ARR_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_ARR_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_ARR_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_ARR_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_ARR_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_ARR_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_ARR_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_ARR_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_ARR_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_ARR_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_ARR_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_ARR_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="montgo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i2048"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2048.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2049.i2050.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i2050"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="44" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="4" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="0" index="5" bw="1" slack="0"/>
<pin id="135" dir="0" index="6" bw="1" slack="0"/>
<pin id="136" dir="0" index="7" bw="1" slack="0"/>
<pin id="137" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_8/4 empty_11/24 "/>
</bind>
</comp>

<comp id="146" class="1004" name="StgValue_177_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="4" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="1" slack="0"/>
<pin id="155" dir="0" index="8" bw="32" slack="0"/>
<pin id="156" dir="0" index="9" bw="4" slack="0"/>
<pin id="157" dir="0" index="10" bw="4" slack="0"/>
<pin id="158" dir="0" index="11" bw="1" slack="0"/>
<pin id="159" dir="0" index="12" bw="1" slack="0"/>
<pin id="160" dir="0" index="13" bw="1" slack="0"/>
<pin id="161" dir="0" index="14" bw="1" slack="0"/>
<pin id="162" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_177/24 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_Val2_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2048" slack="1"/>
<pin id="173" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Val2_2_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="2048" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_Val2_s_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2048" slack="1"/>
<pin id="185" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_s_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="2048" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="ii_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="ii_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_Val2_3_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2049" slack="1"/>
<pin id="208" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_3_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="2049" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="217" class="1005" name="Hi_assign_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="1"/>
<pin id="219" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="Hi_assign_1_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Hi_assign_1/7 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="1"/>
<pin id="230" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/15 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="ii_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="Lo_assign_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="Hi_assign_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_9_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="12" slack="0"/>
<pin id="286" dir="0" index="2" bw="12" slack="0"/>
<pin id="287" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_12_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_26_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="11" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_27_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_28_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_30_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="12" slack="0"/>
<pin id="314" dir="0" index="2" bw="12" slack="0"/>
<pin id="315" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_33_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="0" index="1" bw="12" slack="0"/>
<pin id="322" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="x0_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2048" slack="0"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x0_V/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="1"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_11_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="12" slack="0"/>
<pin id="337" dir="0" index="2" bw="12" slack="1"/>
<pin id="338" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_15_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="1"/>
<pin id="342" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="12" slack="0"/>
<pin id="346" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_29_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_32_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="12" slack="0"/>
<pin id="357" dir="0" index="2" bw="12" slack="1"/>
<pin id="358" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_36_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="1"/>
<pin id="362" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Val2_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="44" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_V_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="12" slack="0"/>
<pin id="393" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_25_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_V_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_34_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="12" slack="0"/>
<pin id="410" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_10_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="3"/>
<pin id="415" dir="0" index="1" bw="12" slack="3"/>
<pin id="416" dir="0" index="2" bw="12" slack="3"/>
<pin id="417" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_14_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_19_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_demorgan_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2048" slack="0"/>
<pin id="430" dir="0" index="1" bw="2048" slack="1"/>
<pin id="431" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_31_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="3"/>
<pin id="435" dir="0" index="1" bw="12" slack="3"/>
<pin id="436" dir="0" index="2" bw="12" slack="3"/>
<pin id="437" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_35_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_40_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_demorgan9_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2048" slack="0"/>
<pin id="450" dir="0" index="1" bw="2048" slack="1"/>
<pin id="451" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan9/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_17_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2048" slack="0"/>
<pin id="455" dir="0" index="1" bw="2048" slack="1"/>
<pin id="456" dir="0" index="2" bw="12" slack="0"/>
<pin id="457" dir="0" index="3" bw="1" slack="0"/>
<pin id="458" dir="1" index="4" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_18_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="4"/>
<pin id="464" dir="0" index="1" bw="2048" slack="0"/>
<pin id="465" dir="0" index="2" bw="2048" slack="1"/>
<pin id="466" dir="1" index="3" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_21_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2048" slack="1"/>
<pin id="470" dir="0" index="1" bw="2048" slack="0"/>
<pin id="471" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_22_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2048" slack="4"/>
<pin id="475" dir="0" index="1" bw="2048" slack="0"/>
<pin id="476" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_23_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2048" slack="0"/>
<pin id="481" dir="0" index="1" bw="2048" slack="1"/>
<pin id="482" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Result_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2048" slack="0"/>
<pin id="486" dir="0" index="1" bw="2048" slack="0"/>
<pin id="487" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_5/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_38_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2048" slack="0"/>
<pin id="492" dir="0" index="1" bw="2048" slack="1"/>
<pin id="493" dir="0" index="2" bw="12" slack="0"/>
<pin id="494" dir="0" index="3" bw="1" slack="0"/>
<pin id="495" dir="1" index="4" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_39_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="4"/>
<pin id="501" dir="0" index="1" bw="2048" slack="0"/>
<pin id="502" dir="0" index="2" bw="2048" slack="1"/>
<pin id="503" dir="1" index="3" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_42_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2048" slack="1"/>
<pin id="507" dir="0" index="1" bw="2048" slack="0"/>
<pin id="508" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_43_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2048" slack="4"/>
<pin id="512" dir="0" index="1" bw="2048" slack="0"/>
<pin id="513" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_44_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2048" slack="0"/>
<pin id="518" dir="0" index="1" bw="2048" slack="1"/>
<pin id="519" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2048" slack="0"/>
<pin id="523" dir="0" index="1" bw="2048" slack="0"/>
<pin id="524" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Val2_3_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2049" slack="0"/>
<pin id="529" dir="1" index="1" bw="2050" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_3_cast/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="Hi_assign_1_cast2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_1_cast2/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="exitcond2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="0"/>
<pin id="537" dir="0" index="1" bw="12" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_46_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="2048" slack="1"/>
<pin id="550" dir="0" index="2" bw="12" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="1"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_47_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2049" slack="0"/>
<pin id="562" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="u_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="u_V/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_48_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="2048" slack="0"/>
<pin id="573" dir="0" index="2" bw="2048" slack="0"/>
<pin id="574" dir="1" index="3" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2048" slack="1"/>
<pin id="580" dir="0" index="1" bw="2048" slack="0"/>
<pin id="581" dir="1" index="2" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_2/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_cast_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="2049" slack="0"/>
<pin id="587" dir="0" index="2" bw="2049" slack="0"/>
<pin id="588" dir="1" index="3" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_cast_cast/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_2_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2048" slack="1"/>
<pin id="594" dir="1" index="1" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_2_cast/8 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2049" slack="1"/>
<pin id="597" dir="0" index="1" bw="2048" slack="0"/>
<pin id="598" dir="1" index="2" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2049" slack="1"/>
<pin id="602" dir="1" index="1" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2049" slack="3"/>
<pin id="605" dir="0" index="1" bw="2049" slack="0"/>
<pin id="606" dir="1" index="2" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_mont_V_3/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_Result_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2049" slack="0"/>
<pin id="610" dir="0" index="1" bw="2050" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="0" index="3" bw="13" slack="0"/>
<pin id="613" dir="1" index="4" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2049" slack="0"/>
<pin id="620" dir="0" index="1" bw="2049" slack="1"/>
<pin id="621" dir="1" index="2" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_mont_V_1/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2049" slack="2"/>
<pin id="625" dir="0" index="1" bw="2049" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="result_mont_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="2049" slack="3"/>
<pin id="631" dir="0" index="2" bw="2049" slack="1"/>
<pin id="632" dir="1" index="3" bw="2049" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mont_V/14 "/>
</bind>
</comp>

<comp id="633" class="1004" name="exitcond_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="7" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="639" class="1004" name="i_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/15 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_49_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="7" slack="0"/>
<pin id="647" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/15 "/>
</bind>
</comp>

<comp id="649" class="1004" name="Lo_assign_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="0"/>
<pin id="651" dir="0" index="1" bw="6" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign_1/15 "/>
</bind>
</comp>

<comp id="657" class="1004" name="Hi_assign_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="0"/>
<pin id="659" dir="0" index="1" bw="11" slack="0"/>
<pin id="660" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign_2/15 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_50_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="0" index="1" bw="11" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/15 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_51_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="1"/>
<pin id="671" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/16 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_52_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="1"/>
<pin id="674" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52/16 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_53_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2050" slack="0"/>
<pin id="677" dir="0" index="1" bw="2049" slack="2"/>
<pin id="678" dir="0" index="2" bw="13" slack="0"/>
<pin id="679" dir="0" index="3" bw="1" slack="0"/>
<pin id="680" dir="1" index="4" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/16 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_54_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="11" slack="0"/>
<pin id="686" dir="0" index="1" bw="11" slack="0"/>
<pin id="687" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_54/16 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_55_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="0"/>
<pin id="693" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_55/16 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_56_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="11" slack="0"/>
<pin id="699" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_56/16 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_57_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="12" slack="0"/>
<pin id="705" dir="0" index="2" bw="12" slack="0"/>
<pin id="706" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_57/16 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_58_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="0" index="1" bw="2050" slack="0"/>
<pin id="712" dir="0" index="2" bw="2050" slack="2"/>
<pin id="713" dir="1" index="3" bw="2050" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_58/16 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_59_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="0" index="1" bw="12" slack="0"/>
<pin id="718" dir="0" index="2" bw="12" slack="0"/>
<pin id="719" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_59/16 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_60_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="0"/>
<pin id="724" dir="0" index="1" bw="12" slack="0"/>
<pin id="725" dir="1" index="2" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_60/16 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_61_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="1"/>
<pin id="730" dir="1" index="1" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/17 "/>
</bind>
</comp>

<comp id="731" class="1004" name="grp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2050" slack="1"/>
<pin id="733" dir="0" index="1" bw="12" slack="0"/>
<pin id="734" dir="1" index="2" bw="2050" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_63/17 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_62_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="6"/>
<pin id="738" dir="1" index="1" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/22 "/>
</bind>
</comp>

<comp id="739" class="1004" name="grp_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="12" slack="0"/>
<pin id="742" dir="1" index="2" bw="2050" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_64/22 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Result_7_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2050" slack="1"/>
<pin id="747" dir="0" index="1" bw="2050" slack="1"/>
<pin id="748" dir="1" index="2" bw="2050" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_7/24 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_66_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2050" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/24 "/>
</bind>
</comp>

<comp id="754" class="1004" name="INPUT_ARR_keep_V_val_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="44" slack="0"/>
<pin id="756" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="INPUT_ARR_keep_V_val/24 "/>
</bind>
</comp>

<comp id="759" class="1004" name="INPUT_ARR_strb_V_val_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="44" slack="0"/>
<pin id="761" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="INPUT_ARR_strb_V_val/24 "/>
</bind>
</comp>

<comp id="764" class="1004" name="INPUT_ARR_user_V_val_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="44" slack="0"/>
<pin id="766" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="INPUT_ARR_user_V_val/24 "/>
</bind>
</comp>

<comp id="769" class="1004" name="INPUT_ARR_last_V_val_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="44" slack="0"/>
<pin id="771" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="INPUT_ARR_last_V_val/24 "/>
</bind>
</comp>

<comp id="774" class="1004" name="INPUT_ARR_id_V_val7_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="44" slack="0"/>
<pin id="776" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="INPUT_ARR_id_V_val7/24 "/>
</bind>
</comp>

<comp id="779" class="1004" name="INPUT_ARR_dest_V_val_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="44" slack="0"/>
<pin id="781" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="INPUT_ARR_dest_V_val/24 "/>
</bind>
</comp>

<comp id="787" class="1005" name="ii_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_3_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_5_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="1"/>
<pin id="801" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_7_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="12" slack="3"/>
<pin id="808" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_12_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="1"/>
<pin id="813" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_26_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_27_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="1"/>
<pin id="825" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_28_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="3"/>
<pin id="832" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_33_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="1"/>
<pin id="837" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="840" class="1005" name="x0_V_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x0_V "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_11_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="1"/>
<pin id="847" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_15_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2048" slack="1"/>
<pin id="852" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_32_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="1"/>
<pin id="857" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_36_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2048" slack="1"/>
<pin id="862" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_V_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2048" slack="1"/>
<pin id="867" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_13_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="2048" slack="1"/>
<pin id="872" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_20_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2048" slack="1"/>
<pin id="877" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_V_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2048" slack="1"/>
<pin id="882" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_34_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2048" slack="1"/>
<pin id="887" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_41_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="2048" slack="1"/>
<pin id="892" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_16_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2048" slack="1"/>
<pin id="897" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="901" class="1005" name="p_demorgan_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2048" slack="1"/>
<pin id="903" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_demorgan "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_37_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2048" slack="1"/>
<pin id="909" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="913" class="1005" name="p_demorgan9_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="2048" slack="1"/>
<pin id="915" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_demorgan9 "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_Result_5_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2048" slack="1"/>
<pin id="921" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="924" class="1005" name="p_Result_6_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="2048" slack="1"/>
<pin id="926" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="929" class="1005" name="p_Val2_3_cast_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2050" slack="2"/>
<pin id="931" dir="1" index="1" bw="2050" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3_cast "/>
</bind>
</comp>

<comp id="939" class="1005" name="i_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="0"/>
<pin id="941" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="944" class="1005" name="p_2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="2048" slack="1"/>
<pin id="946" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_cast_cast_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="2049" slack="1"/>
<pin id="951" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="954" class="1005" name="p_2_cast_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="2049" slack="1"/>
<pin id="956" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="p_2_cast "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2049" slack="1"/>
<pin id="961" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_cast_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2050" slack="1"/>
<pin id="966" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="969" class="1005" name="p_Result_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2049" slack="1"/>
<pin id="971" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_4_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="981" class="1005" name="result_mont_V_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="2049" slack="1"/>
<pin id="983" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="result_mont_V_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="result_mont_V_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="2049" slack="1"/>
<pin id="988" dir="1" index="1" bw="2049" slack="1"/>
</pin_list>
<bind>
<opset="result_mont_V "/>
</bind>
</comp>

<comp id="994" class="1005" name="i_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="0"/>
<pin id="996" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="Lo_assign_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="11" slack="1"/>
<pin id="1001" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Lo_assign_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="Hi_assign_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="11" slack="1"/>
<pin id="1006" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_50_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_58_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="2050" slack="1"/>
<pin id="1018" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_59_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="12" slack="1"/>
<pin id="1023" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_60_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="12" slack="6"/>
<pin id="1028" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_61_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="2050" slack="1"/>
<pin id="1033" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_62_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="2050" slack="1"/>
<pin id="1038" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_63_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2050" slack="1"/>
<pin id="1043" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_64_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="2050" slack="1"/>
<pin id="1048" dir="1" index="1" bw="2050" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="163"><net_src comp="126" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="82" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="199" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="199" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="199" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="255" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="255" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="269" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="255" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="263" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="255" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="263" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="297" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="303" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="187" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="128" pin="8"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="74" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="386"><net_src comp="373" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="383" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="369" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="421"><net_src comp="413" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="68" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="441"><net_src comp="433" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="68" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="78" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="453" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="183" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="462" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="473" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="36" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="504"><net_src comp="490" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="68" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="171" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="499" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="510" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="210" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="221" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="221" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="86" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="221" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="90" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="171" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="531" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="210" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="555" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="547" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="68" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="94" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="183" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="570" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="564" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="96" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="82" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="98" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="100" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="102" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="622"><net_src comp="104" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="96" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="637"><net_src comp="232" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="108" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="232" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="112" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="232" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="114" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="116" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="118" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="649" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="681"><net_src comp="120" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="102" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="683"><net_src comp="36" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="669" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="672" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="122" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="669" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="672" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="669" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="684" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="675" pin="4"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="690" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="669" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="122" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="702" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="743"><net_src comp="124" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="752"><net_src comp="745" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="757"><net_src comp="128" pin="8"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="762"><net_src comp="128" pin="8"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="146" pin=10"/></net>

<net id="767"><net_src comp="128" pin="8"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="146" pin=11"/></net>

<net id="772"><net_src comp="128" pin="8"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="146" pin=12"/></net>

<net id="777"><net_src comp="128" pin="8"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="146" pin=13"/></net>

<net id="782"><net_src comp="128" pin="8"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="146" pin=14"/></net>

<net id="790"><net_src comp="245" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="795"><net_src comp="269" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="802"><net_src comp="275" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="809"><net_src comp="279" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="814"><net_src comp="291" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="819"><net_src comp="297" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="826"><net_src comp="303" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="833"><net_src comp="307" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="838"><net_src comp="319" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="843"><net_src comp="325" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="848"><net_src comp="334" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="853"><net_src comp="340" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="858"><net_src comp="354" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="863"><net_src comp="360" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="868"><net_src comp="383" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="873"><net_src comp="387" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="878"><net_src comp="343" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="883"><net_src comp="400" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="888"><net_src comp="404" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="893"><net_src comp="363" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="898"><net_src comp="390" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="904"><net_src comp="428" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="910"><net_src comp="407" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="916"><net_src comp="448" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="922"><net_src comp="484" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="927"><net_src comp="521" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="932"><net_src comp="527" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="942"><net_src comp="541" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="947"><net_src comp="578" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="952"><net_src comp="584" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="957"><net_src comp="592" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="962"><net_src comp="595" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="967"><net_src comp="600" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="972"><net_src comp="608" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="979"><net_src comp="623" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="984"><net_src comp="618" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="989"><net_src comp="628" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="997"><net_src comp="639" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1002"><net_src comp="649" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1007"><net_src comp="657" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1012"><net_src comp="663" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1019"><net_src comp="709" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1024"><net_src comp="715" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1029"><net_src comp="722" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1034"><net_src comp="728" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1039"><net_src comp="736" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1044"><net_src comp="731" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1049"><net_src comp="739" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="745" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_ARR_data_V | {24 }
	Port: OUTPUT_ARR_keep_V | {24 }
	Port: OUTPUT_ARR_strb_V | {24 }
	Port: OUTPUT_ARR_user_V | {24 }
	Port: OUTPUT_ARR_last_V | {24 }
	Port: OUTPUT_ARR_id_V | {24 }
	Port: OUTPUT_ARR_dest_V | {24 }
 - Input state : 
	Port: montgo : INPUT_ARR_data_V | {4 24 }
	Port: montgo : INPUT_ARR_keep_V | {4 24 }
	Port: montgo : INPUT_ARR_strb_V | {4 24 }
	Port: montgo : INPUT_ARR_user_V | {4 24 }
	Port: montgo : INPUT_ARR_last_V | {4 24 }
	Port: montgo : INPUT_ARR_id_V | {4 24 }
	Port: montgo : INPUT_ARR_dest_V | {4 24 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		ii_1 : 1
		StgValue_50 : 2
		tmp_2 : 1
		Lo_assign : 2
		Hi_assign : 3
		tmp_3 : 3
		tmp_5 : 3
		tmp_7 : 3
		tmp_9 : 4
		tmp_12 : 5
		tmp_26 : 3
		tmp_27 : 3
		tmp_28 : 3
		tmp_30 : 4
		tmp_33 : 5
		x0_V : 1
	State 3
		tmp_20 : 1
		tmp_41 : 1
	State 4
		p_Result_s : 1
		tmp_V : 2
		tmp_16 : 3
		tmp_25 : 1
		tmp_V_1 : 2
		tmp_37 : 3
	State 5
		tmp_14 : 1
		tmp_19 : 2
		p_demorgan : 3
		tmp_35 : 1
		tmp_40 : 2
		p_demorgan9 : 3
	State 6
		tmp_18 : 1
		tmp_23 : 2
		p_Result_5 : 2
		tmp_39 : 1
		tmp_44 : 2
		p_Result_6 : 2
	State 7
		p_Val2_3_cast : 1
		Hi_assign_1_cast2 : 1
		exitcond2 : 1
		i : 1
		StgValue_116 : 2
		tmp_46 : 2
		tmp_6 : 3
		tmp_47 : 1
		u_V : 3
		tmp_48 : 3
		p_2 : 4
		tmp_cast_cast : 3
	State 8
		tmp : 1
	State 9
	State 10
		result_mont_V_3 : 1
	State 11
		p_Result_1 : 1
	State 12
	State 13
	State 14
	State 15
		exitcond : 1
		i_1 : 1
		StgValue_141 : 2
		tmp_49 : 1
		Lo_assign_1 : 2
		Hi_assign_2 : 3
		tmp_50 : 3
	State 16
		tmp_54 : 1
		tmp_55 : 1
		tmp_56 : 1
		tmp_57 : 2
		tmp_58 : 1
		tmp_59 : 2
		tmp_60 : 3
	State 17
		tmp_63 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_64 : 1
	State 23
	State 24
		StgValue_177 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      p_demorgan_fu_428      |    0    |   2048  |
|          |      p_demorgan9_fu_448     |    0    |   2048  |
|          |        tmp_22_fu_473        |    0    |   2048  |
|          |        tmp_23_fu_479        |    0    |   2048  |
|    and   |        tmp_43_fu_510        |    0    |   2048  |
|          |        tmp_44_fu_516        |    0    |   2048  |
|          |         tmp_6_fu_555        |    0    |    2    |
|          |          p_2_fu_578         |    0    |   2048  |
|          |      p_Result_7_fu_745      |    0    |   2050  |
|----------|-----------------------------|---------|---------|
|          |         tmp_9_fu_283        |    0    |    12   |
|          |        tmp_30_fu_311        |    0    |    12   |
|          |        tmp_11_fu_334        |    0    |    12   |
|          |        tmp_32_fu_354        |    0    |    12   |
|          |        tmp_10_fu_413        |    0    |    12   |
|          |        tmp_31_fu_433        |    0    |    12   |
|  select  |        tmp_18_fu_462        |    0    |   2048  |
|          |        tmp_39_fu_499        |    0    |   2048  |
|          |        tmp_48_fu_570        |    0    |   2048  |
|          |     tmp_cast_cast_fu_584    |    0    |   2049  |
|          |     result_mont_V_fu_628    |    0    |   2049  |
|          |        tmp_57_fu_702        |    0    |    12   |
|          |        tmp_58_fu_709        |    0    |   2050  |
|          |        tmp_59_fu_715        |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_343         |    60   |    37   |
|   lshr   |          grp_fu_363         |    60   |    37   |
|          |          grp_fu_731         |   4262  |   4630  |
|          |          grp_fu_739         |    60   |    37   |
|----------|-----------------------------|---------|---------|
|          |        tmp_12_fu_291        |    0    |    12   |
|          |        tmp_33_fu_319        |    0    |    12   |
|          |         tmp_8_fu_329        |    0    |    12   |
|    xor   |        tmp_29_fu_349        |    0    |    12   |
|          |        tmp_21_fu_468        |    0    |   2048  |
|          |        tmp_42_fu_505        |    0    |   2048  |
|          |          u_V_fu_564         |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       Hi_assign_fu_263      |    0    |    0    |
|    or    |      p_Result_5_fu_484      |    0    |   2048  |
|          |      p_Result_6_fu_521      |    0    |   2048  |
|          |      Hi_assign_2_fu_657     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         ii_1_fu_245         |    0    |    15   |
|          |           i_fu_541          |    0    |    12   |
|    add   |          grp_fu_595         |   580   |   132   |
|          |          grp_fu_603         |   580   |   132   |
|          |          grp_fu_618         |   580   |   132   |
|          |          i_1_fu_639         |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_390         |    76   |    49   |
|    shl   |          grp_fu_407         |    76   |    49   |
|          |        tmp_19_fu_422        |    0    |    25   |
|          |        tmp_40_fu_442        |    0    |    25   |
|----------|-----------------------------|---------|---------|
|          |       exitcond1_fu_239      |    0    |    11   |
|          |         tmp_3_fu_269        |    0    |    13   |
|          |        tmp_26_fu_297        |    0    |    13   |
|   icmp   |       exitcond2_fu_535      |    0    |    13   |
|          |         tmp_4_fu_623        |    0    |   179   |
|          |       exitcond_fu_633       |    0    |    11   |
|          |        tmp_50_fu_663        |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |        tmp_54_fu_684        |    0    |    13   |
|    sub   |        tmp_55_fu_690        |    0    |    12   |
|          |        tmp_56_fu_696        |    0    |    13   |
|          |        tmp_60_fu_722        |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   read   |       grp_read_fu_128       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |  StgValue_177_write_fu_146  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_2_fu_251        |    0    |    0    |
|          |         x0_V_fu_325         |    0    |    0    |
|   trunc  |        tmp_25_fu_396        |    0    |    0    |
|          |        tmp_47_fu_560        |    0    |    0    |
|          |        tmp_49_fu_645        |    0    |    0    |
|          |        tmp_66_fu_749        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|       Lo_assign_fu_255      |    0    |    0    |
|          |      Lo_assign_1_fu_649     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_5_fu_275        |    0    |    0    |
|          |         tmp_7_fu_279        |    0    |    0    |
|          |        tmp_27_fu_303        |    0    |    0    |
|          |        tmp_28_fu_307        |    0    |    0    |
|          |        tmp_15_fu_340        |    0    |    0    |
|          |        tmp_36_fu_360        |    0    |    0    |
|          |         tmp_V_fu_383        |    0    |    0    |
|          |        tmp_13_fu_387        |    0    |    0    |
|          |        tmp_V_1_fu_400       |    0    |    0    |
|   zext   |        tmp_34_fu_404        |    0    |    0    |
|          |        tmp_14_fu_418        |    0    |    0    |
|          |        tmp_35_fu_438        |    0    |    0    |
|          |     p_Val2_3_cast_fu_527    |    0    |    0    |
|          |   Hi_assign_1_cast2_fu_531  |    0    |    0    |
|          |       p_2_cast_fu_592       |    0    |    0    |
|          |       tmp_cast_fu_600       |    0    |    0    |
|          |        tmp_51_fu_669        |    0    |    0    |
|          |        tmp_52_fu_672        |    0    |    0    |
|          |        tmp_61_fu_728        |    0    |    0    |
|          |        tmp_62_fu_736        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       p_Val2_1_fu_369       |    0    |    0    |
|          | INPUT_ARR_keep_V_val_fu_754 |    0    |    0    |
|          | INPUT_ARR_strb_V_val_fu_759 |    0    |    0    |
|extractvalue| INPUT_ARR_user_V_val_fu_764 |    0    |    0    |
|          | INPUT_ARR_last_V_val_fu_769 |    0    |    0    |
|          |  INPUT_ARR_id_V_val7_fu_774 |    0    |    0    |
|          | INPUT_ARR_dest_V_val_fu_779 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_373      |    0    |    0    |
|          |        tmp_17_fu_453        |    0    |    0    |
|partselect|        tmp_38_fu_490        |    0    |    0    |
|          |      p_Result_1_fu_608      |    0    |    0    |
|          |        tmp_53_fu_675        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_46_fu_547        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   6334  |  42648  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  Hi_assign_1_reg_217  |   12   |
|  Hi_assign_2_reg_1004 |   11   |
|  Lo_assign_1_reg_999  |   11   |
|       i1_reg_228      |    7   |
|      i_1_reg_994      |    7   |
|       i_reg_939       |   12   |
|      ii_1_reg_787     |    8   |
|       ii_reg_195      |    8   |
|    p_2_cast_reg_954   |  2049  |
|      p_2_reg_944      |  2048  |
|   p_Result_1_reg_969  |  2049  |
|   p_Result_5_reg_919  |  2048  |
|   p_Result_6_reg_924  |  2048  |
|    p_Val2_2_reg_171   |  2048  |
| p_Val2_3_cast_reg_929 |  2050  |
|    p_Val2_3_reg_206   |  2049  |
|    p_Val2_s_reg_183   |  2048  |
|  p_demorgan9_reg_913  |  2048  |
|   p_demorgan_reg_901  |  2048  |
|result_mont_V_1_reg_981|  2049  |
| result_mont_V_reg_986 |  2049  |
|     tmp_11_reg_845    |   12   |
|     tmp_12_reg_811    |   12   |
|     tmp_13_reg_870    |  2048  |
|     tmp_15_reg_850    |  2048  |
|     tmp_16_reg_895    |  2048  |
|     tmp_20_reg_875    |  2048  |
|     tmp_26_reg_816    |    1   |
|     tmp_27_reg_823    |   12   |
|     tmp_28_reg_830    |   12   |
|     tmp_32_reg_855    |   12   |
|     tmp_33_reg_835    |   12   |
|     tmp_34_reg_885    |  2048  |
|     tmp_36_reg_860    |  2048  |
|     tmp_37_reg_907    |  2048  |
|     tmp_3_reg_792     |    1   |
|     tmp_41_reg_890    |  2048  |
|     tmp_4_reg_976     |    1   |
|    tmp_50_reg_1009    |    1   |
|    tmp_58_reg_1016    |  2050  |
|    tmp_59_reg_1021    |   12   |
|     tmp_5_reg_799     |   12   |
|    tmp_60_reg_1026    |   12   |
|    tmp_61_reg_1031    |  2050  |
|    tmp_62_reg_1036    |  2050  |
|    tmp_63_reg_1041    |  2050  |
|    tmp_64_reg_1046    |  2050  |
|     tmp_7_reg_806     |   12   |
|    tmp_V_1_reg_880    |  2048  |
|     tmp_V_reg_865     |  2048  |
| tmp_cast_cast_reg_949 |  2049  |
|    tmp_cast_reg_964   |  2050  |
|      tmp_reg_959      |  2049  |
|      x0_V_reg_840     |    1   |
+-----------------------+--------+
|         Total         |  63710 |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_Val2_2_reg_171 |  p0  |   2  | 2048 |  4096  ||    9    |
| p_Val2_s_reg_183 |  p0  |   2  | 2048 |  4096  ||    9    |
|    grp_fu_343    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_363    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_390    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_390    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_407    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_407    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_595    |  p1  |   2  | 2048 |  4096  ||    9    |
|    grp_fu_603    |  p1  |   2  | 2049 |  4098  ||    9    |
|    grp_fu_731    |  p1  |   2  |  12  |   24   ||    9    |
|    grp_fu_739    |  p1  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  16594 ||  21.228 ||   108   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  6334  |  42648 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   21   |    -   |   108  |
|  Register |    -   |  63710 |    -   |
+-----------+--------+--------+--------+
|   Total   |   21   |  70044 |  42756 |
+-----------+--------+--------+--------+
