package meowv64

import chisel3._
import chiseltest._
import chiseltest.simulator.IcarusBackendAnnotation
import meowv64.multicore.Multicore
import meowv64.multicore.MulticoreDef
import org.scalatest.flatspec.AnyFlatSpec
import org.scalatest.matchers.should.Matchers

import java.nio.ByteBuffer
import java.nio.ByteOrder
import java.nio.file.Paths
import scala.collection.mutable
import chiseltest.simulator.VerilatorBackendAnnotation
import firrtl.AnnotationSeq
import chiseltest.simulator.VcsBackendAnnotation
import firrtl.stage.RunFirrtlTransformAnnotation
import firrtl.options.Dependency
import chiseltest.internal.CachingAnnotation
import chiseltest.simulator.WriteVcdAnnotation

object ExecDef extends MulticoreDef(coreCount = 1) {
  override val INIT_VEC = BigInt(0x80000000L)
}

class ExecTest(dut: Multicore, file: String) {
  def doTest(bound: Int): Unit = {
    val beginTime = System.nanoTime

    // for timer interrupt test
    dut.clock.setTimeout(0)

    // avoid false assertions upon reset
    dut.io.axi.AWREADY.poke(false.B)
    dut.io.axi.WREADY.poke(false.B)
    dut.io.axi.BVALID.poke(false.B)
    dut.io.axi.ARREADY.poke(false.B)
    dut.io.axi.RVALID.poke(false.B)

    // reset for some time
    dut.reset.poke(true.B)
    dut.clock.step(16)
    dut.reset.poke(false.B)

    val mem: mutable.HashMap[Long, BigInt] = mutable.HashMap() // Addr to 4-byte
    var reading: Option[(Long, Long, Long, Long)] = None // ID, Ptr, Left, Size
    var writing: Option[(Long, Long, Long)] = None // Ptr, Left, Size
    var writingFinished = false

    // Load up memory
    val bytes = java.nio.file.Files.readAllBytes(Paths.get(file))
    val len = bytes.length
    val paddedLen = ((len + 7) / 8) * 8
    val padded = bytes ++ Array.fill(paddedLen - len)(0.asInstanceOf[Byte])
    val buffer = ByteBuffer.wrap(padded)
    buffer.order(ByteOrder.LITTLE_ENDIAN)
    val longs = buffer.asLongBuffer()
    var idx = 0
    while (longs.hasRemaining()) {
      var value = BigInt(longs.get())
      // make it positive because Java only has signed long
      if (value < 0) {
        value += BigInt(1) << 64
      }
      mem.put(idx * 8 + 0x80000000L, value)
      idx += 1
    }
    println(s"Initialized: $idx longs")

    val axi = dut.io.axi
    val failed: mutable.HashSet[Long] = mutable.HashSet.empty

    // Test pass signal through tohost
    var finished = false
    for (i <- (0 until bound)) {
      // Always have interrupt 1 set at high
      dut.io.eints(1).poke(true.B)

      // println("Cycle: " + i)
      if (i % 10000 == 0) {
        println("Cycle: " + i)
        val mcycle = dut.io.debug(0).mcycle.peek.litValue
        val minstret = dut.io.debug(0).minstret.peek.litValue

        println(s"> mcycle: ${mcycle}")
        println(s"> minstret: ${minstret}")
      }
      dut.clock.step(1)

      // TODO: handles multicore
      if (dut.io.debug(0).pc.peek.litValue == 0x100000 || finished) {
        println(s"> Process ended at cycle ${i}")

        val mcycle = dut.io.debug(0).mcycle.peek.litValue
        val minstret = dut.io.debug(0).minstret.peek.litValue

        println(s"> mcycle: ${mcycle}")
        println(s"> minstret: ${minstret}")
        println(f"> IPC: ${BigDecimal(minstret) / BigDecimal(mcycle)}%.2f")

        val elapsed = System.nanoTime - beginTime
        val speed = BigDecimal(mcycle) * BigDecimal(1e9) / BigDecimal(elapsed)
        println(f"> Simulation speed: ${speed}%.2f mcycle/s")

        if (failed.size > 0) {
          throw new Error("Some testcases failed!")
        }

        return
      }

      // Simulate AXI
      // AR
      if (reading.isEmpty && axi.ARVALID.peek.litToBoolean == true) {
        axi.ARREADY.poke(true.B)
        reading = Some(
          (
            axi.ARID.peek.litValue.toLong,
            axi.ARADDR.peek.litValue.toLong,
            axi.ARLEN.peek.litValue.toLong,
            axi.ARSIZE.peek.litValue.toLong
          )
        )
        // println(s"Read: 0x${reading.get._2.toHexString}")
      } else {
        axi.ARREADY.poke(false.B)
      }

      // R
      if (reading.isDefined) {
        val (id, ptr, left, size) = reading.get
        axi.RVALID.poke(true.B)
        axi.RID.poke(id.U)
        val rdata = if (ptr == 0x10001014) { // LSR
          BigInt(1L << (32 + 5))
        } else {
          mem.get((ptr >> 3) << 3).getOrElse(BigInt(0))
        }
        val mask = BigInt(if (size == 3) {
          0xffffffffffffffffL
        } else {
          (1L << ((1L << size) * 8)) - 1L
        })
        val shiftedMask = mask << ((ptr & 7) * 8).toInt
        // println(s"  Raw: 0x${rdata.toHexString}")
        // println(s"  Shifted: 0x${shifted.toHexString}")
        // println(s"  Mask: 0x${mask.toHexString}")
        axi.RDATA.poke((rdata & shiftedMask).U)
        axi.RLAST.poke((left == 0).B)
        // println(s"Returning: 0x${(shifted & mask).toHexString}")

        if (axi.RREADY.peek.litToBoolean == true) {
          if (left == 0) reading = None
          else reading = Some((id, ptr + (1L << size), left - 1, size))
        }
      } else {
        axi.RVALID.poke(false.B)
      }

      // AW
      if (writing.isEmpty && axi.AWVALID.peek.litToBoolean == true) {
        axi.AWREADY.poke(true.B)
        writing = Some(
          (
            axi.AWADDR.peek.litValue.toLong,
            axi.AWLEN.peek.litValue.toLong,
            axi.AWSIZE.peek.litValue.toLong
          )
        )
        writingFinished = false
        // println(s"Write: 0x${writing.get._1.toHexString}")
      } else {
        axi.AWREADY.poke(false.B)
      }

      // W
      if (writing.isDefined && !writingFinished) {
        val (ptr, left, size) = writing.get
        axi.WREADY.poke(true.B)
        val wdata = axi.WDATA.peek
        val wstrb = axi.WSTRB.peek

        if (axi.WVALID.peek.litToBoolean == true) {
          val muxed = ExecTest.longMux(
            mem.get((ptr >> 3) << 3).getOrElse(0),
            wdata.litValue.toLong,
            wstrb.litValue.toByte,
            ptr & 7,
            1L << size
          )
          mem.put((ptr >> 3) << 3, muxed)

          writing match {
            case Some((addr, _, _)) if addr == 0x10001000L => {
              // Print to serial
              print((wdata.litValue & 0xff).toChar)
            }
            case Some((addr, _, _)) if addr == 0x60000000L => {
              // tohost in ISA testsuite
              val data = (wdata.litValue & 0xffffffff).toLong
              if (
                wdata.litValue == ((data & 0xff) | BigInt(
                  "0101000000000000",
                  16
                ))
              ) {
                // Is simple print
                print((data & 0xff).toChar)
              } else if (data == 1) {
                println("ISA testsuite pass.")
                finished = true
              } else if ((data & 1) == 1) {
                val c = data >> 1
                if (!failed.contains(c)) {
                  println(s"ISA testsuite failed case ${c}")
                  failed.add(c)
                  finished = true
                }
              } else {
                println(s"ISA testsuite tohost: ${data}")
              }
            }
            case _ => {}
          }

          writing = Some((ptr + (1L << size), left - 1, size))
          if (axi.WLAST.peek.litToBoolean == true) {
            assume(left == 0)
            writingFinished = true
          }
        }
      } else {
        axi.WREADY.poke(false.B)
      }

      if (writingFinished) {
        assume(writing.isDefined)
        axi.BVALID.poke(true.B)
        axi.BRESP.poke(0.U)
        axi.BID.poke(0.U)

        if (axi.BREADY.peek.litToBoolean == true) {
          writing = None
          writingFinished = false
        }
      } else {
        axi.BVALID.poke(false.B)
      }
    }

    throw new Error(s"Did not finished within ${bound} cycles")
  }

  doTest(100000)
}

object ExecTest {
  def longMux(
      base: BigInt,
      input: BigInt,
      be: Byte,
      offset: Long,
      size: Long
  ): BigInt = {
    var ret = BigInt(0)
    // println(s"Muxing: 0x${base.toHexString} <- 0x${input.toHexString} & 0x${be}, offset $offset, size $size")
    for (i <- (0 until 8)) {
      val sel = if (i < offset) {
        (base >> (i * 8)) & 0xff
      } else if (i >= offset + size) {
        (base >> (i * 8)) & 0xff
      } else if (((be >>> i) & 1) == 1) {
        (input >> (i * 8)) & 0xff
      } else {
        (base >> (i * 8)) & 0xff
      }
      ret = (sel << (i * 8)) | ret
    }

    ret
  }
}

object ExecSpec {
  val cases = List(
    ("OP-IMM instructions", "./testcases/meow/bin/op-imm.bin"),
    ("Load/Store", "./testcases/meow/bin/load-store.bin"),
    ("Uncached Load/Store", "./testcases/meow/bin/load-store-uncached.bin"),
    ("Write-merge", "./testcases/meow/bin/write-merge.bin"),
    ("Unconditional jumps", "./testcases/meow/bin/jump.bin"),
    ("Branches", "./testcases/meow/bin/branch.bin"),
    ("Serial output", "./testcases/meow/bin/serial.bin"),
    ("Multiply", "./testcases/meow/bin/mul.bin"),
    ("Multiply neg", "./testcases/meow/bin/mul-neg.bin"),
    ("Division", "./testcases/meow/bin/div.bin"),
    ("Division neg", "./testcases/meow/bin/div-neg.bin"),
    ("Div by 0 & overflow", "./testcases/meow/bin/div-special.bin"),
    ("Page Table - Basic", "./testcases/meow/bin/paging-basic.bin"),
    ("Fibonacci", "./testcases/meow/bin/fib.bin"),
    ("Timer interrupt", "./testcases/meow/bin/timer.bin"),
    ("External interrupt", "./testcases/meow/bin/eint.bin"),
    // ("RAS", "./testcases/meow/bin/ras.bin")
    ("Benchmark Loop 5", "./testcases/meow/bin/bench-loop-5.bin"),
    ("Benchmark Loop 6", "./testcases/meow/bin/bench-loop-6.bin"),
    ("Benchmark Loop 8", "./testcases/meow/bin/bench-loop-8.bin"),
    ("CSR", "./testcases/meow/bin/csr.bin")
  )
}

class ExecSpec extends AnyFlatSpec with Matchers with ChiselScalatestTester {
  behavior of "ExecSpec"

  it should s"run successfully" in {
    test(
      new Multicore()(ExecDef)
    ).withAnnotations(Simulator.getAnnotations()) { dut =>
      for ((desc, file) <- ExecSpec.cases) {
        println("------------")
        println(s"Running file $file")
        new ExecTest(dut, file)
      }
    }
  }
}

object Simulator {

  /** check if vcs is found */
  def vcsFound(): Boolean = {
    os.proc("which", "vcs").call(check = false).exitCode == 0
  }

  /** check if icarus verilog is found */
  def icarusFound(): Boolean = {
    os.proc("which", "iverilog").call(check = false).exitCode == 0
  }

  /** check if verilator is found */
  def verilatorFound(): Boolean = {
    os.proc("which", "verilator").call(check = false).exitCode == 0
  }

  /** get annotations for chiseltest */
  def getAnnotations(
      useVCS: Boolean = false,
      useIcarus: Boolean = false,
      useVerilator: Boolean = true
  ): AnnotationSeq = {
    var annotations: AnnotationSeq = if (vcsFound && useVCS) {
      println("Using VCS")
      Seq(
        VcsBackendAnnotation
      )
    } else if (icarusFound && useIcarus) {
      println("Using Icarus Verilog")
      Seq(
        IcarusBackendAnnotation
      )
    } else if (verilatorFound && useVerilator) {
      println("Using Verilator")
      Seq(
        VerilatorBackendAnnotation,
        CachingAnnotation
      )
    } else {
      throw new RuntimeException("No usable simulator")
      Seq()
    }
    annotations = annotations ++
      Seq(
        RunFirrtlTransformAnnotation(Dependency(ZeroInit)) // for RRArbiter
      )
    // do not write vcd in ci by default
    if (
      System
        .getenv("GITHUB_ACTIONS") != null || System.getenv("GITLAB_CI") != null
    ) {
      println("CI detected")
      annotations
    } else {
      // fst is smaller than vcd
      annotations ++ Seq(WriteFstAnnotation)
    }
  }
}
