# SystemVerilog Formatter

<!--*
freshness: { owner: 'fangism' reviewed: '2020-10-04' }
*-->

`verible-verilog-format` is the SystemVerilog formatter tool.

<!-- TODO(fangism): move usage details here -->
