Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 19 11:09:30 2021
| Host         : CCB-011 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file smvp_systolic_top_timing_summary_routed.rpt -pb smvp_systolic_top_timing_summary_routed.pb -rpx smvp_systolic_top_timing_summary_routed.rpx -warn_on_violation
| Design       : smvp_systolic_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.058        0.000                      0                 4976        0.031        0.000                      0                 4976        4.500        0.000                       0                  3235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.058        0.000                      0                 4976        0.031        0.000                      0                 4976        4.500        0.000                       0                  3235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 scroll_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.123ns (19.055%)  route 4.771ns (80.945%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[1]/Q
                         net (fo=72, routed)          3.417     8.947    genblk1[6].genblk1[7].accum/Q[1]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.071 r  genblk1[6].genblk1[7].accum/scroll_value[3]_i_13/O
                         net (fo=1, routed)           0.000     9.071    genblk1[6].genblk1[3].accum/scroll_value_reg[3]
    SLICE_X44Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     9.316 r  genblk1[6].genblk1[3].accum/scroll_value_reg[3]_i_5/O
                         net (fo=1, routed)           1.354    10.669    genblk1[6].genblk1[27].accum/scroll_value_reg[3]_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.298    10.967 r  genblk1[6].genblk1[27].accum/scroll_value[3]_i_1/O
                         net (fo=1, routed)           0.000    10.967    accum_result[3]
    SLICE_X45Y63         FDRE                                         r  scroll_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  scroll_value_reg[3]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.029    15.026    scroll_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 scroll_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.050ns (18.139%)  route 4.739ns (81.861%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  scroll_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[2]/Q
                         net (fo=39, routed)          3.107     8.637    genblk1[6].genblk1[3].accum/Q[2]
    SLICE_X45Y78         MUXF7 (Prop_muxf7_S_O)       0.296     8.933 r  genblk1[6].genblk1[3].accum/scroll_value_reg[4]_i_5/O
                         net (fo=1, routed)           1.632    10.565    genblk1[6].genblk1[27].accum/scroll_value_reg[4]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.298    10.863 r  genblk1[6].genblk1[27].accum/scroll_value[4]_i_1/O
                         net (fo=1, routed)           0.000    10.863    accum_result[4]
    SLICE_X44Y62         FDRE                                         r  scroll_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.434    14.775    clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  scroll_value_reg[4]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    15.029    scroll_value_reg[4]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 scroll_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.123ns (19.427%)  route 4.658ns (80.573%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[1]/Q
                         net (fo=72, routed)          3.586     9.116    genblk1[6].genblk1[7].accum/Q[1]
    SLICE_X45Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.240 r  genblk1[6].genblk1[7].accum/scroll_value[1]_i_13/O
                         net (fo=1, routed)           0.000     9.240    genblk1[6].genblk1[3].accum/scroll_value_reg[1]
    SLICE_X45Y75         MUXF7 (Prop_muxf7_I1_O)      0.245     9.485 r  genblk1[6].genblk1[3].accum/scroll_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.072    10.556    genblk1[6].genblk1[27].accum/scroll_value_reg[1]_1
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.298    10.854 r  genblk1[6].genblk1[27].accum/scroll_value[1]_i_1/O
                         net (fo=1, routed)           0.000    10.854    accum_result[1]
    SLICE_X46Y63         FDRE                                         r  scroll_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  scroll_value_reg[1]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.077    15.074    scroll_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 scroll_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.123ns (21.089%)  route 4.202ns (78.911%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[1]/Q
                         net (fo=72, routed)          3.315     8.845    genblk1[6].genblk1[7].accum/Q[1]
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.969 r  genblk1[6].genblk1[7].accum/scroll_value[0]_i_13/O
                         net (fo=1, routed)           0.000     8.969    genblk1[6].genblk1[3].accum/scroll_value_reg[0]
    SLICE_X44Y71         MUXF7 (Prop_muxf7_I1_O)      0.245     9.214 r  genblk1[6].genblk1[3].accum/scroll_value_reg[0]_i_5/O
                         net (fo=1, routed)           0.887    10.101    genblk1[6].genblk1[27].accum/scroll_value_reg[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.298    10.399 r  genblk1[6].genblk1[27].accum/scroll_value[0]_i_1/O
                         net (fo=1, routed)           0.000    10.399    accum_result[0]
    SLICE_X44Y62         FDRE                                         r  scroll_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.434    14.775    clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  scroll_value_reg[0]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.029    15.027    scroll_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 scroll_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.125ns (21.150%)  route 4.194ns (78.850%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[0]/Q
                         net (fo=70, routed)          3.290     8.820    genblk1[6].genblk1[7].accum/Q[0]
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124     8.944 r  genblk1[6].genblk1[7].accum/scroll_value[5]_i_13/O
                         net (fo=1, routed)           0.000     8.944    genblk1[6].genblk1[3].accum/scroll_value_reg[5]
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.247     9.191 r  genblk1[6].genblk1[3].accum/scroll_value_reg[5]_i_5/O
                         net (fo=1, routed)           0.904    10.095    genblk1[6].genblk1[27].accum/scroll_value_reg[5]_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.298    10.393 r  genblk1[6].genblk1[27].accum/scroll_value[5]_i_1/O
                         net (fo=1, routed)           0.000    10.393    accum_result[5]
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[5]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031    15.028    scroll_value_reg[5]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 scroll_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.050ns (19.886%)  route 4.230ns (80.114%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  scroll_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[2]/Q
                         net (fo=39, routed)          2.987     8.517    genblk1[6].genblk1[3].accum/Q[2]
    SLICE_X43Y78         MUXF7 (Prop_muxf7_S_O)       0.296     8.813 r  genblk1[6].genblk1[3].accum/scroll_value_reg[6]_i_5/O
                         net (fo=1, routed)           1.243    10.056    genblk1[6].genblk1[27].accum/scroll_value_reg[6]_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.298    10.354 r  genblk1[6].genblk1[27].accum/scroll_value[6]_i_1/O
                         net (fo=1, routed)           0.000    10.354    accum_result[6]
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[6]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031    15.028    scroll_value_reg[6]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 scroll_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.050ns (20.127%)  route 4.167ns (79.873%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  scroll_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[2]/Q
                         net (fo=39, routed)          3.271     8.801    genblk1[6].genblk1[3].accum/Q[2]
    SLICE_X43Y77         MUXF7 (Prop_muxf7_S_O)       0.296     9.097 r  genblk1[6].genblk1[3].accum/scroll_value_reg[7]_i_5/O
                         net (fo=1, routed)           0.896     9.993    genblk1[6].genblk1[27].accum/scroll_value_reg[7]_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.298    10.291 r  genblk1[6].genblk1[27].accum/scroll_value[7]_i_1/O
                         net (fo=1, routed)           0.000    10.291    accum_result[7]
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[7]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.032    15.029    scroll_value_reg[7]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 scroll_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.050ns (20.781%)  route 4.003ns (79.219%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  scroll_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  scroll_index_reg[2]/Q
                         net (fo=39, routed)          3.122     8.652    genblk1[6].genblk1[3].accum/Q[2]
    SLICE_X43Y76         MUXF7 (Prop_muxf7_S_O)       0.296     8.948 r  genblk1[6].genblk1[3].accum/scroll_value_reg[2]_i_5/O
                         net (fo=1, routed)           0.880     9.829    genblk1[6].genblk1[27].accum/scroll_value_reg[2]_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.298    10.127 r  genblk1[6].genblk1[27].accum/scroll_value[2]_i_1/O
                         net (fo=1, routed)           0.000    10.127    accum_result[2]
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  scroll_value_reg[2]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.029    15.026    scroll_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pb_db_btnL/PB_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.915ns (21.194%)  route 3.402ns (78.806%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.565     5.086    pb_db_btnL/clk
    SLICE_X38Y44         FDRE                                         r  pb_db_btnL/PB_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  pb_db_btnL/PB_cnt_reg[8]/Q
                         net (fo=2, routed)           0.815     6.419    pb_db_btnL/PB_cnt_reg[8]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  pb_db_btnL/PB_state_i_2/O
                         net (fo=2, routed)           0.726     7.269    pb_db_btnL/PB_state_i_2_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.393 r  pb_db_btnL/scroll_index[4]_i_4/O
                         net (fo=5, routed)           0.790     8.183    pb_db_btnR/scroll_index_reg[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.149     8.332 r  pb_db_btnR/scroll_index[4]_i_1/O
                         net (fo=5, routed)           1.072     9.403    pb_db_btnR_n_0
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.436    14.777    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X40Y58         FDRE (Setup_fdre_C_CE)      -0.413    14.508    scroll_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pb_db_btnL/PB_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.915ns (21.194%)  route 3.402ns (78.806%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.565     5.086    pb_db_btnL/clk
    SLICE_X38Y44         FDRE                                         r  pb_db_btnL/PB_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  pb_db_btnL/PB_cnt_reg[8]/Q
                         net (fo=2, routed)           0.815     6.419    pb_db_btnL/PB_cnt_reg[8]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.543 f  pb_db_btnL/PB_state_i_2/O
                         net (fo=2, routed)           0.726     7.269    pb_db_btnL/PB_state_i_2_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.393 r  pb_db_btnL/scroll_index[4]_i_4/O
                         net (fo=5, routed)           0.790     8.183    pb_db_btnR/scroll_index_reg[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.149     8.332 r  pb_db_btnR/scroll_index[4]_i_1/O
                         net (fo=5, routed)           1.072     9.403    pb_db_btnR_n_0
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        1.436    14.777    clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  scroll_index_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X40Y58         FDRE (Setup_fdre_C_CE)      -0.413    14.508    scroll_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 genblk1[5].genblk1[15].sel_add/i_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].genblk1[16].sel_add/i_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.382%)  route 0.206ns (49.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.557     1.440    genblk1[5].genblk1[15].sel_add/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  genblk1[5].genblk1[15].sel_add/i_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  genblk1[5].genblk1[15].sel_add/i_out_reg[5]/Q
                         net (fo=2, routed)           0.206     1.810    genblk1[5].genblk1[15].sel_add/i_xfer[16][5][5]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  genblk1[5].genblk1[15].sel_add/i_out[5]_i_1__168/O
                         net (fo=1, routed)           0.000     1.855    genblk1[5].genblk1[16].sel_add/i_out0_1[5]
    SLICE_X34Y62         FDRE                                         r  genblk1[5].genblk1[16].sel_add/i_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.824     1.952    genblk1[5].genblk1[16].sel_add/clk_IBUF_BUFG
    SLICE_X34Y62         FDRE                                         r  genblk1[5].genblk1[16].sel_add/i_out_reg[5]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121     1.824    genblk1[5].genblk1[16].sel_add/i_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 genblk1[1].genblk1[5].sel_add/accum_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].genblk1[5].sel_add/accum_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.669%)  route 0.160ns (41.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.552     1.435    genblk1[1].genblk1[5].sel_add/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  genblk1[1].genblk1[5].sel_add/accum_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  genblk1[1].genblk1[5].sel_add/accum_out_reg[1]/Q
                         net (fo=2, routed)           0.160     1.723    genblk1[2].genblk1[4].sel_add/accum_xfer[5][2][1]
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.099     1.822 r  genblk1[2].genblk1[4].sel_add/accum_out[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.822    genblk1[2].genblk1[5].sel_add/accum_out1_in_2[2]
    SLICE_X37Y81         FDRE                                         r  genblk1[2].genblk1[5].sel_add/accum_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.820     1.948    genblk1[2].genblk1[5].sel_add/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  genblk1[2].genblk1[5].sel_add/accum_out_reg[2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.092     1.791    genblk1[2].genblk1[5].sel_add/accum_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 genblk1[2].genblk1[31].sel_add/accum_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].genblk1[31].sel_add/accum_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.210ns (51.643%)  route 0.197ns (48.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.569     1.452    genblk1[2].genblk1[31].sel_add/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  genblk1[2].genblk1[31].sel_add/accum_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  genblk1[2].genblk1[31].sel_add/accum_out_reg[2]/Q
                         net (fo=2, routed)           0.197     1.813    genblk1[2].genblk1[31].sel_add/accum_xfer[31][3][2]
    SLICE_X57Y50         LUT3 (Prop_lut3_I0_O)        0.046     1.859 r  genblk1[2].genblk1[31].sel_add/accum_out[3]_i_1__30/O
                         net (fo=1, routed)           0.000     1.859    genblk1[3].genblk1[31].sel_add/accum_out1_in_0[3]
    SLICE_X57Y50         FDRE                                         r  genblk1[3].genblk1[31].sel_add/accum_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.835     1.963    genblk1[3].genblk1[31].sel_add/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  genblk1[3].genblk1[31].sel_add/accum_out_reg[3]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.107     1.826    genblk1[3].genblk1[31].sel_add/accum_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 genblk1[2].genblk1[22].sel_add/i_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].genblk1[23].sel_add/i_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.509%)  route 0.206ns (52.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.563     1.446    genblk1[2].genblk1[22].sel_add/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  genblk1[2].genblk1[22].sel_add/i_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  genblk1[2].genblk1[22].sel_add/i_out_reg[5]/Q
                         net (fo=2, routed)           0.206     1.793    genblk1[2].genblk1[22].sel_add/i_xfer[23][2][5]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  genblk1[2].genblk1[22].sel_add/i_out[5]_i_1__84/O
                         net (fo=1, routed)           0.000     1.838    genblk1[2].genblk1[23].sel_add/i_out0_1[5]
    SLICE_X37Y46         FDRE                                         r  genblk1[2].genblk1[23].sel_add/i_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.832     1.959    genblk1[2].genblk1[23].sel_add/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  genblk1[2].genblk1[23].sel_add/i_out_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.802    genblk1[2].genblk1[23].sel_add/i_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 genblk1[2].genblk1[21].sel_add/accum_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].genblk1[21].sel_add/accum_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.123%)  route 0.209ns (52.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.564     1.447    genblk1[2].genblk1[21].sel_add/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  genblk1[2].genblk1[21].sel_add/accum_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  genblk1[2].genblk1[21].sel_add/accum_out_reg[0]/Q
                         net (fo=3, routed)           0.209     1.797    genblk1[3].genblk1[20].sel_add/accum_out_reg[1]_0[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  genblk1[3].genblk1[20].sel_add/accum_out[0]_i_1__114/O
                         net (fo=1, routed)           0.000     1.842    genblk1[3].genblk1[21].sel_add/accum_out1_in_2[0]
    SLICE_X32Y50         FDRE                                         r  genblk1[3].genblk1[21].sel_add/accum_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.830     1.958    genblk1[3].genblk1[21].sel_add/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  genblk1[3].genblk1[21].sel_add/accum_out_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.092     1.806    genblk1[3].genblk1[21].sel_add/accum_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 genblk1[2].genblk1[11].sel_add/i_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].genblk1[12].sel_add/accum_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.462%)  route 0.206ns (52.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.550     1.433    genblk1[2].genblk1[11].sel_add/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  genblk1[2].genblk1[11].sel_add/i_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  genblk1[2].genblk1[11].sel_add/i_out_reg[6]/Q
                         net (fo=7, routed)           0.206     1.780    genblk1[2].genblk1[11].sel_add/i_xfer[12][2][6]
    SLICE_X36Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.825 r  genblk1[2].genblk1[11].sel_add/accum_out[0]_i_1__73/O
                         net (fo=1, routed)           0.000     1.825    genblk1[2].genblk1[12].sel_add/accum_out1_in_2[0]
    SLICE_X36Y70         FDRE                                         r  genblk1[2].genblk1[12].sel_add/accum_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.818     1.946    genblk1[2].genblk1[12].sel_add/clk_IBUF_BUFG
    SLICE_X36Y70         FDRE                                         r  genblk1[2].genblk1[12].sel_add/accum_out_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.091     1.788    genblk1[2].genblk1[12].sel_add/accum_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[18].sel_add/accum_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[18].accum/sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.256ns (61.659%)  route 0.159ns (38.341%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.559     1.442    genblk1[6].genblk1[18].sel_add/clk_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  genblk1[6].genblk1[18].sel_add/accum_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  genblk1[6].genblk1[18].sel_add/accum_out_reg[0]/Q
                         net (fo=1, routed)           0.159     1.742    genblk1[6].genblk1[18].accum/accum_xfer[18][7][0]
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.787 r  genblk1[6].genblk1[18].accum/sum0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.787    genblk1[6].genblk1[18].accum/sum0_carry_i_4_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.857 r  genblk1[6].genblk1[18].accum/sum0_carry/O[0]
                         net (fo=1, routed)           0.000     1.857    genblk1[6].genblk1[18].accum/p_0_in__13[0]
    SLICE_X36Y58         FDRE                                         r  genblk1[6].genblk1[18].accum/sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.828     1.956    genblk1[6].genblk1[18].accum/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  genblk1[6].genblk1[18].accum/sum_reg[0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.105     1.812    genblk1[6].genblk1[18].accum/sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 genblk1[1].genblk1[3].sel_add/accum_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].genblk1[3].sel_add/accum_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.127%)  route 0.245ns (56.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.555     1.438    genblk1[1].genblk1[3].sel_add/clk_IBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  genblk1[1].genblk1[3].sel_add/accum_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  genblk1[1].genblk1[3].sel_add/accum_out_reg[0]/Q
                         net (fo=3, routed)           0.245     1.825    genblk1[2].genblk1[2].sel_add/accum_xfer[3][2][0]
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  genblk1[2].genblk1[2].sel_add/accum_out[1]_i_1__34/O
                         net (fo=1, routed)           0.000     1.870    genblk1[2].genblk1[3].sel_add/accum_out1_in_2[1]
    SLICE_X38Y84         FDRE                                         r  genblk1[2].genblk1[3].sel_add/accum_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.823     1.951    genblk1[2].genblk1[3].sel_add/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  genblk1[2].genblk1[3].sel_add/accum_out_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.121     1.823    genblk1[2].genblk1[3].sel_add/accum_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 genblk1[2].genblk1[31].sel_add/accum_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].genblk1[31].sel_add/accum_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.524%)  route 0.197ns (48.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.569     1.452    genblk1[2].genblk1[31].sel_add/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  genblk1[2].genblk1[31].sel_add/accum_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  genblk1[2].genblk1[31].sel_add/accum_out_reg[2]/Q
                         net (fo=2, routed)           0.197     1.813    genblk1[2].genblk1[31].sel_add/accum_xfer[31][3][2]
    SLICE_X57Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.858 r  genblk1[2].genblk1[31].sel_add/accum_out[2]_i_1__62/O
                         net (fo=1, routed)           0.000     1.858    genblk1[3].genblk1[31].sel_add/accum_out1_in_0[2]
    SLICE_X57Y50         FDRE                                         r  genblk1[3].genblk1[31].sel_add/accum_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.835     1.963    genblk1[3].genblk1[31].sel_add/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  genblk1[3].genblk1[31].sel_add/accum_out_reg[2]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.091     1.810    genblk1[3].genblk1[31].sel_add/accum_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 genblk1[1].genblk1[7].sel_add/accum_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].genblk1[7].sel_add/accum_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.772%)  route 0.195ns (48.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.550     1.433    genblk1[1].genblk1[7].sel_add/clk_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  genblk1[1].genblk1[7].sel_add/accum_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  genblk1[1].genblk1[7].sel_add/accum_out_reg[0]/Q
                         net (fo=3, routed)           0.195     1.792    genblk1[2].genblk1[6].sel_add/accum_xfer[7][2][0]
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  genblk1[2].genblk1[6].sel_add/accum_out[2]_i_1__6/O
                         net (fo=1, routed)           0.000     1.837    genblk1[2].genblk1[7].sel_add/accum_out1_in_2[2]
    SLICE_X37Y77         FDRE                                         r  genblk1[2].genblk1[7].sel_add/accum_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3234, routed)        0.816     1.944    genblk1[2].genblk1[7].sel_add/clk_IBUF_BUFG
    SLICE_X37Y77         FDRE                                         r  genblk1[2].genblk1[7].sel_add/accum_out_reg[2]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.092     1.787    genblk1[2].genblk1[7].sel_add/accum_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y56   big_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y58   big_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y58   big_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y59   big_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y59   big_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y59   big_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y59   big_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y60   big_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   genblk1[0].genblk1[21].sel_add/i_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   genblk1[0].genblk1[22].sel_add/accum_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   genblk1[0].genblk1[22].sel_add/ax_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   genblk1[0].genblk1[22].sel_add/i_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   genblk1[0].genblk1[22].sel_add/i_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   genblk1[1].genblk1[5].sel_add/i_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   genblk1[1].genblk1[5].sel_add/i_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y79   genblk1[1].genblk1[5].sel_add/i_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   genblk1[1].genblk1[5].sel_add/i_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   genblk1[1].genblk1[5].sel_add/i_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   genblk1[1].genblk1[5].sel_add/i_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y59   big_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y59   big_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y59   big_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y59   big_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y60   big_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   genblk1[0].genblk1[21].sel_add/i_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   genblk1[0].genblk1[21].sel_add/i_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   genblk1[0].genblk1[21].sel_add/i_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   genblk1[0].genblk1[21].sel_add/i_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   genblk1[0].genblk1[21].sel_add/i_out_reg[7]/C



