# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim traffic_light_tb -novopt -coverage 
# Start time: 11:08:36 on Dec 27,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing F:/FPGA/Verilog_design/traffic_light/version2/sim/work.traffic_light_tb
# Loading work.traffic_light_tb
# Refreshing F:/FPGA/Verilog_design/traffic_light/version2/sim/work.traffic_light
# Loading work.traffic_light
# Refreshing F:/FPGA/Verilog_design/traffic_light/version2/sim/work.div_clk
# Loading work.div_clk
# Refreshing F:/FPGA/Verilog_design/traffic_light/version2/sim/work.div100
# Loading work.div100
# Refreshing F:/FPGA/Verilog_design/traffic_light/version2/sim/work.div125
# Loading work.div125
# Refreshing F:/FPGA/Verilog_design/traffic_light/version2/sim/work.FSM
# ** Note: (vlog-143) Recognized 1 FSM in module "FSM(verilog)".
# Loading work.FSM
# Refreshing F:/FPGA/Verilog_design/traffic_light/version2/sim/work.timer
# Loading work.timer
# ** Warning: (vsim-3017) ../src/traffic_light_tb.v(8): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /traffic_light_tb/u_traffic_light File: ../src/traffic_light.v
# ** Warning: (vsim-3015) ../src/div_clk.v(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ../src/div_clk.v(56).
#    Time: 0 ps  Iteration: 0  Instance: /traffic_light_tb/u_traffic_light/u_div_clk/u_div100_1 File: ../src/div_clk.v
run -all
# ** Note: $stop    : ../src/traffic_light_tb.v(48)
#    Time: 13450 us  Iteration: 0  Instance: /traffic_light_tb
# Break in Module traffic_light_tb at ../src/traffic_light_tb.v line 48
coverage report -file report.txt -source ../src/traffic_light.v -source ../src/FSM.v -source ../src/div_clk.v -source ../src/timer.v -assert -directive -cvg -codeAll
# End time: 11:10:44 on Dec 27,2021, Elapsed time: 0:02:08
# Errors: 0, Warnings: 3
