 /******************************************************************************
 *
 * Module: RCC (Reset & Clock Control)
 *
 * File Name: RCC_PROGRAM.c
 *
 * Description: Source file for the RCC Driver
 *
 * Author: Hossam Mahmoud
 *
 *******************************************************************************/

/*******************************************************************************
 *                              							Include Libraries						                       		   *
 *******************************************************************************/

#include "RCC_INTERFACE.h"

/*******************************************************************************
 *                              					RCC Function Implementations									   	*
 *******************************************************************************/

// Initializes the RCC Module with the necessary Configurations
void RCC_voidInitialization_SYSTYPE(void)
{
#if	RCC_CLOCKTYPE == RCC_HSI
	RCC_CR_REG->HSION = HSION_STATE;
	RCC_CR_REG->HSITRIM = 0b10000; 		// Default Value @ 16
	RCC_CFGR_REG->SW = CFGR_SW_HSI;

#elif	RCC_CLOCKTYPE == RCC_HSE_CRYSTAL
	RCC_CR_REG->HSEON = HSEON_STATE;
	RCC_CR_REG->HSEBYP = HSEBYP_DISABLE;
	RCC_CFGR_REG->SW = CFGR_SW_HSE;

#elif	RCC_CLOCKTYPE == RCC_HSE_RC
	RCC_CR_REG->HSEON = HSEON_STATE;
	RCC_CR_REG->HSEBYP = HSEBYP_ENABLE;
	RCC_CFGR_REG->SW = CFGR_SW_HSE;

#elif	RCC_CLOCKTYPE == RCC_PLL
	RCC_CR_REG->PLLON = PLL_STATE;
	RCC_CFGR_REG->SW = CFGR_SW_PLL;


#endif
	RCC_CR_REG->CSSON 	=	CSSON_STATE;
	RCC_CFGR_REG->HPRE 	= 	CFGR_HPRE_PRESCALER;
	RCC_CFGR_REG->PPRE1 =	CFGR_PPRE1_DIV4;
	RCC_CFGR_REG->PPRE2	= 	CFGR_PPRE2_DIV4;
	RCC_CFGR_REG->PLLSRC	= 	PLLSRC_SELECT;
}

// Chooses the clok type and enables it
void RCC_voidEnableClock(u8 copy_BusID, u8 copy_PeripheralID);


void RCC_voidInitSysClock(void)
{
	#if     RCC_CLOCK_TYPE == RCC_HSE_CRYSTAL
		RCC_CR   = 0x00010000; /* Enable HSE with no bypass */
		RCC_CFGR = 0x00000001;
		
	#elif   RCC_CLOCK_TYPE == RCC_HSE_RC
		RCC_CR   = 0x00050000; /* Enable HSE with bypass */
		RCC_CFGR = 0x00000001;
		
	#elif   RCC_CLOCK_TYPE == RCC_HSI
		RCC_CR   = 0x00000081; /* Enable HSI + Trimming = 0 */
		RCC_CFGR = 0x00000000;
	
	#elif   RCC_CLOCK_TYPE == RCC_PLL
		#if   RCC_PLL_INPUT == RCC_PLL_IN_HSI_DIV_2
		
		#elif RCC_PLL_INPUT == RCC_PLL_IN_HSE_DIV_2
	
		#elif RCC_PLL_INPUT == RCC_PLL_IN_HSE
		
		#endif
	
	#else
		#error("You chosed Wrong Clock type")
	#endif
}



void RCC_voidEnableClock(u8 Copy_u8BusId, u8 Copy_u8PerId)
{
	if (Copy_u8PerId <= 31)
	{
		switch (Copy_u8BusId)
		{
			case RCC_AHB  : SET_BIT(RCC_AHBENR  ,Copy_u8PerId);   break;
			case RCC_APB1 : SET_BIT(RCC_APB1ENR ,Copy_u8PerId);   break;
			case RCC_APB2 : SET_BIT(RCC_APB2ENR ,Copy_u8PerId);   break;
		}
	}
	
	else
	{
		/* Return Error */
	}

}


void RCC_voidDisableClock(u8 Copy_u8BusId, u8 Copy_u8PerId)
{
	if (Copy_u8PerId <= 31)
	{
		switch (Copy_u8BusId)
		{
			case RCC_AHB  : CLR_BIT(RCC_AHBENR  ,Copy_u8PerId);   break;
			case RCC_APB1 : CLR_BIT(RCC_APB1ENR ,Copy_u8PerId);   break;
			case RCC_APB2 : CLR_BIT(RCC_APB2ENR ,Copy_u8PerId);   break;
		}
	}
	
	else
	{
		/* Return Error */
	}

}

