V 000045 55 6329          1433194771596 \IF\
(_unit VHDL (\IF\ 0 25 (\IF\ 0 37 ))
	(_version vb4)
	(_time 1433194771597 2015.06.01 18:39:31)
	(_source (\./../compile/if.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 717374727924236424263229297577742274227578)
	(_entity
		(_time 1433179394861)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(PC
			(_object
				(_port (_internal PCin ~SIGNED{31~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal cPC ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal PCout ~SIGNED{31~downto~0}~1312 0 60 (_entity (_out ))))
			)
		)
		(RI
			(_object
				(_port (_internal NPC ~SIGNED{31~downto~0}~1314 0 65 (_entity (_in ))))
				(_port (_internal ckri ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal inst ~SIGNED{31~downto~0}~1316 0 67 (_entity (_in ))))
				(_port (_internal RIout ~SIGNED{63~downto~0}~13 0 68 (_entity (_out ))))
			)
		)
		(Soma4
			(_object
				(_port (_internal in1 ~SIGNED{31~downto~0}~1318 0 73 (_entity (_in ))))
				(_port (_internal in2 ~SIGNED{31~downto~0}~1320 0 74 (_entity (_in ))))
				(_port (_internal sai ~SIGNED{31~downto~0}~1322 0 75 (_entity (_out ))))
			)
		)
		(ICache
			(_object
				(_port (_internal End1 ~SIGNED{31~downto~0}~13 0 43 (_entity (_in ))))
				(_port (_internal ckIC ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal Dout ~SIGNED{31~downto~0}~132 0 45 (_entity (_out ))))
			)
		)
		(Mxpc
			(_object
				(_port (_internal in1 ~SIGNED{31~downto~0}~134 0 50 (_entity (_in ))))
				(_port (_internal in2 ~SIGNED{31~downto~0}~136 0 51 (_entity (_in ))))
				(_port (_internal spc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal out3 ~SIGNED{31~downto~0}~138 0 53 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 90 (_component PC )
		(_port
			((PCin)(newpc))
			((cPC)(cPC))
			((PCout)(PCa))
		)
		(_use (_entity . PC)
			(_port
				((cPC)(cPC))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_instantiation U2 0 97 (_component RI )
		(_port
			((NPC)(NPC))
			((ckri)(ckri))
			((inst)(Instrucao))
			((RIout)(RIout))
		)
		(_use (_entity . RI)
			(_port
				((NPC)(NPC))
				((inst)(inst))
				((ckri)(ckri))
				((RIout)(RIout))
			)
		)
	)
	(_instantiation U3 0 105 (_component Soma4 )
		(_port
			((in1)(Ctc4))
			((in2)(PCa))
			((sai)(NPC))
		)
		(_use (_entity . Soma4)
		)
	)
	(_instantiation U4 0 112 (_component ICache )
		(_port
			((End1)(PCa))
			((ckIC)(cklC))
			((Dout)(Instrucao))
		)
		(_use (_entity . ICache)
			(_port
				((ckIC)(ckIC))
				((End1)(End1))
				((Dout)(Dout))
			)
		)
	)
	(_instantiation U5 0 119 (_component Mxpc )
		(_port
			((in1)(NPC))
			((in2)(NPCJ))
			((spc)(pcsrc))
			((out3)(newpc))
		)
		(_use (_entity . Mxpc)
			(_port
				((spc)(spc))
				((in1)(in1))
				((in2)(in2))
				((out3)(out3))
			)
		)
	)
	(_object
		(_port (_internal cPC ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal cklC ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal ckri ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal pcsrc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal Ctc4 ~SIGNED{31~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPCJ ~SIGNED{31~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~SIGNED{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RIout ~SIGNED{63~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~SIGNED{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{63~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1324 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal Instrucao ~SIGNED{31~downto~0}~1324 0 81 (_architecture (_uni ))))
		(_signal (_internal newpc ~SIGNED{31~downto~0}~1324 0 82 (_architecture (_uni ))))
		(_signal (_internal NPC ~SIGNED{31~downto~0}~1324 0 83 (_architecture (_uni ))))
		(_signal (_internal PCa ~SIGNED{31~downto~0}~1324 0 84 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
)
V 000045 55 3476          1433205203914 EX_M
(_unit VHDL (ex_m 0 5 (ex_m 0 21 ))
	(_version vb4)
	(_time 1433205203915 2015.06.01 21:33:23)
	(_source (\./../src/ex_m.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aef9fef8f3faacb8fbfebbf5f7abf8a8faa8aba9a6)
	(_entity
		(_time 1433205203911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cMo ~SIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPCJ ~SIGNED{31~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal Zero ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal ULAo ~SIGNED{31~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal Reg ~SIGNED{31~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endReg ~SIGNED{4~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal ckEX_M ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~126 0 14 (_entity (_out ))))
		(_type (_internal ~SIGNED{2~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cMo1 ~SIGNED{2~downto~0}~128 0 15 (_entity (_out ))))
		(_port (_internal Zeroo ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~SIGNED{100~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 100)(i 0))))))
		(_port (_internal EX_Mo ~SIGNED{100~downto~0}~12 0 17 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(11(d_100_96)))(_sensitivity(6)(7)))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(11(d_95_64)))(_sensitivity(5)(7)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(11(d_63_32)))(_sensitivity(4)(7)))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(11(d_31_0)))(_sensitivity(2)(7)))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(11(d_100_96)))(_sensitivity(6)(7)))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(10))(_sensitivity(3)(7)))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(9(d_2_0)))(_sensitivity(1)(7)))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(8(d_1_0)))(_sensitivity(0)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . EX_M 8 -1
	)
)
V 000049 55 24706         1433204580541 behavior
(_unit VHDL (exe 0 7 (behavior 0 46 ))
	(_version vb4)
	(_time 1433204580542 2015.06.01 21:23:00)
	(_source (\./../src/exe2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 9a9ecd94c3cdcb8ccd9882c0ce9c9f9d929c9f9c9f)
	(_entity
		(_time 1433204580531)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(EXE_buff
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 49 (_entity -1 ((i 32)))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal wbcon ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal memcon ~STD_LOGIC_VECTOR{2~downto~0}~132 0 54 (_entity (_in ))))
				(_port (_internal excon ~STD_LOGIC_VECTOR{6~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal next_int_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~13 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal rs ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~134 0 57 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal rt ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~136 0 58 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~138 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal imm ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~138 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal jabs ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1310 0 60 (_entity (_in ))))
				(_port (_internal rs_addr ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal rt_addr ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 62 (_entity (_in ))))
				(_port (_internal rd_addr ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 63 (_entity (_in ))))
				(_port (_internal data_o ~STD_LOGIC_VECTOR{187~downto~0}~13 0 65 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal Operando1 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1316 0 70 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal Operando2 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1318 0 71 (_entity (_in ))))
				(_port (_internal ALUctrl ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72 (_entity (_in ))))
				(_port (_internal Zero ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal Resultado ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1320 0 74 (_entity (_out ))))
			)
		)
		(somador
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 101 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal x ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1336 0 102 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1338 0 103 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1340 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal XY ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1340 0 104 (_entity (_out ))))
			)
		)
		(shift_left2
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.INTEGER 0 78 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1322 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1322 0 80 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
				(_port (_internal dataout ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1324 0 82 (_entity (_out ))))
			)
		)
		(ALUcontrol
			(_object
				(_port (_internal ALUop ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 87 (_entity (_in ))))
				(_port (_internal funct ~STD_LOGIC_VECTOR{5~downto~0}~13 0 88 (_entity (_in ))))
				(_port (_internal salida ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 89 (_entity (_out ))))
			)
		)
		(multiplexor3a1
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 120 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1352 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1352 0 121 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1354 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1354 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1356 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
				(_port (_internal c ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1356 0 123 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 124 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
				(_port (_internal f ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1360 0 125 (_entity (_out ))))
			)
		)
		(multiplexor2a1
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 25 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1330 0 94 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 26 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1332 0 95 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 27 )(i 0))))))
				(_port (_internal f ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1334 0 97 (_entity (_out ))))
			)
		)
		(forwarding_unit
			(_object
				(_port (_internal rs_addr ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 108 (_entity (_in ))))
				(_port (_internal rt_addr ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 109 (_entity (_in ))))
				(_port (_internal EXMEM_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 110 (_entity (_in ))))
				(_port (_internal MEMWB_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1348 0 111 (_entity (_in ))))
				(_port (_internal EXMEM_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal MEMWB_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal ForwardA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal ForwardB ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation buff 0 149 (_component EXE_buff )
		(_generic
			((NUMBITS)(_code 28))
		)
		(_port
			((rst)(rst))
			((clk)(clk))
			((load)(DEXWrite))
			((wbcon)(wbcon_i))
			((memcon)(memcon_i))
			((excon)(excon))
			((next_int_i)(next_int_i))
			((rs)(rs))
			((rt)(rt_i))
			((imm)(imm))
			((jabs)(j_abs_i))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((data_o)(outbff))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 29))
			)
			(_port
				((rst)(rst))
				((clk)(clk))
				((load)(load))
				((wbcon)(wbcon))
				((memcon)(memcon))
				((excon)(excon))
				((next_int_i)(next_int_i))
				((rs)(rs))
				((rt)(rt))
				((imm)(imm))
				((jabs)(jabs))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((data_o)(data_o))
			)
		)
	)
	(_instantiation alu1 0 152 (_component ALU )
		(_generic
			((NUMBITS)(_code 30))
		)
		(_port
			((Operando1)(op1))
			((Operando2)(op2))
			((ALUctrl)(ALUc))
			((Zero)(zero))
			((Resultado)(ALU_R))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 31))
			)
			(_port
				((Operando1)(Operando1))
				((Operando2)(Operando2))
				((ALUctrl)(ALUctrl))
				((Zero)(Zero))
				((Resultado)(Resultado))
			)
		)
	)
	(_instantiation jcal 0 155 (_component somador )
		(_generic
			((NUMBITS)(_code 32))
		)
		(_port
			((x)(outbff(d_137_106)))
			((y)(sls))
			((XY)(j_addr))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 33))
			)
			(_port
				((x)(x))
				((y)(y))
				((XY)(XY))
			)
		)
	)
	(_instantiation shift 0 158 (_component shift_left2 )
		(_generic
			((NUMBITS)(_code 34))
		)
		(_port
			((datain)(outbff(d_41_10)))
			((dataout)(sls))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 35))
			)
			(_port
				((datain)(datain))
				((dataout)(dataout))
			)
		)
	)
	(_instantiation aluc1 0 161 (_component ALUcontrol )
		(_port
			((ALUop)(outbff(d_140_138)))
			((funct)(outbff(d_15_10)))
			((salida)(ALUc))
		)
		(_use (_implicit)
			(_port
				((ALUop)(ALUop))
				((funct)(funct))
				((salida)(salida))
			)
		)
	)
	(_instantiation mxop1 0 164 (_component multiplexor3a1 )
		(_generic
			((NUMBITS)(_code 36))
		)
		(_port
			((a)(outbff(d_105_74)))
			((b)(op_W))
			((c)(op_M))
			((sel)(forA))
			((f)(op1))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 37))
			)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxopr2 0 167 (_component multiplexor2a1 )
		(_generic
			((NUMBITS)(_code 38))
		)
		(_port
			((a)(opr2))
			((b)(outbff(d_41_10)))
			((sel)(outbff(144)))
			((f)(op2))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 39))
			)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxop2 0 170 (_component multiplexor3a1 )
		(_generic
			((NUMBITS)(_code 40))
		)
		(_port
			((a)(outbff(d_73_42)))
			((b)(op_W))
			((c)(op_M))
			((sel)(forB))
			((f)(opr2))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 41))
			)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxrd1 0 173 (_component multiplexor2a1 )
		(_generic
			((NUMBITS)((i 5)))
		)
		(_port
			((a)(outbff(d_4_0)))
			((b)(outbff(d_9_5)))
			((sel)(outbff(141)))
			((f)(tomxrd2))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)((i 5)))
			)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxrd2 0 176 (_component multiplexor2a1 )
		(_generic
			((NUMBITS)((i 5)))
		)
		(_port
			((a)(tomxrd2))
			((b)(_string \"11111"\))
			((sel)(outbff(142)))
			((f)(rf_addr))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)((i 5)))
			)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation forward 0 179 (_component forwarding_unit )
		(_port
			((rs_addr)(outbff(d_152_148)))
			((rt_addr)(outbff(d_9_5)))
			((EXMEM_rdaddr)(EXMEM_rdaddr))
			((MEMWB_rdaddr)(MEMWB_rdaddr))
			((EXMEM_RegWrite)(EXMEM_RegWrite))
			((MEMWB_RegWrite)(MEMWB_RegWrite))
			((ForwardA)(forA))
			((ForwardB)(forB))
		)
		(_use (_implicit)
			(_port
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((EXMEM_rdaddr)(EXMEM_rdaddr))
				((MEMWB_rdaddr)(MEMWB_rdaddr))
				((EXMEM_RegWrite)(EXMEM_RegWrite))
				((MEMWB_RegWrite)(MEMWB_RegWrite))
				((ForwardA)(ForwardA))
				((ForwardB)(ForwardB))
			)
		)
	)
	(_object
		(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 8 \32\ (_entity ((i 32)))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wbcon_i ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal memcon_i ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal excon ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 42 )(i 0))))))
		(_port (_internal next_int_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 43 )(i 0))))))
		(_port (_internal j_abs_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 44 )(i 0))))))
		(_port (_internal rs ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 45 )(i 0))))))
		(_port (_internal rt_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~128 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_port (_internal imm ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1210 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rs_addr ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1212 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rt_addr ~STD_LOGIC_VECTOR{4~downto~0}~1212 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1214 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rd_addr ~STD_LOGIC_VECTOR{4~downto~0}~1214 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal EXMEM_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1216 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal MEMWB_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1218 0 23 (_entity (_in ))))
		(_port (_internal EXMEM_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal MEMWB_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_port (_internal op_M ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1220 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_port (_internal op_W ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1222 0 27 (_entity (_in ))))
		(_port (_internal DEXWrite ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal IDEX_rtaddr ~STD_LOGIC_VECTOR{4~downto~0}~1224 0 30 (_entity (_out ))))
		(_port (_internal IDEX_MemRead ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal PCSrcj ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1226 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 49 )(i 0))))))
		(_port (_internal j_addr ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1226 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1228 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 50 )(i 0))))))
		(_port (_internal j_abs_o ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1228 0 34 (_entity (_out ))))
		(_port (_internal zero ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wbcon_o ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1232 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal memcon_o ~STD_LOGIC_VECTOR{2~downto~0}~1232 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1234 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 51 )(i 0))))))
		(_port (_internal next_int_o ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1234 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1236 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
		(_port (_internal write_data ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1236 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1238 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
		(_port (_internal ALU_R ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1238 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1240 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rf_addr ~STD_LOGIC_VECTOR{4~downto~0}~1240 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{187~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 187)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1348 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
		(_signal (_internal op1 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 128 (_architecture (_uni ))))
		(_signal (_internal op2 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 129 (_architecture (_uni ))))
		(_signal (_internal opr2 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 130 (_architecture (_uni ))))
		(_signal (_internal sls ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 131 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1364 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal tomxrd2 ~STD_LOGIC_VECTOR{4~downto~0}~1364 0 132 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{187~downto~0}~1366 0 133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 187)(i 0))))))
		(_signal (_internal outbff ~STD_LOGIC_VECTOR{187~downto~0}~1366 0 133 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ALUc ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 134 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1370 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal forA ~STD_LOGIC_VECTOR{1~downto~0}~1370 0 135 (_architecture (_uni ))))
		(_signal (_internal forB ~STD_LOGIC_VECTOR{1~downto~0}~1370 0 136 (_architecture (_uni ))))
		(_process
			(line__140(_architecture 0 0 140 (_assignment (_simple)(_alias((j_abs_o)(outbff(d_187_156))))(_target(24))(_sensitivity(37(d_187_156))))))
			(line__141(_architecture 1 0 141 (_assignment (_simple)(_alias((wbcon_o)(outbff(d_150_148))))(_target(26))(_sensitivity(37(d_150_148))))))
			(line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((memcon_o)(outbff(d_147_145))))(_target(27))(_sensitivity(37(d_147_145))))))
			(line__143(_architecture 3 0 143 (_assignment (_simple)(_alias((next_int_o)(outbff(d_137_106))))(_target(28))(_sensitivity(37(d_137_106))))))
			(line__144(_architecture 4 0 144 (_assignment (_simple)(_alias((PCSrcj)(outbff(143))))(_simpleassign BUF)(_target(22))(_sensitivity(37(143))))))
			(line__145(_architecture 5 0 145 (_assignment (_simple)(_alias((IDEX_rtaddr)(outbff(d_9_5))))(_target(20))(_sensitivity(37(d_9_5))))))
			(line__146(_architecture 6 0 146 (_assignment (_simple)(_alias((IDEX_MemRead)(outbff(146))))(_simpleassign BUF)(_target(21))(_sensitivity(37(146))))))
			(line__147(_architecture 7 0 147 (_assignment (_simple)(_target(29))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 55 -1
	)
)
V 000045 55 6996          1433197770764 GREG
(_unit VHDL (greg 0 8 (greg 0 21 ))
	(_version vb4)
	(_time 1433197770765 2015.06.01 19:29:30)
	(_source (\./../src/GREG.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efedeabdbbb8bef9eebff8b4bce9eae9e8e9e8e8ed)
	(_entity
		(_time 1433197770759)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(multiplexador
			(_object
				(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal Tdata ~extSTD.STANDARD.TIME 0 45 (_entity -1 ((ns 4607182418800017408)))))
				(_generic (_internal Tsel ~extSTD.STANDARD.TIME 0 46 (_entity -1 ((ns 4611686018427387904)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 50 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 52 (_entity (_out ))))
			)
		)
		(dualregfile
			(_object
				(_generic (_internal NBdado ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
				(_generic (_internal NBend ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 4)))))
				(_generic (_internal Tread ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 4617315517961601024)))))
				(_generic (_internal Twrite ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4617315517961601024)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal dadoina ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal enda ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 35 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal endb ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 36 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal dadoouta ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 38 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal dadooutb ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 81 (_component multiplexador )
		(_generic
			((NumeroBits)((i 5)))
			((Tdata)((ns 4607182418800017408)))
			((Tsel)((ns 4611686018427387904)))
		)
		(_port
			((I0)(endA(d_4_0)))
			((I1)(endW(d_4_0)))
			((S)(rwcor))
			((O)(gregmuxout(d_4_0)))
		)
		(_use (_entity biblioteca_de_componentes multiplexador)
			(_generic
				((NumeroBits)((i 5)))
				((Tsel)((ns 4611686018427387904)))
				((Tdata)((ns 4607182418800017408)))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_instantiation U2 0 94 (_component dualregfile )
		(_generic
			((NBdado)((i 32)))
			((NBend)((i 5)))
			((Tread)((ns 4617315517961601024)))
			((Twrite)((ns 4617315517961601024)))
		)
		(_port
			((clk)(clk))
			((dadoina)(DataW(d_31_0)))
			((enda)(gregmuxout(d_4_0)))
			((endb)(endB(d_4_0)))
			((we)(rwcor))
			((dadoouta)(dataA(d_31_0)))
			((dadooutb)(dataB(d_31_0)))
		)
		(_use (_entity biblioteca_de_componentes dualregfile)
			(_generic
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DataW ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endA ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endB ~STD_LOGIC_VECTOR{4~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endW ~STD_LOGIC_VECTOR{4~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataA ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataB ~STD_LOGIC_VECTOR{31~downto~0}~128 0 17 (_entity (_out ))))
		(_signal (_internal rwcor ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal gregmuxout ~STD_LOGIC_VECTOR{4~downto~0}~13 0 59 (_architecture (_uni ))))
		(_process
			(definerw(_architecture 0 0 65 (_process (_simple)(_target(8))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . GREG 9 -1
	)
)
V 000047 55 1604          1433179391972 ICache
(_unit VHDL (icache 0 4 (icache 0 11 ))
	(_version vb4)
	(_time 1433179391973 2015.06.01 14:23:11)
	(_source (\./../src/icache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c99bc29cc39e9cdfcbcfd1939dcfc0cfcacfc8cfca)
	(_entity
		(_time 1433179391970)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ckIC ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal End1 ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal Dout ~SIGNED{31~downto~0}~122 0 8 (_entity (_out ))))
		(_type (_internal ~SIGNED{31~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal mcache 0 12 (_array ~SIGNED{31~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal icache mcache 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ICache 1 -1
	)
)
V 000043 55 12873         1433202516657 ID
(_unit VHDL (id 0 28 (id 0 43 ))
	(_version vb4)
	(_time 1433202516658 2015.06.01 20:48:36)
	(_source (\./../compile/id.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 94c3c99b94c3c98298c68dcec1929d9290929d9290)
	(_entity
		(_time 1433197620665)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(GREG
			(_object
				(_port (_internal DataW ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal endA ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal endB ~STD_LOGIC_VECTOR{4~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal endW ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal dataA ~STD_LOGIC_VECTOR{31~downto~0}~136 0 55 (_entity (_out ))))
				(_port (_internal dataB ~STD_LOGIC_VECTOR{31~downto~0}~138 0 56 (_entity (_out ))))
			)
		)
		(UC1
			(_object
				(_port (_internal contin ~SIGNED{7~downto~0}~13 0 79 (_entity (_in ))))
				(_port (_internal cEX ~SIGNED{3~downto~0}~1326 0 80 (_entity (_out ))))
				(_port (_internal cM ~SIGNED{2~downto~0}~1328 0 81 (_entity (_out ))))
				(_port (_internal cWB ~SIGNED{1~downto~0}~1330 0 82 (_entity (_out ))))
			)
		)
		(ID_EX
			(_object
				(_port (_internal NPC ~SIGNED{31~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal cEX ~SIGNED{3~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal cM ~SIGNED{2~downto~0}~13 0 63 (_entity (_in ))))
				(_port (_internal cWB ~SIGNED{1~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal ckID_EX ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal r1 ~SIGNED{4~downto~0}~13 0 66 (_entity (_in ))))
				(_port (_internal rega ~SIGNED{31~downto~0}~1312 0 67 (_entity (_in ))))
				(_port (_internal regb ~SIGNED{31~downto~0}~1314 0 68 (_entity (_in ))))
				(_port (_internal rt ~SIGNED{4~downto~0}~1316 0 69 (_entity (_in ))))
				(_port (_internal sext ~SIGNED{31~downto~0}~1318 0 70 (_entity (_in ))))
				(_port (_internal ID_EXout ~SIGNED{137~downto~0}~13 0 71 (_entity (_out ))))
				(_port (_internal cEXo ~SIGNED{3~downto~0}~1320 0 72 (_entity (_out ))))
				(_port (_internal cMo ~SIGNED{2~downto~0}~1322 0 73 (_entity (_out ))))
				(_port (_internal cWBo ~SIGNED{1~downto~0}~1324 0 74 (_entity (_out ))))
			)
		)
		(xsign
			(_object
				(_generic (_internal NBE ~extSTD.STANDARD.INTEGER 0 87 (_entity -1 ((i 8)))))
				(_generic (_internal NBS ~extSTD.STANDARD.INTEGER 0 88 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal I ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 91 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal O ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 109 (_component GREG )
		(_port
			((DataW)(dataw))
			((clk)(ClkGREG))
			((endA(4))(RIout(57)))
			((endA(3))(RIout(56)))
			((endA(2))(RIout(55)))
			((endA(1))(RIout(54)))
			((endA(0))(RIout(53)))
			((endB(4))(RIout(52)))
			((endB(3))(RIout(51)))
			((endB(2))(RIout(50)))
			((endB(1))(RIout(49)))
			((endB(0))(RIout(48)))
			((endW)(enderw))
			((rw)(rw))
			((dataA)(dataA))
			((dataB)(dataB))
		)
		(_use (_entity . GREG)
			(_port
				((clk)(clk))
				((rw)(rw))
				((DataW)(DataW))
				((endA)(endA))
				((endB)(endB))
				((endW)(endW))
				((dataA)(dataA))
				((dataB)(dataB))
			)
		)
	)
	(_instantiation U3 0 129 (_component UC1 )
		(_port
			((contin)(RIout{63~downto~56}~0))
			((cEX)(BUS1768))
			((cM)(BUS1771))
			((cWB)(BUS1770))
		)
		(_use (_entity . UC1)
			(_port
				((contin)(contin))
				((cWB)(cWB))
				((cM)(cM))
				((cEX)(cEX))
			)
		)
	)
	(_instantiation U4 0 137 (_component ID_EX )
		(_port
			((NPC)(RIout{31~downto~0}~0))
			((cEX)(BUS1768))
			((cM)(BUS1771))
			((cWB)(BUS1770))
			((ckID_EX)(cklID_EX))
			((r1)(RIout{52~downto~48}~0))
			((rega)(dataA{31~downto~0}~0))
			((regb)(dataB{31~downto~0}~0))
			((rt)(RIout{47~downto~43}~0))
			((sext)(out1o{31~downto~0}~0))
			((ID_EXout)(ID_EXout))
			((cEXo)(cEXo))
			((cMo)(cMo))
			((cWBo)(cWBo))
		)
		(_use (_entity . ID_EX)
			(_port
				((cWB)(cWB))
				((cM)(cM))
				((NPC)(NPC))
				((cEX)(cEX))
				((rega)(rega))
				((regb)(regb))
				((sext)(sext))
				((r1)(r1))
				((rt)(rt))
				((ckID_EX)(ckID_EX))
				((cWBo)(cWBo))
				((cMo)(cMo))
				((cEXo)(cEXo))
				((ID_EXout)(ID_EXout))
			)
		)
	)
	(_instantiation U5 0 155 (_component xsign )
		(_port
			((I)(RIout(d_47_32)))
			((O)(out1o(d_31_0)))
		)
		(_use (_entity biblioteca_de_componentes xsign)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_internal ClkGREG ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal cklID_EX ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RIout ~STD_LOGIC_VECTOR{63~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataw ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal enderw ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~SIGNED{137~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 137)(i 0))))))
		(_port (_internal ID_EXout ~SIGNED{137~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~SIGNED{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cEXo ~SIGNED{3~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~SIGNED{2~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cMo ~SIGNED{2~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~SIGNED{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~SIGNED{2~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~SIGNED{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{4~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~SIGNED{31~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~SIGNED{137~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 137)(i 0))))))
		(_type (_internal ~SIGNED{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~SIGNED{2~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{1~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~SIGNED{7~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~SIGNED{3~downto~0}~1326 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~SIGNED{2~downto~0}~1328 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~SIGNED{1~downto~0}~1330 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~SIGNED{3~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS1768 ~SIGNED{3~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{1~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal BUS1770 ~SIGNED{1~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{2~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal BUS1771 ~SIGNED{2~downto~0}~1336 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal dataA ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 101 (_architecture (_uni ))))
		(_signal (_internal dataB ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 102 (_architecture (_uni ))))
		(_signal (_internal out1o ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{63~downto~56}~13 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 56))))))
		(_signal (_alias RIout{63~downto~56}~0 ~STD_LOGIC_VECTOR{63~downto~56}~13 0 129 (_internal (3(d_63_56)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1339 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_alias RIout{31~downto~0}~0 ~STD_LOGIC_VECTOR{31~downto~0}~1339 0 137 (_internal (3(d_31_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{52~downto~48}~13 0 148 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 52)(i 48))))))
		(_signal (_alias RIout{52~downto~48}~0 ~STD_LOGIC_VECTOR{52~downto~48}~13 0 137 (_internal (3(d_52_48)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_alias dataA{31~downto~0}~0 ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 137 (_internal (13(d_31_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1341 0 150 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_alias dataB{31~downto~0}~0 ~STD_LOGIC_VECTOR{31~downto~0}~1341 0 137 (_internal (14(d_31_0)))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~43}~13 0 151 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 43))))))
		(_signal (_alias RIout{47~downto~43}~0 ~STD_LOGIC_VECTOR{47~downto~43}~13 0 137 (_internal (3(d_47_43)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_alias out1o{31~downto~0}~0 ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 137 (_internal (15(d_31_0)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
	(_model . ID 2 -1
	)
)
V 000046 55 4193          1433197766702 ID_EX
(_unit VHDL (id_ex 0 4 (id_ex 0 23 ))
	(_version vb4)
	(_time 1433197766703 2015.06.01 19:29:26)
	(_source (\./../src/ID_EX.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 07020d010453051100021f5d5f010302510102000f)
	(_entity
		(_time 1433182217857)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWB ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cM ~SIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPC ~SIGNED{31~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cEX ~SIGNED{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal rega ~SIGNED{31~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regb ~SIGNED{31~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal sext ~SIGNED{31~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal r1 ~SIGNED{4~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rt ~SIGNED{4~downto~0}~128 0 14 (_entity (_in ))))
		(_port (_internal ckID_EX ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~1210 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~1210 0 16 (_entity (_out ))))
		(_type (_internal ~SIGNED{2~downto~0}~1212 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cMo ~SIGNED{2~downto~0}~1212 0 17 (_entity (_out ))))
		(_type (_internal ~SIGNED{3~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cEXo ~SIGNED{3~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~SIGNED{137~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 137)(i 0))))))
		(_port (_internal ID_EXout ~SIGNED{137~downto~0}~12 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(13(d_137_133)))(_sensitivity(8)(9)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(13(d_132_128)))(_sensitivity(7)(9)))))
			(line__27(_architecture 2 0 27 (_assignment (_simple)(_target(13(d_127_96)))(_sensitivity(6)(9)))))
			(line__28(_architecture 3 0 28 (_assignment (_simple)(_target(13(d_95_64)))(_sensitivity(5)(9)))))
			(line__29(_architecture 4 0 29 (_assignment (_simple)(_target(13(d_63_32)))(_sensitivity(4)(9)))))
			(line__30(_architecture 5 0 30 (_assignment (_simple)(_target(13(d_31_0)))(_sensitivity(2)(9)))))
			(line__31(_architecture 6 0 31 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(3)(9)))))
			(line__32(_architecture 7 0 32 (_assignment (_simple)(_target(11(d_2_0)))(_sensitivity(1)(9)))))
			(line__33(_architecture 8 0 33 (_assignment (_simple)(_target(10(d_1_0)))(_sensitivity(0)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ID_EX 9 -1
	)
)
V 000045 55 2293          1433179391652 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 0 16 ))
	(_version vb4)
	(_time 1433179391653 2015.06.01 14:23:11)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 81d3d48cd6d7d2978282c5d8868686878387d584d7)
	(_entity
		(_time 1433179391650)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 0 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
V 000045 55 15479         1433205973732 mem2
(_unit VHDL (mem2 0 28 (mem2 0 45 ))
	(_version vb4)
	(_time 1433205973733 2015.06.01 21:46:13)
	(_source (\./../compile/mem2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8c8c89dc59fc8dbcacf9c9ddd92cdcbcace9ccecdce9c)
	(_entity
		(_time 1433205973724)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(DMEM
			(_object
				(_port (_internal dataw ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal endr ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal endw ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53 (_entity (_in ))))
				(_port (_internal memread ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal memwrite ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal datao ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56 (_entity (_out ))))
			)
		)
		(M_WB
			(_object
				(_port (_internal PCin ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61 (_entity (_in ))))
				(_port (_internal cWBc ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dmout ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 64 (_entity (_in ))))
				(_port (_internal endw ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65 (_entity (_in ))))
				(_port (_internal regout ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 66 (_entity (_in ))))
				(_port (_internal M_WBo ~STD_LOGIC_VECTOR{68~downto~0}~13 0 67 (_entity (_out ))))
				(_port (_internal PCout ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 68 (_entity (_out ))))
				(_port (_internal cWBo ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 90 (_component DMEM )
		(_port
			((dataw(31))(Ex_Mo(95)))
			((dataw(30))(Ex_Mo(94)))
			((dataw(29))(Ex_Mo(93)))
			((dataw(28))(Ex_Mo(92)))
			((dataw(27))(Ex_Mo(91)))
			((dataw(26))(Ex_Mo(90)))
			((dataw(25))(Ex_Mo(89)))
			((dataw(24))(Ex_Mo(88)))
			((dataw(23))(Ex_Mo(87)))
			((dataw(22))(Ex_Mo(86)))
			((dataw(21))(Ex_Mo(85)))
			((dataw(20))(Ex_Mo(84)))
			((dataw(19))(Ex_Mo(83)))
			((dataw(18))(Ex_Mo(82)))
			((dataw(17))(Ex_Mo(81)))
			((dataw(16))(Ex_Mo(80)))
			((dataw(15))(Ex_Mo(79)))
			((dataw(14))(Ex_Mo(78)))
			((dataw(13))(Ex_Mo(77)))
			((dataw(12))(Ex_Mo(76)))
			((dataw(11))(Ex_Mo(75)))
			((dataw(10))(Ex_Mo(74)))
			((dataw(9))(Ex_Mo(73)))
			((dataw(8))(Ex_Mo(72)))
			((dataw(7))(Ex_Mo(71)))
			((dataw(6))(Ex_Mo(70)))
			((dataw(5))(Ex_Mo(69)))
			((dataw(4))(Ex_Mo(68)))
			((dataw(3))(Ex_Mo(67)))
			((dataw(2))(Ex_Mo(66)))
			((dataw(1))(Ex_Mo(65)))
			((dataw(0))(Ex_Mo(64)))
			((endr(31))(Ex_Mo(63)))
			((endr(30))(Ex_Mo(62)))
			((endr(29))(Ex_Mo(61)))
			((endr(28))(Ex_Mo(60)))
			((endr(27))(Ex_Mo(59)))
			((endr(26))(Ex_Mo(58)))
			((endr(25))(Ex_Mo(57)))
			((endr(24))(Ex_Mo(56)))
			((endr(23))(Ex_Mo(55)))
			((endr(22))(Ex_Mo(54)))
			((endr(21))(Ex_Mo(53)))
			((endr(20))(Ex_Mo(52)))
			((endr(19))(Ex_Mo(51)))
			((endr(18))(Ex_Mo(50)))
			((endr(17))(Ex_Mo(49)))
			((endr(16))(Ex_Mo(48)))
			((endr(15))(Ex_Mo(47)))
			((endr(14))(Ex_Mo(46)))
			((endr(13))(Ex_Mo(45)))
			((endr(12))(Ex_Mo(44)))
			((endr(11))(Ex_Mo(43)))
			((endr(10))(Ex_Mo(42)))
			((endr(9))(Ex_Mo(41)))
			((endr(8))(Ex_Mo(40)))
			((endr(7))(Ex_Mo(39)))
			((endr(6))(Ex_Mo(38)))
			((endr(5))(Ex_Mo(37)))
			((endr(4))(Ex_Mo(36)))
			((endr(3))(Ex_Mo(35)))
			((endr(2))(Ex_Mo(34)))
			((endr(1))(Ex_Mo(33)))
			((endr(0))(Ex_Mo(32)))
			((endw(31))(Ex_Mo(63)))
			((endw(30))(Ex_Mo(62)))
			((endw(29))(Ex_Mo(61)))
			((endw(28))(Ex_Mo(60)))
			((endw(27))(Ex_Mo(59)))
			((endw(26))(Ex_Mo(58)))
			((endw(25))(Ex_Mo(57)))
			((endw(24))(Ex_Mo(56)))
			((endw(23))(Ex_Mo(55)))
			((endw(22))(Ex_Mo(54)))
			((endw(21))(Ex_Mo(53)))
			((endw(20))(Ex_Mo(52)))
			((endw(19))(Ex_Mo(51)))
			((endw(18))(Ex_Mo(50)))
			((endw(17))(Ex_Mo(49)))
			((endw(16))(Ex_Mo(48)))
			((endw(15))(Ex_Mo(47)))
			((endw(14))(Ex_Mo(46)))
			((endw(13))(Ex_Mo(45)))
			((endw(12))(Ex_Mo(44)))
			((endw(11))(Ex_Mo(43)))
			((endw(10))(Ex_Mo(42)))
			((endw(9))(Ex_Mo(41)))
			((endw(8))(Ex_Mo(40)))
			((endw(7))(Ex_Mo(39)))
			((endw(6))(Ex_Mo(38)))
			((endw(5))(Ex_Mo(37)))
			((endw(4))(Ex_Mo(36)))
			((endw(3))(Ex_Mo(35)))
			((endw(2))(Ex_Mo(34)))
			((endw(1))(Ex_Mo(33)))
			((endw(0))(Ex_Mo(32)))
			((memread)(cMO(1)))
			((memwrite)(cMO(2)))
			((datao)(BUS60))
		)
		(_use (_implicit)
			(_port
				((dataw)(dataw))
				((endr)(endr))
				((endw)(endw))
				((memread)(memread))
				((memwrite)(memwrite))
				((datao)(datao))
			)
		)
	)
	(_instantiation U2 0 193 (_component M_WB )
		(_port
			((PCin)(PCin))
			((cWBc(2))(cWBc(1)))
			((cWBc(1))(cWBc(0)))
			((cWBc(0))(Dangling_Input_Signal))
			((ckM_WB)(ckM_WB))
			((dmout)(BUS60))
			((endw(4))(Ex_Mo(100)))
			((endw(3))(Ex_Mo(99)))
			((endw(2))(Ex_Mo(98)))
			((endw(1))(Ex_Mo(97)))
			((endw(0))(Ex_Mo(96)))
			((regout(31))(Ex_Mo(95)))
			((regout(30))(Ex_Mo(94)))
			((regout(29))(Ex_Mo(93)))
			((regout(28))(Ex_Mo(92)))
			((regout(27))(Ex_Mo(91)))
			((regout(26))(Ex_Mo(90)))
			((regout(25))(Ex_Mo(89)))
			((regout(24))(Ex_Mo(88)))
			((regout(23))(Ex_Mo(87)))
			((regout(22))(Ex_Mo(86)))
			((regout(21))(Ex_Mo(85)))
			((regout(20))(Ex_Mo(84)))
			((regout(19))(Ex_Mo(83)))
			((regout(18))(Ex_Mo(82)))
			((regout(17))(Ex_Mo(81)))
			((regout(16))(Ex_Mo(80)))
			((regout(15))(Ex_Mo(79)))
			((regout(14))(Ex_Mo(78)))
			((regout(13))(Ex_Mo(77)))
			((regout(12))(Ex_Mo(76)))
			((regout(11))(Ex_Mo(75)))
			((regout(10))(Ex_Mo(74)))
			((regout(9))(Ex_Mo(73)))
			((regout(8))(Ex_Mo(72)))
			((regout(7))(Ex_Mo(71)))
			((regout(6))(Ex_Mo(70)))
			((regout(5))(Ex_Mo(69)))
			((regout(4))(Ex_Mo(68)))
			((regout(3))(Ex_Mo(67)))
			((regout(2))(Ex_Mo(66)))
			((regout(1))(Ex_Mo(65)))
			((regout(0))(Ex_Mo(64)))
			((M_WBo)(M_WBo))
			((PCout)(PCout))
			((cWBo(2))(cWBo(1)))
			((cWBo(1))(cWBo(0)))
			((cWBo(0))(DANGLING_U2_cWBo_0))
		)
		(_use (_implicit)
			(_port
				((PCin)(PCin))
				((cWBc)(cWBc))
				((ckM_WB)(ckM_WB))
				((dmout)(dmout))
				((endw)(endw))
				((regout)(regout))
				((M_WBo)(M_WBo))
				((PCout)(PCout))
				((cWBo)(cWBo))
			)
		)
	)
	(_object
		(_port (_internal Zero ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{100~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 100)(i 0))))))
		(_port (_internal EX_Mo ~STD_LOGIC_VECTOR{100~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCin ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cMo ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBc ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal pcsrc ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{68~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~STD_LOGIC_VECTOR{68~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPCJ ~STD_LOGIC_VECTOR{31~downto~0}~122 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCout ~STD_LOGIC_VECTOR{31~downto~0}~124 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~STD_LOGIC_VECTOR{1~downto~0}~126 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{68~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS60 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 78 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U2_cWBo_0 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_process
			(line__245(_architecture 0 0 245 (_assignment (_simple)(_target(7))(_sensitivity(0)(5(0))))))
			(line__251(_architecture 1 0 251 (_assignment (_simple)(_alias((NPCJ(0))(EX_Mo(0))))(_target(9(0)))(_sensitivity(3(0))))))
			(line__252(_architecture 2 0 252 (_assignment (_simple)(_alias((NPCJ(1))(EX_Mo(1))))(_target(9(1)))(_sensitivity(3(1))))))
			(line__253(_architecture 3 0 253 (_assignment (_simple)(_alias((NPCJ(10))(EX_Mo(10))))(_target(9(10)))(_sensitivity(3(10))))))
			(line__254(_architecture 4 0 254 (_assignment (_simple)(_alias((NPCJ(11))(EX_Mo(11))))(_target(9(11)))(_sensitivity(3(11))))))
			(line__255(_architecture 5 0 255 (_assignment (_simple)(_alias((NPCJ(12))(EX_Mo(12))))(_target(9(12)))(_sensitivity(3(12))))))
			(line__256(_architecture 6 0 256 (_assignment (_simple)(_alias((NPCJ(13))(EX_Mo(13))))(_target(9(13)))(_sensitivity(3(13))))))
			(line__257(_architecture 7 0 257 (_assignment (_simple)(_alias((NPCJ(14))(EX_Mo(14))))(_target(9(14)))(_sensitivity(3(14))))))
			(line__258(_architecture 8 0 258 (_assignment (_simple)(_alias((NPCJ(15))(EX_Mo(15))))(_target(9(15)))(_sensitivity(3(15))))))
			(line__259(_architecture 9 0 259 (_assignment (_simple)(_alias((NPCJ(16))(EX_Mo(16))))(_target(9(16)))(_sensitivity(3(16))))))
			(line__260(_architecture 10 0 260 (_assignment (_simple)(_alias((NPCJ(17))(EX_Mo(17))))(_target(9(17)))(_sensitivity(3(17))))))
			(line__261(_architecture 11 0 261 (_assignment (_simple)(_alias((NPCJ(18))(EX_Mo(18))))(_target(9(18)))(_sensitivity(3(18))))))
			(line__262(_architecture 12 0 262 (_assignment (_simple)(_alias((NPCJ(19))(EX_Mo(19))))(_target(9(19)))(_sensitivity(3(19))))))
			(line__263(_architecture 13 0 263 (_assignment (_simple)(_alias((NPCJ(2))(EX_Mo(2))))(_target(9(2)))(_sensitivity(3(2))))))
			(line__264(_architecture 14 0 264 (_assignment (_simple)(_alias((NPCJ(20))(EX_Mo(20))))(_target(9(20)))(_sensitivity(3(20))))))
			(line__265(_architecture 15 0 265 (_assignment (_simple)(_alias((NPCJ(21))(EX_Mo(21))))(_target(9(21)))(_sensitivity(3(21))))))
			(line__266(_architecture 16 0 266 (_assignment (_simple)(_alias((NPCJ(22))(EX_Mo(22))))(_target(9(22)))(_sensitivity(3(22))))))
			(line__267(_architecture 17 0 267 (_assignment (_simple)(_alias((NPCJ(23))(EX_Mo(23))))(_target(9(23)))(_sensitivity(3(23))))))
			(line__268(_architecture 18 0 268 (_assignment (_simple)(_alias((NPCJ(24))(EX_Mo(24))))(_target(9(24)))(_sensitivity(3(24))))))
			(line__269(_architecture 19 0 269 (_assignment (_simple)(_alias((NPCJ(25))(EX_Mo(25))))(_target(9(25)))(_sensitivity(3(25))))))
			(line__270(_architecture 20 0 270 (_assignment (_simple)(_alias((NPCJ(26))(EX_Mo(26))))(_target(9(26)))(_sensitivity(3(26))))))
			(line__271(_architecture 21 0 271 (_assignment (_simple)(_alias((NPCJ(27))(EX_Mo(27))))(_target(9(27)))(_sensitivity(3(27))))))
			(line__272(_architecture 22 0 272 (_assignment (_simple)(_alias((NPCJ(28))(EX_Mo(28))))(_target(9(28)))(_sensitivity(3(28))))))
			(line__273(_architecture 23 0 273 (_assignment (_simple)(_alias((NPCJ(29))(EX_Mo(29))))(_target(9(29)))(_sensitivity(3(29))))))
			(line__274(_architecture 24 0 274 (_assignment (_simple)(_alias((NPCJ(3))(EX_Mo(3))))(_target(9(3)))(_sensitivity(3(3))))))
			(line__275(_architecture 25 0 275 (_assignment (_simple)(_alias((NPCJ(30))(EX_Mo(30))))(_target(9(30)))(_sensitivity(3(30))))))
			(line__276(_architecture 26 0 276 (_assignment (_simple)(_alias((NPCJ(31))(EX_Mo(31))))(_target(9(31)))(_sensitivity(3(31))))))
			(line__277(_architecture 27 0 277 (_assignment (_simple)(_alias((NPCJ(4))(EX_Mo(4))))(_target(9(4)))(_sensitivity(3(4))))))
			(line__278(_architecture 28 0 278 (_assignment (_simple)(_alias((NPCJ(5))(EX_Mo(5))))(_target(9(5)))(_sensitivity(3(5))))))
			(line__279(_architecture 29 0 279 (_assignment (_simple)(_alias((NPCJ(6))(EX_Mo(6))))(_target(9(6)))(_sensitivity(3(6))))))
			(line__280(_architecture 30 0 280 (_assignment (_simple)(_alias((NPCJ(7))(EX_Mo(7))))(_target(9(7)))(_sensitivity(3(7))))))
			(line__281(_architecture 31 0 281 (_assignment (_simple)(_alias((NPCJ(8))(EX_Mo(8))))(_target(9(8)))(_sensitivity(3(8))))))
			(line__282(_architecture 32 0 282 (_assignment (_simple)(_alias((NPCJ(9))(EX_Mo(9))))(_target(9(9)))(_sensitivity(3(9))))))
			(line__287(_architecture 33 0 287 (_assignment (_simple)(_target(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . mem2 34 -1
	)
)
V 000049 55 2095          1433179390531 mux5bits
(_unit VHDL (mux5bits 0 28 (mux5bits 0 42 ))
	(_version vb4)
	(_time 1433179390533 2015.06.01 14:23:10)
	(_source (\./../compile/mux5bits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e4b1e184e48420d194c0c4446191a191d184a191b)
	(_entity
		(_time 1433179390528)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_generic (_internal Tsel ~extSTD.STANDARD.TIME 0 31 \2 ns\ (_entity ((ns 4611686018427387904)))))
		(_generic (_internal Tdata ~extSTD.STANDARD.TIME 0 32 \1 ns\ (_entity ((ns 4607182418800017408)))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38 (_entity (_out ))))
		(_variable (_internal Delay ~extSTD.STANDARD.TIME 0 52 (_process 0 ((ns 0)))))
		(_process
			(Mux(_architecture 0 0 48 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux5bits 4 -1
	)
)
V 000045 55 1334          1433179394359 Mxpc
(_unit VHDL (mxpc 0 4 (mxpc 0 12 ))
	(_version vb4)
	(_time 1433179394360 2015.06.01 14:23:14)
	(_source (\./../src/mxpc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1c4e1b1a474a480a1f4c5847451b1c1a1f1a481b14)
	(_entity
		(_time 1433179394356)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal spc ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal in1 ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal in2 ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal out3 ~SIGNED{31~downto~0}~124 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Mxpc 1 -1
	)
)
V 000043 55 1232          1433179392303 PC
(_unit VHDL (pc 0 4 (pc 0 11 ))
	(_version vb4)
	(_time 1433179392304 2015.06.01 14:23:12)
	(_source (\./../src/pc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 10431417134644061342004a421710161317101613)
	(_entity
		(_time 1433179392301)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal cPC ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCin ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCout ~SIGNED{31~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . PC 1 -1
	)
)
V 000043 55 1533          1433179393328 RI
(_unit VHDL (ri 0 4 (ri 0 12 ))
	(_version vb4)
	(_time 1433179393329 2015.06.01 14:23:13)
	(_source (\./../src/ri.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 16451c11194040001e11044c4e1114101f1114101f)
	(_entity
		(_time 1433179393326)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPC ~SIGNED{31~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inst ~SIGNED{31~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal ckri ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{63~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RIout ~SIGNED{63~downto~0}~12 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3(d_63_32)))(_sensitivity(1)(2)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3(d_31_0)))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RI 2 -1
	)
)
V 000046 55 1057          1435957081706 Soma4
(_unit VHDL (soma4 0 4 (soma4 0 11 ))
	(_version vb4)
	(_time 1435957081707 2015.07.03 17:58:01)
	(_source (\./../src/soma4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f0d04090f580f190e591b545d0959095b090e0c0b)
	(_entity
		(_time 1435957081704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal in2 ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal sai ~SIGNED{31~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Soma4 1 -1
	)
)
V 000044 55 1751          1433197064219 UC1
(_unit VHDL (uc1 0 5 (uc1 0 12 ))
	(_version vb4)
	(_time 1433197064220 2015.06.01 19:17:44)
	(_source (\./../src/uc1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fefeaaaea8acabe9faf9eda1aef9fbf8fdfdfff9fb)
	(_entity
		(_time 1433196470568)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal contin ~SIGNED{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWB ~SIGNED{1~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~SIGNED{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cM ~SIGNED{2~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~SIGNED{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cEX ~SIGNED{3~downto~0}~12 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((cWB(d_1_0))(contin(d_1_0))))(_target(1(d_1_0)))(_sensitivity(0(d_1_0))))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((cM(d_2_0))(contin(d_2_0))))(_target(2(d_2_0)))(_sensitivity(0(d_2_0))))))
			(line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((cEX(d_3_0))(contin(d_3_0))))(_target(3(d_3_0)))(_sensitivity(0(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . UC1 3 -1
	)
)
V 000043 55 4295          1433179392631 WB
(_unit VHDL (wb 0 31 (wb 0 41 ))
	(_version vb4)
	(_time 1433179392632 2015.06.01 14:23:12)
	(_source (\./../compile/wb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 580b5a5b520e0b4e590a4f020b5f5f5e5a5f5f5e5a)
	(_entity
		(_time 1433179392628)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(multiplexador
			(_object
				(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal Tdata ~extSTD.STANDARD.TIME 0 48 (_entity -1 ((ns 4607182418800017408)))))
				(_generic (_internal Tsel ~extSTD.STANDARD.TIME 0 49 (_entity -1 ((ns 4611686018427387904)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 53 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 63 (_component multiplexador )
		(_port
			((I0)(M_WBo(d_31_0)))
			((I1)(M_WBo(d_63_32)))
			((S)(cWBo(0)))
			((O)(dataw(d_31_0)))
		)
		(_use (_entity biblioteca_de_componentes multiplexador)
			(_generic
				((Tsel)((ns 4611686018427387904)))
				((Tdata)((ns 4607182418800017408)))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{68~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~STD_LOGIC_VECTOR{68~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal Output0 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataw ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal enderw ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_entity (_out ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((Output0)(cWBo(1))))(_simpleassign BUF)(_target(2))(_sensitivity(1(1))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((enderw(0))(M_WBo(64))))(_target(4(0)))(_sensitivity(0(64))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((enderw(1))(M_WBo(65))))(_target(4(1)))(_sensitivity(0(65))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((enderw(2))(M_WBo(66))))(_target(4(2)))(_sensitivity(0(66))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_alias((enderw(3))(M_WBo(67))))(_target(4(3)))(_sensitivity(0(67))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_alias((enderw(4))(M_WBo(68))))(_target(4(4)))(_sensitivity(0(68))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . WB 9 -1
	)
)
V 000043 55 4285          1435959217426 WB
(_unit VHDL (wb 0 31 (wb 0 41 ))
	(_version vb4)
	(_time 1435959217427 2015.07.03 18:33:37)
	(_source (\./../compile/wb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b3e1e1e7b2e5e0a5b2e1a4e9e0b4b4b5b1b4b4b5b1)
	(_entity
		(_time 1435959217421)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(multiplexador
			(_object
				(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal Tdata ~extSTD.STANDARD.TIME 0 48 (_entity -1 ((ns 4607182418800017408)))))
				(_generic (_internal Tsel ~extSTD.STANDARD.TIME 0 49 (_entity -1 ((ns 4611686018427387904)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 53 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 63 (_component multiplexador )
		(_port
			((I0)(M_WBo(d_31_0)))
			((I1)(M_WBo(d_63_32)))
			((S)(cWBo(0)))
			((O)(dataw(d_31_0)))
		)
		(_use (_entity biblioteca_de_componentes multiplexador)
			(_generic
				((Tsel)((ns 4611686018427387904)))
				((Tdata)((ns 4607182418800017408)))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{68~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~STD_LOGIC_VECTOR{68~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataw ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal enderw ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_entity (_out ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((RW)(cWBo(1))))(_simpleassign BUF)(_target(2))(_sensitivity(1(1))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((enderw(0))(M_WBo(64))))(_target(4(0)))(_sensitivity(0(64))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((enderw(1))(M_WBo(65))))(_target(4(1)))(_sensitivity(0(65))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((enderw(2))(M_WBo(66))))(_target(4(2)))(_sensitivity(0(66))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_alias((enderw(3))(M_WBo(67))))(_target(4(3)))(_sensitivity(0(67))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_alias((enderw(4))(M_WBo(68))))(_target(4(4)))(_sensitivity(0(68))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . WB 9 -1
	)
)
V 000048 55 6758          1435960678998 Cache_I
(_unit VHDL (cache_i 0 7 (cache_i 0 35 ))
	(_version vb4)
	(_time 1435960678999 2015.07.03 18:57:58)
	(_source (\./../src/cacheI.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_code f8fda9a8f1afafeea4fbeda1fffef1fefbfef9fefb)
	(_entity
		(_time 1435960678979)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal bits_addr ~extSTD.STANDARD.INTEGER 0 9 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_word ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_block_conj ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
		(_generic (_internal bits_conjuntos ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 22 (_entity (_out ))))
		(_port (_internal memPrim_enable ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal memPrim_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal memPrim_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal memPrim_addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal memPrim_data_in ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal memPrim_block_out ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 29 (_entity (_out ))))
		(_port (_internal hit_par ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal miss_par ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_constant (_internal n_blocks ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_code 7))))
		(_constant (_internal n_conj ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_code 8))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_code 9))))
		(_constant (_internal t_access ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4602678819172646912)))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_type (_internal data_t 0 42 (_array ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 ((_to (i 0)(c 11))))))
		(_type (_internal bloco 0 44 (_record (valid ~extSTD.STANDARD.BOOLEAN )(tag ~extSTD.STANDARD.INTEGER )(data data_t ))))
		(_type (_internal conjunto 0 50 (_array bloco ((_to (i 0)(c 12))))))
		(_type (_internal t_cache 0 51 (_array conjunto ((_to (i 0)(c 13))))))
		(_signal (_internal Cache t_cache 0 53 (_architecture (_uni ))))
		(_signal (_internal reading_hit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_variable (_internal addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 61 (_process 0 )))
		(_variable (_internal cache_temp t_cache 0 64 (_process 0 )))
		(_variable (_internal data_t ~extSTD.STANDARD.INTEGER 0 65 (_process 0 )))
		(_variable (_internal bloco ~extSTD.STANDARD.INTEGER 0 66 (_process 0 )))
		(_variable (_internal ret ~extSTD.STANDARD.BOOLEAN 0 67 (_process 0 )))
		(_variable (_internal tag ~extSTD.STANDARD.INTEGER 0 68 (_process 0 )))
		(_variable (_internal word ~extSTD.STANDARD.INTEGER 0 69 (_process 0 )))
		(_variable (_internal bits ~extSTD.STANDARD.INTEGER 0 70 (_process 0 )))
		(_variable (_internal hit ~extSTD.STANDARD.BOOLEAN 0 71 (_process 0 )))
		(_variable (_internal hasEmpty ~extSTD.STANDARD.BOOLEAN 0 72 (_process 0 )))
		(_variable (_internal empty ~extSTD.STANDARD.INTEGER 0 73 (_process 0 )))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 74 (_process 0 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 74 (_process 0 )))
		(_variable (_internal random ~extSTD.STANDARD.REAL 0 75 (_process 0 )))
		(_variable (_internal random_block ~extSTD.STANDARD.INTEGER 0 76 (_process 0 )))
		(_variable (_internal writing ~extSTD.STANDARD.BOOLEAN 0 77 (_process 0 )))
		(_variable (_internal reading ~extSTD.STANDARD.BOOLEAN 0 78 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~132 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_variable (_internal addr_ret ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~132 0 79 (_process 0 )))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(14)(15)(2)(5)(6)(7)(9)(11)(12)(13))(_sensitivity(15)(0)(8))(_monitor)(_read(14)(1)(3)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_model . Cache_I 16 -1
	)
)
V 000048 55 7000          1435960736623 Cache_D
(_unit VHDL (cache_d 0 7 (cache_d 0 37 ))
	(_version vb4)
	(_time 1435960736624 2015.07.03 18:58:56)
	(_source (\./../src/cacheD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_code 13144414114444051b141617554946151015121510151b)
	(_entity
		(_time 1435960736606)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal bits_addr ~extSTD.STANDARD.INTEGER 0 9 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_word ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_block_conj ~extSTD.STANDARD.INTEGER 0 11 \1\ (_entity ((i 1)))))
		(_generic (_internal bits_conjuntos ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal a_write ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal memPrim_enable ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal memPrim_write ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal memPrim_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal memPrim_addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal memPrim_data_in ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal memPrim_block_out ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 30 (_entity (_out ))))
		(_port (_internal hit_par ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal miss_par ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_constant (_internal n_blocks ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_code 7))))
		(_constant (_internal n_conj ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 8))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_code 9))))
		(_constant (_internal t_access ~extSTD.STANDARD.TIME 0 43 (_architecture ((ns 4602678819172646912)))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_type (_internal data_t 0 44 (_array ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 ((_to (i 0)(c 11))))))
		(_type (_internal bloco 0 46 (_record (valid ~extSTD.STANDARD.BOOLEAN )(tag ~extSTD.STANDARD.INTEGER )(data data_t ))))
		(_type (_internal conjunto 0 52 (_array bloco ((_to (i 0)(c 12))))))
		(_type (_internal LRU_t 0 53 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(c 13))))))
		(_type (_internal t_cache 0 54 (_array conjunto ((_to (i 0)(c 14))))))
		(_signal (_internal Cache t_cache 0 56 (_architecture (_uni ))))
		(_signal (_internal reading_hit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_variable (_internal addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 64 (_process 0 )))
		(_variable (_internal LRU LRU_t 0 66 (_process 0 )))
		(_variable (_internal cache_temp t_cache 0 67 (_process 0 )))
		(_variable (_internal data_t ~extSTD.STANDARD.INTEGER 0 68 (_process 0 )))
		(_variable (_internal bloco ~extSTD.STANDARD.INTEGER 0 69 (_process 0 )))
		(_variable (_internal ret ~extSTD.STANDARD.BOOLEAN 0 70 (_process 0 )))
		(_variable (_internal tag ~extSTD.STANDARD.INTEGER 0 71 (_process 0 )))
		(_variable (_internal word ~extSTD.STANDARD.INTEGER 0 72 (_process 0 )))
		(_variable (_internal hit ~extSTD.STANDARD.BOOLEAN 0 73 (_process 0 )))
		(_variable (_internal hasEmpty ~extSTD.STANDARD.BOOLEAN 0 74 (_process 0 )))
		(_variable (_internal empty ~extSTD.STANDARD.INTEGER 0 75 (_process 0 )))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 76 (_process 0 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 76 (_process 0 )))
		(_variable (_internal random ~extSTD.STANDARD.REAL 0 77 (_process 0 )))
		(_variable (_internal bits ~extSTD.STANDARD.INTEGER 0 78 (_process 0 )))
		(_variable (_internal random_block ~extSTD.STANDARD.INTEGER 0 79 (_process 0 )))
		(_variable (_internal writing ~extSTD.STANDARD.BOOLEAN 0 80 (_process 0 )))
		(_variable (_internal reading ~extSTD.STANDARD.BOOLEAN 0 81 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~133 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_variable (_internal addr_ret ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~133 0 82 (_process 0 )))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(15)(16)(3)(6)(7)(8)(10)(12)(13)(14))(_sensitivity(16)(0)(9))(_monitor)(_read(15)(1)(2)(4)(5)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (12)
	)
	(_model . Cache_D 17 -1
	)
)
I 000048 55 6420          1435961642269 memPrim
(_unit VHDL (memprim 0 8 (memprim 0 40 ))
	(_version vb4)
	(_time 1435961642270 2015.07.03 19:14:02)
	(_source (\./../src/memoriaprincipal.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code c390c296c594c3d49290d1999bc597c597c5c6c597)
	(_entity
		(_time 1435961642260)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BE ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal BP ~extSTD.STANDARD.INTEGER 0 11 \32\ (_entity ((i 32)))))
		(_type (_internal ~STRING~12 0 12 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal nombre ~STRING~12 0 12 (_entity (_string \"C:\\Users\\DianaCarolina\\Dropbox\\Projeto Arquitetura\\arquivos VHDL\\Caches\\sort.txt"\))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_generic (_internal TRW ~extSTD.STANDARD.TIME 0 14 \1 ns\ (_entity ((ns 4636737291354636288)))))
		(_generic (_internal Tsetup ~extSTD.STANDARD.TIME 0 15 \2 ns\ (_entity ((ns 4611686018427387904)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addressI ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addressD ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data_inI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal data_inD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data_outI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data_outD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_entity (_out ))))
		(_port (_internal m_writeI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal m_writeD ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal m_enableI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal m_enableD ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal m_readyI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal m_readyD ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal tipo_memoria 0 43 (_array ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 ((_to (i 0)(i 50000))))))
		(_signal (_internal Mram tipo_memoria 0 44 (_architecture (_uni ((_others(_others(i 2))))))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_code 9))))
		(_variable (_internal endereco ~extSTD.STANDARD.INTEGER 0 50 (_process 0 )))
		(_variable (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 0 )))
		(_variable (_internal ftD ~extieee.std_logic_1164.STD_LOGIC 0 52 (_process 0 ((i 3)))))
		(_variable (_internal ftI ~extieee.std_logic_1164.STD_LOGIC 0 53 (_process 0 ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_variable (_internal dadoEntrada ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_variable (_internal ender ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_variable (_internal dadoSaida ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_process 0 )))
		(_variable (_internal inicio ~extieee.std_logic_1164.STD_LOGIC 0 58 (_process 0 ((i 3)))))
		(_type (_internal HexTable 0 64 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 0)(i 255)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_type (_internal ~HexTable{'0'~to~'1'}~13 0 65 (_array ~extSTD.STANDARD.INTEGER ((_to (i 48)(i 49)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_constant (_internal lookup ~HexTable{'0'~to~'1'}~13 0 65 (_internal (((i 0))((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(Carga_Inicial_e_Ram_Memoria(_architecture 0 0 49 (_process (_simple)(_target(13)(5)(6)(11)(12))(_sensitivity(0)(3)(4))(_monitor)(_read(13)(1)(2)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_internal fill_memory 1 0 63 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . memPrim 13 -1
	)
)
V 000048 55 6420          1435961658836 memPrim
(_unit VHDL (memprim 0 8 (memprim 0 40 ))
	(_version vb4)
	(_time 1435961658837 2015.07.03 19:14:18)
	(_source (\./../src/memoriaprincipal.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code 7b7f797a2c2c7b6c2a286921237d2f7d2f7d7e7d2f)
	(_entity
		(_time 1435961642259)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BE ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal BP ~extSTD.STANDARD.INTEGER 0 11 \32\ (_entity ((i 32)))))
		(_type (_internal ~STRING~12 0 12 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal nombre ~STRING~12 0 12 (_entity (_string \"C:\\Users\\DianaCarolina\\Dropbox\\Projeto Arquitetura\\arquivos VHDL\\Caches\\sort.txt"\))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_generic (_internal TRW ~extSTD.STANDARD.TIME 0 14 \1 ns\ (_entity ((ns 4636737291354636288)))))
		(_generic (_internal Tsetup ~extSTD.STANDARD.TIME 0 15 \2 ns\ (_entity ((ns 4611686018427387904)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addressI ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addressD ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data_inI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal data_inD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data_outI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data_outD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_entity (_out ))))
		(_port (_internal m_writeI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal m_writeD ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal m_enableI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal m_enableD ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal m_readyI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal m_readyD ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal tipo_memoria 0 43 (_array ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 ((_to (i 0)(i 50000))))))
		(_signal (_internal Mram tipo_memoria 0 44 (_architecture (_uni ((_others(_others(i 2))))))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_code 9))))
		(_variable (_internal endereco ~extSTD.STANDARD.INTEGER 0 50 (_process 0 )))
		(_variable (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 0 )))
		(_variable (_internal ftD ~extieee.std_logic_1164.STD_LOGIC 0 52 (_process 0 ((i 3)))))
		(_variable (_internal ftI ~extieee.std_logic_1164.STD_LOGIC 0 53 (_process 0 ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_variable (_internal dadoEntrada ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_variable (_internal ender ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_variable (_internal dadoSaida ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_process 0 )))
		(_variable (_internal inicio ~extieee.std_logic_1164.STD_LOGIC 0 58 (_process 0 ((i 3)))))
		(_type (_internal HexTable 0 64 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 0)(i 255)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_type (_internal ~HexTable{'0'~to~'1'}~13 0 65 (_array ~extSTD.STANDARD.INTEGER ((_to (i 48)(i 49)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_constant (_internal lookup ~HexTable{'0'~to~'1'}~13 0 65 (_internal (((i 0))((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(Carga_Inicial_e_Ram_Memoria(_architecture 0 0 49 (_process (_simple)(_target(13)(5)(6)(11)(12))(_sensitivity(0)(3)(4))(_monitor)(_read(13)(1)(2)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_internal fill_memory 1 0 63 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . memPrim 13 -1
	)
)
I 000045 55 2314          1436020079293 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436020079294 2015.07.04 11:27:59)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/M_WB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4939792969297d2c7c7809dc3c3c3c2c6c290c192)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 2314          1436020129060 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436020129061 2015.07.04 11:28:49)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/M_WB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 28282d2f767e7b3e2b2b6c712f2f2f2e2a2e7c2d7e)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 2313          1436020544410 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436020544411 2015.07.04 11:35:44)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/MWB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1f4f5f5f6f7f2b7a2a2e5f8a6a6a6a7a3a7f5a4f7)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 2313          1436020711197 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436020711198 2015.07.04 11:38:31)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/MWB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1d1f1a191f4b4e0b1e1e59441a1a1a1b1f1b49184b)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000048 55 6420          1436020740424 memPrim
(_unit VHDL (memprim 0 8 (memprim 0 40 ))
	(_version vb4)
	(_time 1436020740425 2015.07.04 11:39:00)
	(_source (\./../src/memoriaprincipal.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code 50045153550750470103420a085604560456555604)
	(_entity
		(_time 1435961642259)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BE ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal BP ~extSTD.STANDARD.INTEGER 0 11 \32\ (_entity ((i 32)))))
		(_type (_internal ~STRING~12 0 12 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal nombre ~STRING~12 0 12 (_entity (_string \"C:\\Users\\DianaCarolina\\Dropbox\\Projeto Arquitetura\\arquivos VHDL\\Caches\\sort.txt"\))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_generic (_internal TRW ~extSTD.STANDARD.TIME 0 14 \1 ns\ (_entity ((ns 4636737291354636288)))))
		(_generic (_internal Tsetup ~extSTD.STANDARD.TIME 0 15 \2 ns\ (_entity ((ns 4611686018427387904)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addressI ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addressD ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data_inI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal data_inD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data_outI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data_outD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_entity (_out ))))
		(_port (_internal m_writeI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal m_writeD ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal m_enableI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal m_enableD ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal m_readyI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal m_readyD ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal tipo_memoria 0 43 (_array ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 ((_to (i 0)(i 50000))))))
		(_signal (_internal Mram tipo_memoria 0 44 (_architecture (_uni ((_others(_others(i 2))))))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_code 9))))
		(_variable (_internal endereco ~extSTD.STANDARD.INTEGER 0 50 (_process 0 )))
		(_variable (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 0 )))
		(_variable (_internal ftD ~extieee.std_logic_1164.STD_LOGIC 0 52 (_process 0 ((i 3)))))
		(_variable (_internal ftI ~extieee.std_logic_1164.STD_LOGIC 0 53 (_process 0 ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_variable (_internal dadoEntrada ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_variable (_internal ender ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_variable (_internal dadoSaida ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_process 0 )))
		(_variable (_internal inicio ~extieee.std_logic_1164.STD_LOGIC 0 58 (_process 0 ((i 3)))))
		(_type (_internal HexTable 0 64 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 0)(i 255)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_type (_internal ~HexTable{'0'~to~'1'}~13 0 65 (_array ~extSTD.STANDARD.INTEGER ((_to (i 48)(i 49)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_constant (_internal lookup ~HexTable{'0'~to~'1'}~13 0 65 (_internal (((i 0))((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(Carga_Inicial_e_Ram_Memoria(_architecture 0 0 49 (_process (_simple)(_target(13)(5)(6)(11)(12))(_sensitivity(0)(3)(4))(_monitor)(_read(13)(1)(2)(7)(8)(9)(10)))))
		)
		(_subprogram
			(_internal fill_memory 1 0 63 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . memPrim 13 -1
	)
)
I 000045 55 2322          1436021304220 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436021304221 2015.07.04 11:48:24)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/novomemoriaw.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aba8f7ffaffdf8bda8a8eff2acacacada9adffaefd)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 2313          1436021435963 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436021435964 2015.07.04 11:50:35)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/MWB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4a494c4b4d1c195c49490e134d4d4d4c484c1e4f1c)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 2313          1436021828464 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436021828465 2015.07.04 11:57:08)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/MWB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c7f207e792a2f6a7f7f38257b7b7b7a7e7a28792a)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 7016          1436022036003 GREG
(_unit VHDL (greg 0 8 (greg 1 21 ))
	(_version vb4)
	(_time 1436022036004 2015.07.04 12:00:36)
	(_source (\./../src/GREG.vhd\(\./../src/gro.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 252b2120227274332475327e762320232223222227)
	(_entity
		(_time 1433197770758)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(multiplexador
			(_object
				(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 1 44 (_entity -1 ((i 8)))))
				(_generic (_internal Tdata ~extSTD.STANDARD.TIME 1 45 (_entity -1 ((ns 4607182418800017408)))))
				(_generic (_internal Tsel ~extSTD.STANDARD.TIME 1 46 (_entity -1 ((ns 4611686018427387904)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 1 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 1 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 1 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 1 50 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 1 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 1 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 1 52 (_entity (_out ))))
			)
		)
		(dualregfile
			(_object
				(_generic (_internal NBdado ~extSTD.STANDARD.INTEGER 1 27 (_entity -1 ((i 8)))))
				(_generic (_internal NBend ~extSTD.STANDARD.INTEGER 1 28 (_entity -1 ((i 4)))))
				(_generic (_internal Tread ~extSTD.STANDARD.TIME 1 29 (_entity -1 ((ns 4617315517961601024)))))
				(_generic (_internal Twrite ~extSTD.STANDARD.TIME 1 30 (_entity -1 ((ns 4617315517961601024)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 1 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal dadoina ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 1 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 1 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal enda ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 1 35 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 1 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal endb ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 1 36 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 1 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 1 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal dadoouta ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 1 38 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 1 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal dadooutb ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 1 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 81 (_component multiplexador )
		(_generic
			((NumeroBits)((i 5)))
			((Tdata)((ns 4607182418800017408)))
			((Tsel)((ns 4611686018427387904)))
		)
		(_port
			((I0)(endA(d_4_0)))
			((I1)(endW(d_4_0)))
			((S)(rwcor))
			((O)(gregmuxout(d_4_0)))
		)
		(_use (_entity biblioteca_de_componentes multiplexador)
			(_generic
				((NumeroBits)((i 5)))
				((Tsel)((ns 4611686018427387904)))
				((Tdata)((ns 4607182418800017408)))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_instantiation U2 1 94 (_component dualregfile )
		(_generic
			((NBdado)((i 32)))
			((NBend)((i 5)))
			((Tread)((ns 4617315517961601024)))
			((Twrite)((ns 4617315517961601024)))
		)
		(_port
			((clk)(clk))
			((dadoina)(DataW(d_31_0)))
			((enda)(gregmuxout(d_4_0)))
			((endb)(endB(d_4_0)))
			((we)(rwcor))
			((dadoouta)(dataA(d_31_0)))
			((dadooutb)(dataB(d_31_0)))
		)
		(_use (_entity biblioteca_de_componentes dualregfile)
			(_generic
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DataW ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endA ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endB ~STD_LOGIC_VECTOR{4~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endW ~STD_LOGIC_VECTOR{4~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataA ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataB ~STD_LOGIC_VECTOR{31~downto~0}~128 0 17 (_entity (_out ))))
		(_signal (_internal rwcor ~extieee.std_logic_1164.STD_LOGIC 1 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal gregmuxout ~STD_LOGIC_VECTOR{4~downto~0}~13 1 59 (_architecture (_uni ))))
		(_process
			(definerw(_architecture 0 1 65 (_process (_simple)(_target(8))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . GREG 9 -1
	)
)
V 000049 55 2095          1436022132899 mux5bits
(_unit VHDL (mux5bits 0 28 (mux5bits 0 42 ))
	(_version vb4)
	(_time 1436022132900 2015.07.04 12:02:12)
	(_source (\./../compile/mux5bits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0e0b0e5b5e6eca3b7e2a2eae8b7b4b7b3b6e4b7b5)
	(_entity
		(_time 1433179390527)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 0 30 \5\ (_entity ((i 5)))))
		(_generic (_internal Tsel ~extSTD.STANDARD.TIME 0 31 \2 ns\ (_entity ((ns 4611686018427387904)))))
		(_generic (_internal Tdata ~extSTD.STANDARD.TIME 0 32 \1 ns\ (_entity ((ns 4607182418800017408)))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 38 (_entity (_out ))))
		(_variable (_internal Delay ~extSTD.STANDARD.TIME 0 52 (_process 0 ((ns 0)))))
		(_process
			(Mux(_architecture 0 0 48 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux5bits 4 -1
	)
)
V 000047 55 1604          1436022133087 ICache
(_unit VHDL (icache 0 4 (icache 0 11 ))
	(_version vb4)
	(_time 1436022133088 2015.07.04 12:02:13)
	(_source (\./../src/icache.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c3c306c3c3b397a6e6a7436386a656a6f6a6d6a6f)
	(_entity
		(_time 1433179391969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal ckIC ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal End1 ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal Dout ~SIGNED{31~downto~0}~122 0 8 (_entity (_out ))))
		(_type (_internal ~SIGNED{31~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal mcache 0 12 (_array ~SIGNED{31~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal icache mcache 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ICache 1 -1
	)
)
V 000043 55 1232          1436022133270 PC
(_unit VHDL (pc 0 4 (pc 0 11 ))
	(_version vb4)
	(_time 1436022133271 2015.07.04 12:02:13)
	(_source (\./../src/pc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 17464110134143011445074d451017111410171114)
	(_entity
		(_time 1433179392300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal cPC ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCin ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCout ~SIGNED{31~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . PC 1 -1
	)
)
V 000043 55 4285          1436022133446 WB
(_unit VHDL (wb 0 31 (wb 0 41 ))
	(_version vb4)
	(_time 1436022133447 2015.07.04 12:02:13)
	(_source (\./../compile/wb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d2838380d28481c4d380c58881d5d5d4d0d5d5d4d0)
	(_entity
		(_time 1435959217420)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(multiplexador
			(_object
				(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal Tdata ~extSTD.STANDARD.TIME 0 48 (_entity -1 ((ns 4607182418800017408)))))
				(_generic (_internal Tsel ~extSTD.STANDARD.TIME 0 49 (_entity -1 ((ns 4611686018427387904)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 52 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 53 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 55 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 63 (_component multiplexador )
		(_port
			((I0)(M_WBo(d_31_0)))
			((I1)(M_WBo(d_63_32)))
			((S)(cWBo(0)))
			((O)(dataw(d_31_0)))
		)
		(_use (_entity biblioteca_de_componentes multiplexador)
			(_generic
				((Tsel)((ns 4611686018427387904)))
				((Tdata)((ns 4607182418800017408)))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{68~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~STD_LOGIC_VECTOR{68~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_in ))))
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataw ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal enderw ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37 (_entity (_out ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((RW)(cWBo(1))))(_simpleassign BUF)(_target(2))(_sensitivity(1(1))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((enderw(0))(M_WBo(64))))(_target(4(0)))(_sensitivity(0(64))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((enderw(1))(M_WBo(65))))(_target(4(1)))(_sensitivity(0(65))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((enderw(2))(M_WBo(66))))(_target(4(2)))(_sensitivity(0(66))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_alias((enderw(3))(M_WBo(67))))(_target(4(3)))(_sensitivity(0(67))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_alias((enderw(4))(M_WBo(68))))(_target(4(4)))(_sensitivity(0(68))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . WB 9 -1
	)
)
V 000043 55 1533          1436022133637 RI
(_unit VHDL (ri 0 4 (ri 0 12 ))
	(_version vb4)
	(_time 1436022133638 2015.07.04 12:02:13)
	(_source (\./../src/ri.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8e898c80d2d8d89886899cd4d6898c8887898c8887)
	(_entity
		(_time 1433179393325)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPC ~SIGNED{31~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal inst ~SIGNED{31~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal ckri ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{63~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 63)(i 0))))))
		(_port (_internal RIout ~SIGNED{63~downto~0}~12 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3(d_63_32)))(_sensitivity(1)(2)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3(d_31_0)))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . RI 2 -1
	)
)
V 000044 55 1751          1436022133804 UC1
(_unit VHDL (uc1 0 5 (uc1 0 13 ))
	(_version vb4)
	(_time 1436022133805 2015.07.04 12:02:13)
	(_source (\./../src/uc1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 393e3d3c336b6c2e3d3e2a66693e3c3f3a3a383e3c)
	(_entity
		(_time 1433196470568)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal contin ~SIGNED{7~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWB ~SIGNED{1~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~SIGNED{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cM ~SIGNED{2~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~SIGNED{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cEX ~SIGNED{3~downto~0}~12 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((cWB(d_1_0))(contin(d_1_0))))(_target(1(d_1_0)))(_sensitivity(0(d_1_0))))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((cM(d_2_0))(contin(d_2_0))))(_target(2(d_2_0)))(_sensitivity(0(d_2_0))))))
			(line__17(_architecture 2 0 17 (_assignment (_simple)(_alias((cEX(d_3_0))(contin(d_3_0))))(_target(3(d_3_0)))(_sensitivity(0(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . UC1 3 -1
	)
)
V 000046 55 1057          1436022133971 Soma4
(_unit VHDL (soma4 0 4 (soma4 0 11 ))
	(_version vb4)
	(_time 1436022133972 2015.07.04 12:02:13)
	(_source (\./../src/soma4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d5d2d7878682d5c3d483c18e87d383d381d3d4d6d1)
	(_entity
		(_time 1435957081703)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal in2 ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal sai ~SIGNED{31~downto~0}~122 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Soma4 1 -1
	)
)
V 000045 55 1334          1436022134280 Mxpc
(_unit VHDL (mxpc 0 4 (mxpc 0 12 ))
	(_version vb4)
	(_time 1436022134281 2015.07.04 12:02:14)
	(_source (\./../src/mxpc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0d0b5a0a515b591b0e5d4956540a0d0b0e0b590a05)
	(_entity
		(_time 1433179394355)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal spc ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal in1 ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal in2 ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal out3 ~SIGNED{31~downto~0}~124 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Mxpc 1 -1
	)
)
V 000046 55 4193          1436022134588 ID_EX
(_unit VHDL (id_ex 0 4 (id_ex 0 23 ))
	(_version vb4)
	(_time 1436022134589 2015.07.04 12:02:14)
	(_source (\./../src/ID_EX.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 454348474411475342405d1f1d434140134340424d)
	(_entity
		(_time 1433182217857)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWB ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cM ~SIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPC ~SIGNED{31~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cEX ~SIGNED{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal rega ~SIGNED{31~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regb ~SIGNED{31~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal sext ~SIGNED{31~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal r1 ~SIGNED{4~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rt ~SIGNED{4~downto~0}~128 0 14 (_entity (_in ))))
		(_port (_internal ckID_EX ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~1210 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~1210 0 16 (_entity (_out ))))
		(_type (_internal ~SIGNED{2~downto~0}~1212 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cMo ~SIGNED{2~downto~0}~1212 0 17 (_entity (_out ))))
		(_type (_internal ~SIGNED{3~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cEXo ~SIGNED{3~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~SIGNED{137~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 137)(i 0))))))
		(_port (_internal ID_EXout ~SIGNED{137~downto~0}~12 0 19 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(13(d_137_133)))(_sensitivity(8)(9)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_target(13(d_132_128)))(_sensitivity(7)(9)))))
			(line__27(_architecture 2 0 27 (_assignment (_simple)(_target(13(d_127_96)))(_sensitivity(6)(9)))))
			(line__28(_architecture 3 0 28 (_assignment (_simple)(_target(13(d_95_64)))(_sensitivity(5)(9)))))
			(line__29(_architecture 4 0 29 (_assignment (_simple)(_target(13(d_63_32)))(_sensitivity(4)(9)))))
			(line__30(_architecture 5 0 30 (_assignment (_simple)(_target(13(d_31_0)))(_sensitivity(2)(9)))))
			(line__31(_architecture 6 0 31 (_assignment (_simple)(_target(12(d_3_0)))(_sensitivity(3)(9)))))
			(line__32(_architecture 7 0 32 (_assignment (_simple)(_target(11(d_2_0)))(_sensitivity(1)(9)))))
			(line__33(_architecture 8 0 33 (_assignment (_simple)(_target(10(d_1_0)))(_sensitivity(0)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ID_EX 9 -1
	)
)
V 000045 55 6996          1436022134890 GREG
(_unit VHDL (greg 0 8 (greg 0 21 ))
	(_version vb4)
	(_time 1436022134891 2015.07.04 12:02:14)
	(_source (\./../src/GREG.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e686c6f39393f786f3e79353d686b68696869696c)
	(_entity
		(_time 1433197770758)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(multiplexador
			(_object
				(_generic (_internal NumeroBits ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
				(_generic (_internal Tdata ~extSTD.STANDARD.TIME 0 45 (_entity -1 ((ns 4607182418800017408)))))
				(_generic (_internal Tsel ~extSTD.STANDARD.TIME 0 46 (_entity -1 ((ns 4611686018427387904)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 49 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 50 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal O ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 52 (_entity (_out ))))
			)
		)
		(dualregfile
			(_object
				(_generic (_internal NBdado ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 8)))))
				(_generic (_internal NBend ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 ((i 4)))))
				(_generic (_internal Tread ~extSTD.STANDARD.TIME 0 29 (_entity -1 ((ns 4617315517961601024)))))
				(_generic (_internal Twrite ~extSTD.STANDARD.TIME 0 30 (_entity -1 ((ns 4617315517961601024)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal dadoina ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal enda ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 35 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal endb ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 36 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal dadoouta ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 38 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal dadooutb ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 81 (_component multiplexador )
		(_generic
			((NumeroBits)((i 5)))
			((Tdata)((ns 4607182418800017408)))
			((Tsel)((ns 4611686018427387904)))
		)
		(_port
			((I0)(endA(d_4_0)))
			((I1)(endW(d_4_0)))
			((S)(rwcor))
			((O)(gregmuxout(d_4_0)))
		)
		(_use (_entity biblioteca_de_componentes multiplexador)
			(_generic
				((NumeroBits)((i 5)))
				((Tsel)((ns 4611686018427387904)))
				((Tdata)((ns 4607182418800017408)))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((O)(O))
			)
		)
	)
	(_instantiation U2 0 94 (_component dualregfile )
		(_generic
			((NBdado)((i 32)))
			((NBend)((i 5)))
			((Tread)((ns 4617315517961601024)))
			((Twrite)((ns 4617315517961601024)))
		)
		(_port
			((clk)(clk))
			((dadoina)(DataW(d_31_0)))
			((enda)(gregmuxout(d_4_0)))
			((endb)(endB(d_4_0)))
			((we)(rwcor))
			((dadoouta)(dataA(d_31_0)))
			((dadooutb)(dataB(d_31_0)))
		)
		(_use (_entity biblioteca_de_componentes dualregfile)
			(_generic
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal DataW ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endA ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endB ~STD_LOGIC_VECTOR{4~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endW ~STD_LOGIC_VECTOR{4~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataA ~STD_LOGIC_VECTOR{31~downto~0}~126 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dataB ~STD_LOGIC_VECTOR{31~downto~0}~128 0 17 (_entity (_out ))))
		(_signal (_internal rwcor ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal gregmuxout ~STD_LOGIC_VECTOR{4~downto~0}~13 0 59 (_architecture (_uni ))))
		(_process
			(definerw(_architecture 0 0 65 (_process (_simple)(_target(8))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . GREG 9 -1
	)
)
V 000049 55 24706         1436022135173 behavior
(_unit VHDL (exe 0 7 (behavior 0 46 ))
	(_version vb4)
	(_time 1436022135174 2015.07.04 12:02:15)
	(_source (\./../src/exe2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 8680858988d1d790d1849edcd28083818e80838083)
	(_entity
		(_time 1433204580530)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(EXE_buff
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 49 (_entity -1 ((i 32)))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal wbcon ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53 (_entity (_in ))))
				(_port (_internal memcon ~STD_LOGIC_VECTOR{2~downto~0}~132 0 54 (_entity (_in ))))
				(_port (_internal excon ~STD_LOGIC_VECTOR{6~downto~0}~13 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal next_int_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~13 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal rs ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~134 0 57 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~136 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal rt ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~136 0 58 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~138 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal imm ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~138 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1310 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal jabs ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1310 0 60 (_entity (_in ))))
				(_port (_internal rs_addr ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal rt_addr ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 62 (_entity (_in ))))
				(_port (_internal rd_addr ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 63 (_entity (_in ))))
				(_port (_internal data_o ~STD_LOGIC_VECTOR{187~downto~0}~13 0 65 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal Operando1 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1316 0 70 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal Operando2 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1318 0 71 (_entity (_in ))))
				(_port (_internal ALUctrl ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72 (_entity (_in ))))
				(_port (_internal Zero ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal Resultado ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1320 0 74 (_entity (_out ))))
			)
		)
		(somador
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 101 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal x ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1336 0 102 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1338 0 103 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1340 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal XY ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1340 0 104 (_entity (_out ))))
			)
		)
		(shift_left2
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.INTEGER 0 78 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1322 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1322 0 80 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1324 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
				(_port (_internal dataout ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1324 0 82 (_entity (_out ))))
			)
		)
		(ALUcontrol
			(_object
				(_port (_internal ALUop ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 87 (_entity (_in ))))
				(_port (_internal funct ~STD_LOGIC_VECTOR{5~downto~0}~13 0 88 (_entity (_in ))))
				(_port (_internal salida ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 89 (_entity (_out ))))
			)
		)
		(multiplexor3a1
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 120 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1352 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1352 0 121 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1354 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 22 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1354 0 122 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1356 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 23 )(i 0))))))
				(_port (_internal c ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1356 0 123 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 124 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
				(_port (_internal f ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1360 0 125 (_entity (_out ))))
			)
		)
		(multiplexor2a1
			(_object
				(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 32)))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 25 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1330 0 94 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 26 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1332 0 95 (_entity (_in ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 27 )(i 0))))))
				(_port (_internal f ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1334 0 97 (_entity (_out ))))
			)
		)
		(forwarding_unit
			(_object
				(_port (_internal rs_addr ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 108 (_entity (_in ))))
				(_port (_internal rt_addr ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 109 (_entity (_in ))))
				(_port (_internal EXMEM_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 110 (_entity (_in ))))
				(_port (_internal MEMWB_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1348 0 111 (_entity (_in ))))
				(_port (_internal EXMEM_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal MEMWB_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal ForwardA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal ForwardB ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation buff 0 149 (_component EXE_buff )
		(_generic
			((NUMBITS)(_code 28))
		)
		(_port
			((rst)(rst))
			((clk)(clk))
			((load)(DEXWrite))
			((wbcon)(wbcon_i))
			((memcon)(memcon_i))
			((excon)(excon))
			((next_int_i)(next_int_i))
			((rs)(rs))
			((rt)(rt_i))
			((imm)(imm))
			((jabs)(j_abs_i))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((data_o)(outbff))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 29))
			)
			(_port
				((rst)(rst))
				((clk)(clk))
				((load)(load))
				((wbcon)(wbcon))
				((memcon)(memcon))
				((excon)(excon))
				((next_int_i)(next_int_i))
				((rs)(rs))
				((rt)(rt))
				((imm)(imm))
				((jabs)(jabs))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((data_o)(data_o))
			)
		)
	)
	(_instantiation alu1 0 152 (_component ALU )
		(_generic
			((NUMBITS)(_code 30))
		)
		(_port
			((Operando1)(op1))
			((Operando2)(op2))
			((ALUctrl)(ALUc))
			((Zero)(zero))
			((Resultado)(ALU_R))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 31))
			)
			(_port
				((Operando1)(Operando1))
				((Operando2)(Operando2))
				((ALUctrl)(ALUctrl))
				((Zero)(Zero))
				((Resultado)(Resultado))
			)
		)
	)
	(_instantiation jcal 0 155 (_component somador )
		(_generic
			((NUMBITS)(_code 32))
		)
		(_port
			((x)(outbff(d_137_106)))
			((y)(sls))
			((XY)(j_addr))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 33))
			)
			(_port
				((x)(x))
				((y)(y))
				((XY)(XY))
			)
		)
	)
	(_instantiation shift 0 158 (_component shift_left2 )
		(_generic
			((NUMBITS)(_code 34))
		)
		(_port
			((datain)(outbff(d_41_10)))
			((dataout)(sls))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 35))
			)
			(_port
				((datain)(datain))
				((dataout)(dataout))
			)
		)
	)
	(_instantiation aluc1 0 161 (_component ALUcontrol )
		(_port
			((ALUop)(outbff(d_140_138)))
			((funct)(outbff(d_15_10)))
			((salida)(ALUc))
		)
		(_use (_implicit)
			(_port
				((ALUop)(ALUop))
				((funct)(funct))
				((salida)(salida))
			)
		)
	)
	(_instantiation mxop1 0 164 (_component multiplexor3a1 )
		(_generic
			((NUMBITS)(_code 36))
		)
		(_port
			((a)(outbff(d_105_74)))
			((b)(op_W))
			((c)(op_M))
			((sel)(forA))
			((f)(op1))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 37))
			)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxopr2 0 167 (_component multiplexor2a1 )
		(_generic
			((NUMBITS)(_code 38))
		)
		(_port
			((a)(opr2))
			((b)(outbff(d_41_10)))
			((sel)(outbff(144)))
			((f)(op2))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 39))
			)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxop2 0 170 (_component multiplexor3a1 )
		(_generic
			((NUMBITS)(_code 40))
		)
		(_port
			((a)(outbff(d_73_42)))
			((b)(op_W))
			((c)(op_M))
			((sel)(forB))
			((f)(opr2))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)(_code 41))
			)
			(_port
				((a)(a))
				((b)(b))
				((c)(c))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxrd1 0 173 (_component multiplexor2a1 )
		(_generic
			((NUMBITS)((i 5)))
		)
		(_port
			((a)(outbff(d_4_0)))
			((b)(outbff(d_9_5)))
			((sel)(outbff(141)))
			((f)(tomxrd2))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)((i 5)))
			)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation mxrd2 0 176 (_component multiplexor2a1 )
		(_generic
			((NUMBITS)((i 5)))
		)
		(_port
			((a)(tomxrd2))
			((b)(_string \"11111"\))
			((sel)(outbff(142)))
			((f)(rf_addr))
		)
		(_use (_implicit)
			(_generic
				((NUMBITS)((i 5)))
			)
			(_port
				((a)(a))
				((b)(b))
				((sel)(sel))
				((f)(f))
			)
		)
	)
	(_instantiation forward 0 179 (_component forwarding_unit )
		(_port
			((rs_addr)(outbff(d_152_148)))
			((rt_addr)(outbff(d_9_5)))
			((EXMEM_rdaddr)(EXMEM_rdaddr))
			((MEMWB_rdaddr)(MEMWB_rdaddr))
			((EXMEM_RegWrite)(EXMEM_RegWrite))
			((MEMWB_RegWrite)(MEMWB_RegWrite))
			((ForwardA)(forA))
			((ForwardB)(forB))
		)
		(_use (_implicit)
			(_port
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((EXMEM_rdaddr)(EXMEM_rdaddr))
				((MEMWB_rdaddr)(MEMWB_rdaddr))
				((EXMEM_RegWrite)(EXMEM_RegWrite))
				((MEMWB_RegWrite)(MEMWB_RegWrite))
				((ForwardA)(ForwardA))
				((ForwardB)(ForwardB))
			)
		)
	)
	(_object
		(_generic (_internal NUMBITS ~extSTD.STANDARD.NATURAL 0 8 \32\ (_entity ((i 32)))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wbcon_i ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal memcon_i ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal excon ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 42 )(i 0))))))
		(_port (_internal next_int_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 43 )(i 0))))))
		(_port (_internal j_abs_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 44 )(i 0))))))
		(_port (_internal rs ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~126 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 45 )(i 0))))))
		(_port (_internal rt_i ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~128 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_port (_internal imm ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1210 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rs_addr ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1212 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rt_addr ~STD_LOGIC_VECTOR{4~downto~0}~1212 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1214 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rd_addr ~STD_LOGIC_VECTOR{4~downto~0}~1214 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal EXMEM_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1216 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal MEMWB_rdaddr ~STD_LOGIC_VECTOR{4~downto~0}~1218 0 23 (_entity (_in ))))
		(_port (_internal EXMEM_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal MEMWB_RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1220 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_port (_internal op_M ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1220 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1222 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_port (_internal op_W ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1222 0 27 (_entity (_in ))))
		(_port (_internal DEXWrite ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1224 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal IDEX_rtaddr ~STD_LOGIC_VECTOR{4~downto~0}~1224 0 30 (_entity (_out ))))
		(_port (_internal IDEX_MemRead ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal PCSrcj ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1226 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 49 )(i 0))))))
		(_port (_internal j_addr ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1226 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1228 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 50 )(i 0))))))
		(_port (_internal j_abs_o ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1228 0 34 (_entity (_out ))))
		(_port (_internal zero ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wbcon_o ~STD_LOGIC_VECTOR{2~downto~0}~1230 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1232 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal memcon_o ~STD_LOGIC_VECTOR{2~downto~0}~1232 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1234 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 51 )(i 0))))))
		(_port (_internal next_int_o ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1234 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1236 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 52 )(i 0))))))
		(_port (_internal write_data ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1236 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1238 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 53 )(i 0))))))
		(_port (_internal ALU_R ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1238 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1240 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal rf_addr ~STD_LOGIC_VECTOR{4~downto~0}~1240 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{187~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 187)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1348 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 124 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 54 )(i 0))))))
		(_signal (_internal op1 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 128 (_architecture (_uni ))))
		(_signal (_internal op2 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 129 (_architecture (_uni ))))
		(_signal (_internal opr2 ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 130 (_architecture (_uni ))))
		(_signal (_internal sls ~STD_LOGIC_VECTOR{NUMBITS-1~downto~0}~1362 0 131 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1364 0 132 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal tomxrd2 ~STD_LOGIC_VECTOR{4~downto~0}~1364 0 132 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{187~downto~0}~1366 0 133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 187)(i 0))))))
		(_signal (_internal outbff ~STD_LOGIC_VECTOR{187~downto~0}~1366 0 133 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal ALUc ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 134 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1370 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal forA ~STD_LOGIC_VECTOR{1~downto~0}~1370 0 135 (_architecture (_uni ))))
		(_signal (_internal forB ~STD_LOGIC_VECTOR{1~downto~0}~1370 0 136 (_architecture (_uni ))))
		(_process
			(line__140(_architecture 0 0 140 (_assignment (_simple)(_alias((j_abs_o)(outbff(d_187_156))))(_target(24))(_sensitivity(37(d_187_156))))))
			(line__141(_architecture 1 0 141 (_assignment (_simple)(_alias((wbcon_o)(outbff(d_150_148))))(_target(26))(_sensitivity(37(d_150_148))))))
			(line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((memcon_o)(outbff(d_147_145))))(_target(27))(_sensitivity(37(d_147_145))))))
			(line__143(_architecture 3 0 143 (_assignment (_simple)(_alias((next_int_o)(outbff(d_137_106))))(_target(28))(_sensitivity(37(d_137_106))))))
			(line__144(_architecture 4 0 144 (_assignment (_simple)(_alias((PCSrcj)(outbff(143))))(_simpleassign BUF)(_target(22))(_sensitivity(37(143))))))
			(line__145(_architecture 5 0 145 (_assignment (_simple)(_alias((IDEX_rtaddr)(outbff(d_9_5))))(_target(20))(_sensitivity(37(d_9_5))))))
			(line__146(_architecture 6 0 146 (_assignment (_simple)(_alias((IDEX_MemRead)(outbff(146))))(_simpleassign BUF)(_target(21))(_sensitivity(37(146))))))
			(line__147(_architecture 7 0 147 (_assignment (_simple)(_target(29))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 55 -1
	)
)
V 000045 55 15479         1436022135448 mem2
(_unit VHDL (mem2 0 28 (mem2 0 45 ))
	(_version vb4)
	(_time 1436022135449 2015.07.04 12:02:15)
	(_source (\./../compile/mem2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9f99cc90ccc89f8c9d98cbca8ac59a9c9d99cb999a99cb)
	(_entity
		(_time 1433205973723)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(DMEM
			(_object
				(_port (_internal dataw ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal endr ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal endw ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53 (_entity (_in ))))
				(_port (_internal memread ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal memwrite ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal datao ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56 (_entity (_out ))))
			)
		)
		(M_WB
			(_object
				(_port (_internal PCin ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61 (_entity (_in ))))
				(_port (_internal cWBc ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dmout ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 64 (_entity (_in ))))
				(_port (_internal endw ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65 (_entity (_in ))))
				(_port (_internal regout ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 66 (_entity (_in ))))
				(_port (_internal M_WBo ~STD_LOGIC_VECTOR{68~downto~0}~13 0 67 (_entity (_out ))))
				(_port (_internal PCout ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 68 (_entity (_out ))))
				(_port (_internal cWBo ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 90 (_component DMEM )
		(_port
			((dataw(31))(Ex_Mo(95)))
			((dataw(30))(Ex_Mo(94)))
			((dataw(29))(Ex_Mo(93)))
			((dataw(28))(Ex_Mo(92)))
			((dataw(27))(Ex_Mo(91)))
			((dataw(26))(Ex_Mo(90)))
			((dataw(25))(Ex_Mo(89)))
			((dataw(24))(Ex_Mo(88)))
			((dataw(23))(Ex_Mo(87)))
			((dataw(22))(Ex_Mo(86)))
			((dataw(21))(Ex_Mo(85)))
			((dataw(20))(Ex_Mo(84)))
			((dataw(19))(Ex_Mo(83)))
			((dataw(18))(Ex_Mo(82)))
			((dataw(17))(Ex_Mo(81)))
			((dataw(16))(Ex_Mo(80)))
			((dataw(15))(Ex_Mo(79)))
			((dataw(14))(Ex_Mo(78)))
			((dataw(13))(Ex_Mo(77)))
			((dataw(12))(Ex_Mo(76)))
			((dataw(11))(Ex_Mo(75)))
			((dataw(10))(Ex_Mo(74)))
			((dataw(9))(Ex_Mo(73)))
			((dataw(8))(Ex_Mo(72)))
			((dataw(7))(Ex_Mo(71)))
			((dataw(6))(Ex_Mo(70)))
			((dataw(5))(Ex_Mo(69)))
			((dataw(4))(Ex_Mo(68)))
			((dataw(3))(Ex_Mo(67)))
			((dataw(2))(Ex_Mo(66)))
			((dataw(1))(Ex_Mo(65)))
			((dataw(0))(Ex_Mo(64)))
			((endr(31))(Ex_Mo(63)))
			((endr(30))(Ex_Mo(62)))
			((endr(29))(Ex_Mo(61)))
			((endr(28))(Ex_Mo(60)))
			((endr(27))(Ex_Mo(59)))
			((endr(26))(Ex_Mo(58)))
			((endr(25))(Ex_Mo(57)))
			((endr(24))(Ex_Mo(56)))
			((endr(23))(Ex_Mo(55)))
			((endr(22))(Ex_Mo(54)))
			((endr(21))(Ex_Mo(53)))
			((endr(20))(Ex_Mo(52)))
			((endr(19))(Ex_Mo(51)))
			((endr(18))(Ex_Mo(50)))
			((endr(17))(Ex_Mo(49)))
			((endr(16))(Ex_Mo(48)))
			((endr(15))(Ex_Mo(47)))
			((endr(14))(Ex_Mo(46)))
			((endr(13))(Ex_Mo(45)))
			((endr(12))(Ex_Mo(44)))
			((endr(11))(Ex_Mo(43)))
			((endr(10))(Ex_Mo(42)))
			((endr(9))(Ex_Mo(41)))
			((endr(8))(Ex_Mo(40)))
			((endr(7))(Ex_Mo(39)))
			((endr(6))(Ex_Mo(38)))
			((endr(5))(Ex_Mo(37)))
			((endr(4))(Ex_Mo(36)))
			((endr(3))(Ex_Mo(35)))
			((endr(2))(Ex_Mo(34)))
			((endr(1))(Ex_Mo(33)))
			((endr(0))(Ex_Mo(32)))
			((endw(31))(Ex_Mo(63)))
			((endw(30))(Ex_Mo(62)))
			((endw(29))(Ex_Mo(61)))
			((endw(28))(Ex_Mo(60)))
			((endw(27))(Ex_Mo(59)))
			((endw(26))(Ex_Mo(58)))
			((endw(25))(Ex_Mo(57)))
			((endw(24))(Ex_Mo(56)))
			((endw(23))(Ex_Mo(55)))
			((endw(22))(Ex_Mo(54)))
			((endw(21))(Ex_Mo(53)))
			((endw(20))(Ex_Mo(52)))
			((endw(19))(Ex_Mo(51)))
			((endw(18))(Ex_Mo(50)))
			((endw(17))(Ex_Mo(49)))
			((endw(16))(Ex_Mo(48)))
			((endw(15))(Ex_Mo(47)))
			((endw(14))(Ex_Mo(46)))
			((endw(13))(Ex_Mo(45)))
			((endw(12))(Ex_Mo(44)))
			((endw(11))(Ex_Mo(43)))
			((endw(10))(Ex_Mo(42)))
			((endw(9))(Ex_Mo(41)))
			((endw(8))(Ex_Mo(40)))
			((endw(7))(Ex_Mo(39)))
			((endw(6))(Ex_Mo(38)))
			((endw(5))(Ex_Mo(37)))
			((endw(4))(Ex_Mo(36)))
			((endw(3))(Ex_Mo(35)))
			((endw(2))(Ex_Mo(34)))
			((endw(1))(Ex_Mo(33)))
			((endw(0))(Ex_Mo(32)))
			((memread)(cMO(1)))
			((memwrite)(cMO(2)))
			((datao)(BUS60))
		)
		(_use (_implicit)
			(_port
				((dataw)(dataw))
				((endr)(endr))
				((endw)(endw))
				((memread)(memread))
				((memwrite)(memwrite))
				((datao)(datao))
			)
		)
	)
	(_instantiation U2 0 193 (_component M_WB )
		(_port
			((PCin)(PCin))
			((cWBc(2))(cWBc(1)))
			((cWBc(1))(cWBc(0)))
			((cWBc(0))(Dangling_Input_Signal))
			((ckM_WB)(ckM_WB))
			((dmout)(BUS60))
			((endw(4))(Ex_Mo(100)))
			((endw(3))(Ex_Mo(99)))
			((endw(2))(Ex_Mo(98)))
			((endw(1))(Ex_Mo(97)))
			((endw(0))(Ex_Mo(96)))
			((regout(31))(Ex_Mo(95)))
			((regout(30))(Ex_Mo(94)))
			((regout(29))(Ex_Mo(93)))
			((regout(28))(Ex_Mo(92)))
			((regout(27))(Ex_Mo(91)))
			((regout(26))(Ex_Mo(90)))
			((regout(25))(Ex_Mo(89)))
			((regout(24))(Ex_Mo(88)))
			((regout(23))(Ex_Mo(87)))
			((regout(22))(Ex_Mo(86)))
			((regout(21))(Ex_Mo(85)))
			((regout(20))(Ex_Mo(84)))
			((regout(19))(Ex_Mo(83)))
			((regout(18))(Ex_Mo(82)))
			((regout(17))(Ex_Mo(81)))
			((regout(16))(Ex_Mo(80)))
			((regout(15))(Ex_Mo(79)))
			((regout(14))(Ex_Mo(78)))
			((regout(13))(Ex_Mo(77)))
			((regout(12))(Ex_Mo(76)))
			((regout(11))(Ex_Mo(75)))
			((regout(10))(Ex_Mo(74)))
			((regout(9))(Ex_Mo(73)))
			((regout(8))(Ex_Mo(72)))
			((regout(7))(Ex_Mo(71)))
			((regout(6))(Ex_Mo(70)))
			((regout(5))(Ex_Mo(69)))
			((regout(4))(Ex_Mo(68)))
			((regout(3))(Ex_Mo(67)))
			((regout(2))(Ex_Mo(66)))
			((regout(1))(Ex_Mo(65)))
			((regout(0))(Ex_Mo(64)))
			((M_WBo)(M_WBo))
			((PCout)(PCout))
			((cWBo(2))(cWBo(1)))
			((cWBo(1))(cWBo(0)))
			((cWBo(0))(DANGLING_U2_cWBo_0))
		)
		(_use (_implicit)
			(_port
				((PCin)(PCin))
				((cWBc)(cWBc))
				((ckM_WB)(ckM_WB))
				((dmout)(dmout))
				((endw)(endw))
				((regout)(regout))
				((M_WBo)(M_WBo))
				((PCout)(PCout))
				((cWBo)(cWBo))
			)
		)
	)
	(_object
		(_port (_internal Zero ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{100~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 100)(i 0))))))
		(_port (_internal EX_Mo ~STD_LOGIC_VECTOR{100~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCin ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal cMo ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBc ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_in ))))
		(_port (_internal pcsrc ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{68~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~STD_LOGIC_VECTOR{68~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal NPCJ ~STD_LOGIC_VECTOR{31~downto~0}~122 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal PCout ~STD_LOGIC_VECTOR{31~downto~0}~124 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~STD_LOGIC_VECTOR{1~downto~0}~126 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{68~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture ((i 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal BUS60 ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 78 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U2_cWBo_0 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_process
			(line__245(_architecture 0 0 245 (_assignment (_simple)(_target(7))(_sensitivity(0)(5(0))))))
			(line__251(_architecture 1 0 251 (_assignment (_simple)(_alias((NPCJ(0))(EX_Mo(0))))(_target(9(0)))(_sensitivity(3(0))))))
			(line__252(_architecture 2 0 252 (_assignment (_simple)(_alias((NPCJ(1))(EX_Mo(1))))(_target(9(1)))(_sensitivity(3(1))))))
			(line__253(_architecture 3 0 253 (_assignment (_simple)(_alias((NPCJ(10))(EX_Mo(10))))(_target(9(10)))(_sensitivity(3(10))))))
			(line__254(_architecture 4 0 254 (_assignment (_simple)(_alias((NPCJ(11))(EX_Mo(11))))(_target(9(11)))(_sensitivity(3(11))))))
			(line__255(_architecture 5 0 255 (_assignment (_simple)(_alias((NPCJ(12))(EX_Mo(12))))(_target(9(12)))(_sensitivity(3(12))))))
			(line__256(_architecture 6 0 256 (_assignment (_simple)(_alias((NPCJ(13))(EX_Mo(13))))(_target(9(13)))(_sensitivity(3(13))))))
			(line__257(_architecture 7 0 257 (_assignment (_simple)(_alias((NPCJ(14))(EX_Mo(14))))(_target(9(14)))(_sensitivity(3(14))))))
			(line__258(_architecture 8 0 258 (_assignment (_simple)(_alias((NPCJ(15))(EX_Mo(15))))(_target(9(15)))(_sensitivity(3(15))))))
			(line__259(_architecture 9 0 259 (_assignment (_simple)(_alias((NPCJ(16))(EX_Mo(16))))(_target(9(16)))(_sensitivity(3(16))))))
			(line__260(_architecture 10 0 260 (_assignment (_simple)(_alias((NPCJ(17))(EX_Mo(17))))(_target(9(17)))(_sensitivity(3(17))))))
			(line__261(_architecture 11 0 261 (_assignment (_simple)(_alias((NPCJ(18))(EX_Mo(18))))(_target(9(18)))(_sensitivity(3(18))))))
			(line__262(_architecture 12 0 262 (_assignment (_simple)(_alias((NPCJ(19))(EX_Mo(19))))(_target(9(19)))(_sensitivity(3(19))))))
			(line__263(_architecture 13 0 263 (_assignment (_simple)(_alias((NPCJ(2))(EX_Mo(2))))(_target(9(2)))(_sensitivity(3(2))))))
			(line__264(_architecture 14 0 264 (_assignment (_simple)(_alias((NPCJ(20))(EX_Mo(20))))(_target(9(20)))(_sensitivity(3(20))))))
			(line__265(_architecture 15 0 265 (_assignment (_simple)(_alias((NPCJ(21))(EX_Mo(21))))(_target(9(21)))(_sensitivity(3(21))))))
			(line__266(_architecture 16 0 266 (_assignment (_simple)(_alias((NPCJ(22))(EX_Mo(22))))(_target(9(22)))(_sensitivity(3(22))))))
			(line__267(_architecture 17 0 267 (_assignment (_simple)(_alias((NPCJ(23))(EX_Mo(23))))(_target(9(23)))(_sensitivity(3(23))))))
			(line__268(_architecture 18 0 268 (_assignment (_simple)(_alias((NPCJ(24))(EX_Mo(24))))(_target(9(24)))(_sensitivity(3(24))))))
			(line__269(_architecture 19 0 269 (_assignment (_simple)(_alias((NPCJ(25))(EX_Mo(25))))(_target(9(25)))(_sensitivity(3(25))))))
			(line__270(_architecture 20 0 270 (_assignment (_simple)(_alias((NPCJ(26))(EX_Mo(26))))(_target(9(26)))(_sensitivity(3(26))))))
			(line__271(_architecture 21 0 271 (_assignment (_simple)(_alias((NPCJ(27))(EX_Mo(27))))(_target(9(27)))(_sensitivity(3(27))))))
			(line__272(_architecture 22 0 272 (_assignment (_simple)(_alias((NPCJ(28))(EX_Mo(28))))(_target(9(28)))(_sensitivity(3(28))))))
			(line__273(_architecture 23 0 273 (_assignment (_simple)(_alias((NPCJ(29))(EX_Mo(29))))(_target(9(29)))(_sensitivity(3(29))))))
			(line__274(_architecture 24 0 274 (_assignment (_simple)(_alias((NPCJ(3))(EX_Mo(3))))(_target(9(3)))(_sensitivity(3(3))))))
			(line__275(_architecture 25 0 275 (_assignment (_simple)(_alias((NPCJ(30))(EX_Mo(30))))(_target(9(30)))(_sensitivity(3(30))))))
			(line__276(_architecture 26 0 276 (_assignment (_simple)(_alias((NPCJ(31))(EX_Mo(31))))(_target(9(31)))(_sensitivity(3(31))))))
			(line__277(_architecture 27 0 277 (_assignment (_simple)(_alias((NPCJ(4))(EX_Mo(4))))(_target(9(4)))(_sensitivity(3(4))))))
			(line__278(_architecture 28 0 278 (_assignment (_simple)(_alias((NPCJ(5))(EX_Mo(5))))(_target(9(5)))(_sensitivity(3(5))))))
			(line__279(_architecture 29 0 279 (_assignment (_simple)(_alias((NPCJ(6))(EX_Mo(6))))(_target(9(6)))(_sensitivity(3(6))))))
			(line__280(_architecture 30 0 280 (_assignment (_simple)(_alias((NPCJ(7))(EX_Mo(7))))(_target(9(7)))(_sensitivity(3(7))))))
			(line__281(_architecture 31 0 281 (_assignment (_simple)(_alias((NPCJ(8))(EX_Mo(8))))(_target(9(8)))(_sensitivity(3(8))))))
			(line__282(_architecture 32 0 282 (_assignment (_simple)(_alias((NPCJ(9))(EX_Mo(9))))(_target(9(9)))(_sensitivity(3(9))))))
			(line__287(_architecture 33 0 287 (_assignment (_simple)(_target(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . mem2 34 -1
	)
)
V 000048 55 6758          1436022135693 Cache_I
(_unit VHDL (cache_i 0 7 (cache_i 0 35 ))
	(_version vb4)
	(_time 1436022135694 2015.07.04 12:02:15)
	(_source (\./../src/cacheI.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_code 999f929691cece8fc59a8cc09e9f909f9a9f989f9a)
	(_entity
		(_time 1435960678978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal bits_addr ~extSTD.STANDARD.INTEGER 0 9 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_word ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_block_conj ~extSTD.STANDARD.INTEGER 0 11 \0\ (_entity ((i 0)))))
		(_generic (_internal bits_conjuntos ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 22 (_entity (_out ))))
		(_port (_internal memPrim_enable ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_port (_internal memPrim_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal memPrim_ready ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal memPrim_addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal memPrim_data_in ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal memPrim_block_out ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 29 (_entity (_out ))))
		(_port (_internal hit_par ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal miss_par ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_constant (_internal n_blocks ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_code 7))))
		(_constant (_internal n_conj ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_code 8))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_code 9))))
		(_constant (_internal t_access ~extSTD.STANDARD.TIME 0 41 (_architecture ((ns 4602678819172646912)))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_type (_internal data_t 0 42 (_array ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 ((_to (i 0)(c 11))))))
		(_type (_internal bloco 0 44 (_record (valid ~extSTD.STANDARD.BOOLEAN )(tag ~extSTD.STANDARD.INTEGER )(data data_t ))))
		(_type (_internal conjunto 0 50 (_array bloco ((_to (i 0)(c 12))))))
		(_type (_internal t_cache 0 51 (_array conjunto ((_to (i 0)(c 13))))))
		(_signal (_internal Cache t_cache 0 53 (_architecture (_uni ))))
		(_signal (_internal reading_hit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_variable (_internal addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 61 (_process 0 )))
		(_variable (_internal cache_temp t_cache 0 64 (_process 0 )))
		(_variable (_internal data_t ~extSTD.STANDARD.INTEGER 0 65 (_process 0 )))
		(_variable (_internal bloco ~extSTD.STANDARD.INTEGER 0 66 (_process 0 )))
		(_variable (_internal ret ~extSTD.STANDARD.BOOLEAN 0 67 (_process 0 )))
		(_variable (_internal tag ~extSTD.STANDARD.INTEGER 0 68 (_process 0 )))
		(_variable (_internal word ~extSTD.STANDARD.INTEGER 0 69 (_process 0 )))
		(_variable (_internal bits ~extSTD.STANDARD.INTEGER 0 70 (_process 0 )))
		(_variable (_internal hit ~extSTD.STANDARD.BOOLEAN 0 71 (_process 0 )))
		(_variable (_internal hasEmpty ~extSTD.STANDARD.BOOLEAN 0 72 (_process 0 )))
		(_variable (_internal empty ~extSTD.STANDARD.INTEGER 0 73 (_process 0 )))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 74 (_process 0 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 74 (_process 0 )))
		(_variable (_internal random ~extSTD.STANDARD.REAL 0 75 (_process 0 )))
		(_variable (_internal random_block ~extSTD.STANDARD.INTEGER 0 76 (_process 0 )))
		(_variable (_internal writing ~extSTD.STANDARD.BOOLEAN 0 77 (_process 0 )))
		(_variable (_internal reading ~extSTD.STANDARD.BOOLEAN 0 78 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~132 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_variable (_internal addr_ret ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~132 0 79 (_process 0 )))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(2)(5)(6)(7)(9)(11)(12)(13)(14)(15))(_sensitivity(0)(8)(15))(_monitor)(_read(1)(3)(10)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_model . Cache_I 16 -1
	)
)
V 000048 55 7000          1436022135966 Cache_D
(_unit VHDL (cache_d 0 7 (cache_d 0 37 ))
	(_version vb4)
	(_time 1436022135967 2015.07.04 12:02:15)
	(_source (\./../src/cacheD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_code a2a4a8f5a1f5f5b4aaa5a7a6e4f8f7a4a1a4a3a4a1a4aa)
	(_entity
		(_time 1435960736605)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_object
		(_generic (_internal bits_addr ~extSTD.STANDARD.INTEGER 0 9 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_word ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal bits_block_conj ~extSTD.STANDARD.INTEGER 0 11 \1\ (_entity ((i 1)))))
		(_generic (_internal bits_conjuntos ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal a_write ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~12 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~122 0 23 (_entity (_out ))))
		(_port (_internal memPrim_enable ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal memPrim_write ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_port (_internal memPrim_ready ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal memPrim_addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~124 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal memPrim_data_in ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~12 0 29 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal memPrim_block_out ~STD_LOGIC_VECTOR{2**bits_words*bits_word-1~downto~0}~126 0 30 (_entity (_out ))))
		(_port (_internal hit_par ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal miss_par ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_constant (_internal n_blocks ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_code 7))))
		(_constant (_internal n_conj ~extSTD.STANDARD.INTEGER 0 40 (_architecture (_code 8))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 41 (_architecture (_code 9))))
		(_constant (_internal t_access ~extSTD.STANDARD.TIME 0 43 (_architecture ((ns 4602678819172646912)))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_type (_internal data_t 0 44 (_array ~STD_LOGIC_VECTOR{bits_word-1~downto~0}~13 ((_to (i 0)(c 11))))))
		(_type (_internal bloco 0 46 (_record (valid ~extSTD.STANDARD.BOOLEAN )(tag ~extSTD.STANDARD.INTEGER )(data data_t ))))
		(_type (_internal conjunto 0 52 (_array bloco ((_to (i 0)(c 12))))))
		(_type (_internal LRU_t 0 53 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(c 13))))))
		(_type (_internal t_cache 0 54 (_array conjunto ((_to (i 0)(c 14))))))
		(_signal (_internal Cache t_cache 0 56 (_architecture (_uni ))))
		(_signal (_internal reading_hit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_variable (_internal addr ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~13 0 64 (_process 0 )))
		(_variable (_internal LRU LRU_t 0 66 (_process 0 )))
		(_variable (_internal cache_temp t_cache 0 67 (_process 0 )))
		(_variable (_internal data_t ~extSTD.STANDARD.INTEGER 0 68 (_process 0 )))
		(_variable (_internal bloco ~extSTD.STANDARD.INTEGER 0 69 (_process 0 )))
		(_variable (_internal ret ~extSTD.STANDARD.BOOLEAN 0 70 (_process 0 )))
		(_variable (_internal tag ~extSTD.STANDARD.INTEGER 0 71 (_process 0 )))
		(_variable (_internal word ~extSTD.STANDARD.INTEGER 0 72 (_process 0 )))
		(_variable (_internal hit ~extSTD.STANDARD.BOOLEAN 0 73 (_process 0 )))
		(_variable (_internal hasEmpty ~extSTD.STANDARD.BOOLEAN 0 74 (_process 0 )))
		(_variable (_internal empty ~extSTD.STANDARD.INTEGER 0 75 (_process 0 )))
		(_variable (_internal seed1 ~extSTD.STANDARD.POSITIVE 0 76 (_process 0 )))
		(_variable (_internal seed2 ~extSTD.STANDARD.POSITIVE 0 76 (_process 0 )))
		(_variable (_internal random ~extSTD.STANDARD.REAL 0 77 (_process 0 )))
		(_variable (_internal bits ~extSTD.STANDARD.INTEGER 0 78 (_process 0 )))
		(_variable (_internal random_block ~extSTD.STANDARD.INTEGER 0 79 (_process 0 )))
		(_variable (_internal writing ~extSTD.STANDARD.BOOLEAN 0 80 (_process 0 )))
		(_variable (_internal reading ~extSTD.STANDARD.BOOLEAN 0 81 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~133 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_variable (_internal addr_ret ~STD_LOGIC_VECTOR{bits_addr-1~downto~0}~133 0 82 (_process 0 )))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(3)(6)(7)(8)(10)(12)(13)(14)(15)(16))(_sensitivity(0)(9)(16))(_monitor)(_read(1)(2)(4)(5)(11)(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (12)
	)
	(_model . Cache_D 17 -1
	)
)
V 000048 55 6420          1436022136257 memPrim
(_unit VHDL (memprim 0 8 (memprim 0 40 ))
	(_version vb4)
	(_time 1436022136258 2015.07.04 12:02:16)
	(_source (\./../src/memoriaprincipal.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code cacccf9f9e9dcadd9b99d89092cc9ecc9ecccfcc9e)
	(_entity
		(_time 1435961642259)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BE ~extSTD.STANDARD.INTEGER 0 10 \32\ (_entity ((i 32)))))
		(_generic (_internal BP ~extSTD.STANDARD.INTEGER 0 11 \32\ (_entity ((i 32)))))
		(_type (_internal ~STRING~12 0 12 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal nombre ~STRING~12 0 12 (_entity (_string \"C:\\Users\\DianaCarolina\\Dropbox\\Projeto Arquitetura\\arquivos VHDL\\Caches\\sort.txt"\))))
		(_generic (_internal bits_words ~extSTD.STANDARD.INTEGER 0 13 \4\ (_entity ((i 4)))))
		(_generic (_internal TRW ~extSTD.STANDARD.TIME 0 14 \1 ns\ (_entity ((ns 4636737291354636288)))))
		(_generic (_internal Tsetup ~extSTD.STANDARD.TIME 0 15 \2 ns\ (_entity ((ns 4611686018427387904)))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addressI ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addressD ~STD_LOGIC_VECTOR{BP-1~downto~0}~122 0 24 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data_inI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal data_inD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~124 0 26 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data_outI ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~126 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data_outD ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~128 0 28 (_entity (_out ))))
		(_port (_internal m_writeI ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal m_writeD ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal m_enableI ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal m_enableD ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal m_readyI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal m_readyD ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal tipo_memoria 0 43 (_array ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 ((_to (i 0)(i 50000))))))
		(_signal (_internal Mram tipo_memoria 0 44 (_architecture (_uni ((_others(_others(i 2))))))))
		(_constant (_internal n_words ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_code 9))))
		(_variable (_internal endereco ~extSTD.STANDARD.INTEGER 0 50 (_process 0 )))
		(_variable (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 0 )))
		(_variable (_internal ftD ~extieee.std_logic_1164.STD_LOGIC 0 52 (_process 0 ((i 3)))))
		(_variable (_internal ftI ~extieee.std_logic_1164.STD_LOGIC 0 53 (_process 0 ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_variable (_internal dadoEntrada ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~13 0 54 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_variable (_internal ender ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 55 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_variable (_internal dadoSaida ~STD_LOGIC_VECTOR{2**bits_words*BP-1~downto~0}~132 0 56 (_process 0 )))
		(_variable (_internal inicio ~extieee.std_logic_1164.STD_LOGIC 0 58 (_process 0 ((i 3)))))
		(_type (_internal HexTable 0 64 (_array ~extSTD.STANDARD.INTEGER ((_uto (i 0)(i 255)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_type (_internal ~HexTable{'0'~to~'1'}~13 0 65 (_array ~extSTD.STANDARD.INTEGER ((_to (i 48)(i 49)(_enum ~extSTD.STANDARD.CHARACTER))))))
		(_constant (_internal lookup ~HexTable{'0'~to~'1'}~13 0 65 (_internal (((i 0))((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_process
			(Carga_Inicial_e_Ram_Memoria(_architecture 0 0 49 (_process (_simple)(_target(5)(6)(11)(12)(13))(_sensitivity(0)(3)(4))(_monitor)(_read(1)(2)(7)(8)(9)(10)(13)))))
		)
		(_subprogram
			(_internal fill_memory 1 0 63 (_architecture (_function )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 8))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . memPrim 13 -1
	)
)
I 000045 55 2313          1436022136499 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436022136500 2015.07.04 12:02:16)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/MWB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4b2b2e3e6e2e7a2b7b7f0edb3b3b3b2b6b2e0b1e2)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 2314          1436022237750 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436022237751 2015.07.04 12:03:57)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/M_WB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 414e12401617125742420518464646474347154417)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
I 000045 55 2314          1436023569144 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436023569145 2015.07.04 12:26:09)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/mwb3.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ffacacacffa9ace9fcfcbba6f8f8f8f9fdf9abfaa9)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
V 000045 55 2314          1436023670302 M_WB
(_unit VHDL (m_wb 0 5 (m_wb 1 16 ))
	(_version vb4)
	(_time 1436023670303 2015.07.04 12:27:50)
	(_source (\c:/users/asua/documents/poli/setimo semestre/arquitetura/fwdarquivosarquitetura/m_wb.vhd\(\./../src/mwb4.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1e1f491a1d484d081d1d5a47191919181c184a1b48)
	(_entity
		(_time 1433179391649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 1 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 1 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 1 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
V 000045 55 2223          1436024180013 M_WB
(_unit VHDL (m_wb4 0 5 (m_wb 0 16 ))
	(_version vb4)
	(_time 1436024180014 2015.07.04 12:36:20)
	(_source (\./../src/mwb4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34313132666267223732206e313162333332363730)
	(_entity
		(_time 1436024180011)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 0 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
V 000045 55 2225          1436024654035 M_WB
(_unit VHDL (m_wb3 0 5 (m_wb 0 16 ))
	(_version vb4)
	(_time 1436024654036 2015.07.04 12:44:14)
	(_source (\./../src/membw5.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dddc8c8cdf8b8ecbdedbce87d8d88bdadadbdfdede)
	(_entity
		(_time 1436024654033)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~SIGNED{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo ~SIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal dmout ~SIGNED{31~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~SIGNED{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal regout ~SIGNED{31~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~SIGNED{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal endw ~SIGNED{4~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal ckM_WB ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~SIGNED{1~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal cWBo1 ~SIGNED{1~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~SIGNED{68~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 68)(i 0))))))
		(_port (_internal M_WBo ~SIGNED{68~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_assignment (_simple)(_target(6(d_68_64)))(_sensitivity(3)(4)))))
			(line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6(d_63_32)))(_sensitivity(2)(4)))))
			(line__20(_architecture 2 0 20 (_assignment (_simple)(_target(6(d_31_0)))(_sensitivity(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . M_WB 3 -1
	)
)
