INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/datatoSEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatoSEG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Ctrl_SRAM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_SRAM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'W_N' when default_nettype is none [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:41]
ERROR: [VRFC 10-1145] non-net port W_N cannot be of mode input [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:41]
ERROR: [VRFC 10-2787] module TimingLibModule ignored due to previous errors [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:36]
INFO: [VRFC 10-311] analyzing module BlockLockModule
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'WP_N' when default_nettype is none [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:763]
ERROR: [VRFC 10-1145] non-net port WP_N cannot be of mode input [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:763]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'Info' when default_nettype is none [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:764]
ERROR: [VRFC 10-1145] non-net port Info cannot be of mode input [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:764]
ERROR: [VRFC 10-2787] module BlockLockModule ignored due to previous errors [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:761]
INFO: [VRFC 10-311] analyzing module CFIqueryModule
ERROR: [VRFC 10-2787] module CFIqueryModule ignored due to previous errors [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:946]
INFO: [VRFC 10-311] analyzing module DataErrorModule
ERROR: [VRFC 10-2787] module DataErrorModule ignored due to previous errors [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1019]
INFO: [VRFC 10-311] analyzing module ConfigRegModule
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'Info' when default_nettype is none [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1068]
ERROR: [VRFC 10-1145] non-net port Info cannot be of mode input [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1068]
ERROR: [VRFC 10-2787] module ConfigRegModule ignored due to previous errors [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1066]
INFO: [VRFC 10-311] analyzing module SignatureModule
ERROR: [VRFC 10-2787] module SignatureModule ignored due to previous errors [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1187]
INFO: [VRFC 10-311] analyzing module CUIdecoder1
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'Info' when default_nettype is none [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1249]
ERROR: [VRFC 10-1145] non-net port Info cannot be of mode input [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1249]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'CmdAllowed' when default_nettype is none [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1250]
ERROR: [VRFC 10-1145] non-net port CmdAllowed cannot be of mode input [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1250]
ERROR: [VRFC 10-845] illegal operand for operator && [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v:1253]
INFO: [#UNDEF] Sorry, too many errors..
