{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 12:40:05 2004 " "Info: Processing started: Tue Dec 21 12:40:05 2004" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0 " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off fpga1 -c hdvb0" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_counter_db.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_counter_db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_counter-Behavioral " "Info: Found design unit 1: state_counter-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/state_counter_db.vhd" "state_counter-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/state_counter_db.vhd" 20 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 state_counter " "Info: Found entity 1: state_counter" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/state_counter_db.vhd" "state_counter" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/state_counter_db.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pack_reverse_bit_order.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file pack_reverse_bit_order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_reverse_bit_order " "Info: Found design unit 1: pack_reverse_bit_order" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pack_reverse_bit_order.vhd" "pack_reverse_bit_order" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pack_reverse_bit_order.vhd" 4 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack_reverse_bit_order-body " "Info: Found design unit 2: pack_reverse_bit_order-body" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pack_reverse_bit_order.vhd" "pack_reverse_bit_order-body" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pack_reverse_bit_order.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_crc " "Info: Found design unit 1: pack_crc" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc.vhd" "pack_crc" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc.vhd" 4 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack_crc-body " "Info: Found design unit 2: pack_crc-body" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc.vhd" "pack_crc-body" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc.vhd" 21 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sm_db.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_sm_db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_sm-Behavioral " "Info: Found design unit 1: video_sm-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "video_sm-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 video_sm " "Info: Found entity 1: video_sm" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "video_sm" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_lut_db.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_lut_db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_lut-Behavioral " "Info: Found design unit 1: color_lut-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "color_lut-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 23 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 color_lut " "Info: Found entity 1: color_lut" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "color_lut" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd_framegen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hd_framegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hd_framegenerator-behavioral " "Info: Found design unit 1: hd_framegenerator-behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "hd_framegenerator-behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 35 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hd_framegenerator " "Info: Found entity 1: hd_framegenerator" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "hd_framegenerator" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdsd_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hdsd_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdsdi_generator-Behavioral " "Info: Found design unit 1: hdsdi_generator-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" "hdsdi_generator-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hdsdi_generator " "Info: Found entity 1: hdsdi_generator" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" "hdsdi_generator" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grey_292.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file grey_292.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grey_292-a_grey_292 " "Info: Found design unit 1: grey_292-a_grey_292" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" "grey_292-a_grey_292" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 grey_292 " "Info: Found entity 1: grey_292" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" "grey_292" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_framegen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sd_framegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_framegenerator-Behavioral " "Info: Found design unit 1: sd_framegenerator-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "sd_framegenerator-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 sd_framegenerator " "Info: Found entity 1: sd_framegenerator" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "sd_framegenerator" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdsdi_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdsdi_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdsdi_generator-Behavioral " "Info: Found design unit 1: sdsdi_generator-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" "sdsdi_generator-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 sdsdi_generator " "Info: Found entity 1: sdsdi_generator" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" "sdsdi_generator" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpgen_dk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tpgen_dk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tpgen_dk-Behavioral " "Info: Found design unit 1: tpgen_dk-Behavioral" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/tpgen_dk.vhd" "tpgen_dk-Behavioral" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/tpgen_dk.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 tpgen_dk " "Info: Found entity 1: tpgen_dk" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/tpgen_dk.vhd" "tpgen_dk" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/tpgen_dk.vhd" 11 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autorate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file autorate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 autorate-a " "Info: Found design unit 1: autorate-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "autorate-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 42 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 autorate " "Info: Found entity 1: autorate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "autorate" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 32 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelregs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file channelregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelregs-a " "Info: Found design unit 1: channelregs-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "channelregs-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 80 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 channelregs " "Info: Found entity 1: channelregs" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "channelregs" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 55 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc292check.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc292check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc292check-a " "Info: Found design unit 1: crc292check-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "crc292check-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 crc292check " "Info: Found entity 1: crc292check" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "crc292check" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DSCRAMRX.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DSCRAMRX.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dscramrx-structural " "Info: Found design unit 1: dscramrx-structural" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "dscramrx-structural" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 241 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dscramrx " "Info: Found entity 1: dscramrx" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "dscramrx" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 221 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dscramrx20.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dscramrx20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dscram20-structural " "Info: Found design unit 1: dscram20-structural" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20.vhd" "dscram20-structural" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20.vhd" 66 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dscram20 " "Info: Found entity 1: dscram20" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20.vhd" "dscram20" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20.vhd" 52 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dscramrx20_top.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file dscramrx20_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dscram20_top-behavior " "Info: Found design unit 1: dscram20_top-behavior" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "dscram20_top-behavior" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 42 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_ddr_input10-SYN " "Info: Found design unit 2: altera_ddr_input10-SYN" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "altera_ddr_input10-SYN" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 197 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_ddr_output22-SYN " "Info: Found design unit 3: altera_ddr_output22-SYN" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "altera_ddr_output22-SYN" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 267 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dscram20_top " "Info: Found entity 1: dscram20_top" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "dscram20_top" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 27 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 altera_ddr_input10 " "Info: Found entity 2: altera_ddr_input10" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "altera_ddr_input10" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 186 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 altera_ddr_output22 " "Info: Found entity 3: altera_ddr_output22" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "altera_ddr_output22" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 255 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edh-a " "Info: Found design unit 1: edh-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "edh-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 52 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 edh " "Info: Found entity 1: edh" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "edh" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 38 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1.vhd " "Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1.vhd is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eg1_292.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eg1_292.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eg1_292-a_eg1_292 " "Info: Found design unit 1: eg1_292-a_eg1_292" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "eg1_292-a_eg1_292" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 49 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 eg1_292 " "Info: Found entity 1: eg1_292" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "eg1_292" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 41 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey.vhd " "Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey.vhd is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file line_buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 line_buff-SYN " "Info: Found design unit 1: line_buff-SYN" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/line_buff.vhd" "line_buff-SYN" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/line_buff.vhd" 61 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 line_buff " "Info: Found entity 1: line_buff" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/line_buff.vhd" "line_buff" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/line_buff.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" "pll1-SYN" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" 57 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" "pll1" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Info: Found design unit 1: pll2-SYN" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" "pll2-SYN" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" 57 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Info: Found entity 1: pll2" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" "pll2" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_SEL.VHD 3 1 " "Info: Found 3 design units, including 1 entities, in source file port_SEL.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_select " "Info: Found design unit 1: port_select" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "port_select" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 37 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 port_sel-arch1 " "Info: Found design unit 2: port_sel-arch1" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "port_sel-arch1" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 64 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 port_sel " "Info: Found entity 1: port_sel" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "port_sel" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 53 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp178.vhd " "Warning: Can't analyze file -- file F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp178.vhd is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp198.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rp198.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp198-a_rp198 " "Info: Found design unit 1: rp198-a_rp198" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" "rp198-a_rp198" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" 35 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 rp198 " "Info: Found entity 1: rp198" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" "rp198" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCRAMTX.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file SCRAMTX.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scramtx-archscram " "Info: Found design unit 1: scramtx-archscram" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "scramtx-archscram" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scramtx " "Info: Found entity 1: scramtx" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "scramtx" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 30 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scramtx20.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scramtx20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scram20-archscram " "Info: Found design unit 1: scram20-archscram" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "scram20-archscram" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 48 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scram20 " "Info: Found entity 1: scram20" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "scram20" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 33 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scramtx20_top.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file scramtx20_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scram20_top-behavior " "Info: Found design unit 1: scram20_top-behavior" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "scram20_top-behavior" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_ddr_input22-SYN " "Info: Found design unit 2: altera_ddr_input22-SYN" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "altera_ddr_input22-SYN" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 276 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_ddr_output11-SYN " "Info: Found design unit 3: altera_ddr_output11-SYN" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "altera_ddr_output11-SYN" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 346 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 scram20_top " "Info: Found entity 1: scram20_top" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "scram20_top" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 altera_ddr_input22 " "Info: Found entity 2: altera_ddr_input22" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "altera_ddr_input22" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 265 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 altera_ddr_output11 " "Info: Found entity 3: altera_ddr_output11" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "altera_ddr_output11" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 334 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpte_292.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file smpte_292.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpte_292-structure " "Info: Found design unit 1: smpte_292-structure" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "smpte_292-structure" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 58 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 smpte_292 " "Info: Found entity 1: smpte_292" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "smpte_292" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 28 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpte_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file smpte_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpte_core-a " "Info: Found design unit 1: smpte_core-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_core.vhd" "smpte_core-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_core.vhd" 57 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 smpte_core " "Info: Found entity 1: smpte_core" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_core.vhd" "smpte_core" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_core.vhd" 20 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-a " "Info: Found design unit 1: spi-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "spi-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Info: Found entity 1: spi" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "spi" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 23 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upconvert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file upconvert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upconvert-a " "Info: Found design unit 1: upconvert-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "upconvert-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 71 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 upconvert " "Info: Found entity 1: upconvert" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "upconvert" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 61 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_detect.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_detect-a " "Info: Found design unit 1: video_detect-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "video_detect-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 46 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 video_detect " "Info: Found entity 1: video_detect" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "video_detect" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 35 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdvb0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hdvb0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdvb0-a " "Info: Found design unit 1: hdvb0-a" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "hdvb0-a" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hdvb0 " "Info: Found entity 1: hdvb0" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "hdvb0" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 9 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "hdformat hdvb0.vhd(323) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(323): ignored default value for signal hdformat" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 323 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pattern hdvb0.vhd(324) " "Warning: VHDL Signal Declaration warning at hdvb0.vhd(324): used explicit default value for signal pattern because signal was never assigned a value" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 324 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "altpll" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 313 1 0 } }  } 0}  } {  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "spi.vhd(106) " "Info: VHDL Case Statement information at spi.vhd(106): OTHERS choice is never selected" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 106 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txsrcreg channelregs.vhd(84) " "Warning: VHDL Process Statement warning at channelregs.vhd(84): signal or variable txsrcreg may not be assigned a new value in every possible path through the Process Statement. Signal or variable txsrcreg holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 84 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "autorate.vhd(138) " "Info: VHDL Case Statement information at autorate.vhd(138): OTHERS choice is never selected" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 138 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "s_state port_SEL.VHD(84) " "Warning: VHDL Signal Declaration warning at port_SEL.VHD(84): ignored default value for signal s_state" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "port_SEL.VHD(200) " "Info: VHDL Case Statement information at port_SEL.VHD(200): OTHERS choice is never selected" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 200 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_crc edh.vhd(135) " "Warning: VHDL Process Statement warning at edh.vhd(135): signal or variable reset_crc may not be assigned a new value in every possible path through the Process Statement. Signal or variable reset_crc holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 135 0 0 } }  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~467  " "Warning: Tied undriven net  <auto>~467 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~468  " "Warning: Tied undriven net  <auto>~468 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~467  " "Warning: Tied undriven net  <auto>~467 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_NET" " <auto>~468  " "Warning: Tied undriven net  <auto>~468 at  to GND or VCC" {  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asl sd_framegen.vhd(42) " "Warning: VHDL Process Statement warning at sd_framegen.vhd(42): signal asl is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 42 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asl sd_framegen.vhd(44) " "Warning: VHDL Process Statement warning at sd_framegen.vhd(44): signal asl is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 44 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "y hdsd_generator.vhd(84) " "Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(84): ignored default value for signal y" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "cb hdsd_generator.vhd(85) " "Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(85): ignored default value for signal cb" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" 85 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_WARNING_INITIAL_VALUE_FOR_SIGNAL_IS_IGNORED" "cr hdsd_generator.vhd(86) " "Warning: VHDL Signal Declaration warning at hdsd_generator.vhd(86): ignored default value for signal cr" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdsd_generator.vhd" 86 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeout video_sm_db.vhd(70) " "Warning: VHDL Signal Declaration warning at video_sm_db.vhd(70): used explicit default value for signal timeout because signal was never assigned a value" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 70 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "video_sm_db.vhd(255) " "Info: VHDL Case Statement information at video_sm_db.vhd(255): OTHERS choice is never selected" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 255 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_val state_counter_db.vhd(27) " "Warning: VHDL Process Statement warning at state_counter_db.vhd(27): signal load_val is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/state_counter_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/state_counter_db.vhd" 27 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset color_lut_db.vhd(66) " "Warning: VHDL Process Statement warning at color_lut_db.vhd(66): signal reset is in statement, but is not in sensitivity list" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 66 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_in " "Info: Found entity 1: altddio_in" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "altddio_in" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 67 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone_ddio_in " "Info: Found entity 1: cyclone_ddio_in" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "cyclone_ddio_in" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_out " "Info: Found entity 1: altddio_out" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "altddio_out" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 81 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone_ddio_out " "Info: Found entity 1: cyclone_ddio_out" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "cyclone_ddio_out" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altsyncram.tdf" "altsyncram" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altsyncram.tdf" 431 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ka81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ka81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ka81 " "Info: Found entity 1: altsyncram_ka81" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" "altsyncram_ka81" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" 35 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_iga.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_iga.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_iga " "Info: Found entity 1: decode_iga" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/decode_iga.tdf" "decode_iga" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/decode_iga.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ccb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ccb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ccb " "Info: Found entity 1: mux_ccb" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/mux_ccb.tdf" "mux_ccb" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/mux_ccb.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|bypass_int data_in GND " "Warning: Reduced register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|bypass_int with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 124 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|ten_twenty_sync data_in GND " "Warning: Reduced register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|ten_twenty_sync with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 124 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 " "Info: Power-up level of register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 is not specified -- using unspecified power-up level" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 data_in VCC " "Warning: Reduced register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 with stuck data_in port to stuck value VCC" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|bypass_int data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|bypass_int with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|ten_twenty_sync data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|ten_twenty_sync with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 " "Info: Power-up level of register smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 is not specified -- using unspecified power-up level" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 data_in VCC " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 with stuck data_in port to stuck value VCC" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|bypass_int data_in GND " "Warning: Reduced register smpte_292:U7A\|dscram20_top:dscram20_top_inst\|bypass_int with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 124 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|ten_twenty_sync data_in GND " "Warning: Reduced register smpte_292:U7A\|dscram20_top:dscram20_top_inst\|ten_twenty_sync with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 124 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 " "Info: Power-up level of register smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 is not specified -- using unspecified power-up level" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 data_in VCC " "Warning: Reduced register smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|oe_cell_1 with stuck data_in port to stuck value VCC" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|bypass_int data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|bypass_int with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|ten_twenty_sync data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|ten_twenty_sync with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 146 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 " "Info: Power-up level of register smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 is not specified -- using unspecified power-up level" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 data_in VCC " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|oe_cell_1 with stuck data_in port to stuck value VCC" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 136 8 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4b\|scramtx:u2\|svsen data_in GND " "Warning: Reduced register smpte_core:u4b\|scramtx:u2\|svsen with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4b\|scramtx:u2\|scden data_in GND " "Warning: Reduced register smpte_core:u4b\|scramtx:u2\|scden with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_core:u4b\|scramtx:u2\|DVB_enl " "Info: Power-up level of register smpte_core:u4b\|scramtx:u2\|DVB_enl is not specified -- using unspecified power-up level" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4b\|scramtx:u2\|DVB_enl data_in VCC " "Warning: Reduced register smpte_core:u4b\|scramtx:u2\|DVB_enl with stuck data_in port to stuck value VCC" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4b\|scramtx:u2\|trs_filtl data_in GND " "Warning: Reduced register smpte_core:u4b\|scramtx:u2\|trs_filtl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4b\|scramtx:u2\|bypassl data_in GND " "Warning: Reduced register smpte_core:u4b\|scramtx:u2\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4a\|scramtx:u2\|svsen data_in GND " "Warning: Reduced register smpte_core:u4a\|scramtx:u2\|svsen with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4a\|scramtx:u2\|scden data_in GND " "Warning: Reduced register smpte_core:u4a\|scramtx:u2\|scden with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "smpte_core:u4a\|scramtx:u2\|DVB_enl " "Info: Power-up level of register smpte_core:u4a\|scramtx:u2\|DVB_enl is not specified -- using unspecified power-up level" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4a\|scramtx:u2\|DVB_enl data_in VCC " "Warning: Reduced register smpte_core:u4a\|scramtx:u2\|DVB_enl with stuck data_in port to stuck value VCC" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4a\|scramtx:u2\|trs_filtl data_in GND " "Warning: Reduced register smpte_core:u4a\|scramtx:u2\|trs_filtl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_core:u4a\|scramtx:u2\|bypassl data_in GND " "Warning: Reduced register smpte_core:u4a\|scramtx:u2\|bypassl with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 106 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "channelregs:u2\|statusreg\[2\] data_in GND " "Warning: Reduced register channelregs:u2\|statusreg\[2\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 113 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "44 " "Info: Ignored 44 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "44 " "Info: Ignored 44 SOFT buffer(s)" {  } {  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[0\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[8\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[0\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[8\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[6\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[6\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[4\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[4\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[7\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[7\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[0\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[0\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[2\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[3\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[2\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[3\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[3\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[9\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[3\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[9\], power-up level changed" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[9\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[9\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[9\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[9\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[8\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[8\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[8\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[8\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[4\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[5\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[4\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[1\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[4\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[1\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 17 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[0\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[4\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[0\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|y\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[6\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[7\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[6\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[2\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[7\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[2\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[2\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[5\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[2\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[3\] hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[5\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cr\[3\] merged to single register hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cb\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "tpgen_dk:U5B\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[0\] tpgen_dk:U5B\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[1\] " "Info: Duplicate register tpgen_dk:U5B\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[0\] merged to single register tpgen_dk:U5B\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 23 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "tpgen_dk:U5A\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[0\] tpgen_dk:U5A\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[1\] " "Info: Duplicate register tpgen_dk:U5A\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[0\] merged to single register tpgen_dk:U5A\|sdsdi_generator:sdi\|sd_framegenerator:sdi_frame\|video\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 23 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "tpgen_dk:U5B\|sdsdi_generator:sdi\|data_out\[0\] tpgen_dk:U5B\|sdsdi_generator:sdi\|data_out\[1\] " "Info: Duplicate register tpgen_dk:U5B\|sdsdi_generator:sdi\|data_out\[0\] merged to single register tpgen_dk:U5B\|sdsdi_generator:sdi\|data_out\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" 18 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "tpgen_dk:U5A\|sdsdi_generator:sdi\|data_out\[0\] tpgen_dk:U5A\|sdsdi_generator:sdi\|data_out\[1\] " "Info: Duplicate register tpgen_dk:U5A\|sdsdi_generator:sdi\|data_out\[0\] merged to single register tpgen_dk:U5A\|sdsdi_generator:sdi\|data_out\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sdsdi_generator.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hdsdi_generator:U9A\|video_sm:video\|load_val\[10\] data_in GND " "Warning: Reduced register hdsdi_generator:U9A\|video_sm:video\|load_val\[10\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 264 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|data_out\[8\] video_detect:U11B\|fdata_in\[8\] " "Info: Duplicate register video_detect:U11B\|data_out\[8\] merged to single register video_detect:U11B\|fdata_in\[8\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|data_out\[7\] video_detect:U11B\|fdata_in\[7\] " "Info: Duplicate register video_detect:U11B\|data_out\[7\] merged to single register video_detect:U11B\|fdata_in\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|data_out\[6\] video_detect:U11B\|fdata_in\[6\] " "Info: Duplicate register video_detect:U11B\|data_out\[6\] merged to single register video_detect:U11B\|fdata_in\[6\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|data_out\[9\] video_detect:U11B\|fdata_in\[9\] " "Info: Duplicate register video_detect:U11B\|data_out\[9\] merged to single register video_detect:U11B\|fdata_in\[9\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|data_out\[8\] video_detect:U11A\|fdata_in\[8\] " "Info: Duplicate register video_detect:U11A\|data_out\[8\] merged to single register video_detect:U11A\|fdata_in\[8\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|data_out\[7\] video_detect:U11A\|fdata_in\[7\] " "Info: Duplicate register video_detect:U11A\|data_out\[7\] merged to single register video_detect:U11A\|fdata_in\[7\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|data_out\[6\] video_detect:U11A\|fdata_in\[6\] " "Info: Duplicate register video_detect:U11A\|data_out\[6\] merged to single register video_detect:U11A\|fdata_in\[6\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|data_out\[9\] video_detect:U11A\|fdata_in\[9\] " "Info: Duplicate register video_detect:U11A\|data_out\[9\] merged to single register video_detect:U11A\|fdata_in\[9\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "autorate:u13b\|lficount\[0\]~56 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: autorate:u13b\|lficount\[0\]~56" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "lficount\[0\]~56" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "autorate:u13a\|lficount\[0\]~56 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: autorate:u13a\|lficount\[0\]~56" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "lficount\[0\]~56" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "spi:u1\|bitcount\[0\]~0 5 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: spi:u1\|bitcount\[0\]~0" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "bitcount\[0\]~0" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 40 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cnt\[0\]~0 32 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: hdsdi_generator:U9A\|video_sm:video\|color_lut:color\|cnt\[0\]~0" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "cnt\[0\]~0" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 55 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|crc292check:U10BC\|state 13 0 " "Info: State machine \|hdvb0\|crc292check:U10BC\|state contains 13 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|crc292check:U10BY\|state 13 0 " "Info: State machine \|hdvb0\|crc292check:U10BY\|state contains 13 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|crc292check:U10AC\|state 13 0 " "Info: State machine \|hdvb0\|crc292check:U10AC\|state contains 13 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|crc292check:U10AY\|state 13 0 " "Info: State machine \|hdvb0\|crc292check:U10AY\|state contains 13 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state 4 0 " "Info: State machine \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state contains 4 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state 12 0 " "Info: State machine \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state contains 12 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|video_detect:U11B\|state 6 0 " "Info: State machine \|hdvb0\|video_detect:U11B\|state contains 6 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state 7 0 " "Info: State machine \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state contains 7 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|video_detect:U11A\|state 6 0 " "Info: State machine \|hdvb0\|video_detect:U11A\|state contains 6 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state 7 0 " "Info: State machine \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state contains 7 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|autorate:u13b\|state 11 0 " "Info: State machine \|hdvb0\|autorate:u13b\|state contains 11 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|hdvb0\|autorate:u13a\|state 11 0 " "Info: State machine \|hdvb0\|autorate:u13a\|state contains 11 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|crc292check:U10BC\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|crc292check:U10BC\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|crc292check:U10BC\|state " "Info: Encoding result for state machine \|hdvb0\|crc292check:U10BC\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~36 " "Info: Encoded state bit crc292check:U10BC\|state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~35 " "Info: Encoded state bit crc292check:U10BC\|state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~34 " "Info: Encoded state bit crc292check:U10BC\|state~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~33 " "Info: Encoded state bit crc292check:U10BC\|state~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~32 " "Info: Encoded state bit crc292check:U10BC\|state~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~31 " "Info: Encoded state bit crc292check:U10BC\|state~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~30 " "Info: Encoded state bit crc292check:U10BC\|state~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~29 " "Info: Encoded state bit crc292check:U10BC\|state~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~28 " "Info: Encoded state bit crc292check:U10BC\|state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~27 " "Info: Encoded state bit crc292check:U10BC\|state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~26 " "Info: Encoded state bit crc292check:U10BC\|state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~25 " "Info: Encoded state bit crc292check:U10BC\|state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BC\|state~24 " "Info: Encoded state bit crc292check:U10BC\|state~24" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s0 0000000000000 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s0 uses code string 0000000000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s1 0000000000011 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s1 uses code string 0000000000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s2 0000000000101 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s2 uses code string 0000000000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s3 0000000001001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s3 uses code string 0000000001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s4 0000000010001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s4 uses code string 0000000010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s5 0000000100001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s5 uses code string 0000000100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s6 0000001000001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s6 uses code string 0000001000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s7 0000010000001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s7 uses code string 0000010000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s8 0000100000001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s8 uses code string 0000100000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s9 0001000000001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s9 uses code string 0001000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s10 0010000000001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s10 uses code string 0010000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s11 0100000000001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s11 uses code string 0100000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BC\|state.s12 1000000000001 " "Info: State \|hdvb0\|crc292check:U10BC\|state.s12 uses code string 1000000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|crc292check:U10BY\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|crc292check:U10BY\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|crc292check:U10BY\|state " "Info: Encoding result for state machine \|hdvb0\|crc292check:U10BY\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~36 " "Info: Encoded state bit crc292check:U10BY\|state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~35 " "Info: Encoded state bit crc292check:U10BY\|state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~34 " "Info: Encoded state bit crc292check:U10BY\|state~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~33 " "Info: Encoded state bit crc292check:U10BY\|state~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~32 " "Info: Encoded state bit crc292check:U10BY\|state~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~31 " "Info: Encoded state bit crc292check:U10BY\|state~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~30 " "Info: Encoded state bit crc292check:U10BY\|state~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~29 " "Info: Encoded state bit crc292check:U10BY\|state~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~28 " "Info: Encoded state bit crc292check:U10BY\|state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~27 " "Info: Encoded state bit crc292check:U10BY\|state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~26 " "Info: Encoded state bit crc292check:U10BY\|state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~25 " "Info: Encoded state bit crc292check:U10BY\|state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10BY\|state~24 " "Info: Encoded state bit crc292check:U10BY\|state~24" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s0 0000000000000 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s0 uses code string 0000000000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s1 0000000000011 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s1 uses code string 0000000000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s2 0000000000101 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s2 uses code string 0000000000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s3 0000000001001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s3 uses code string 0000000001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s4 0000000010001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s4 uses code string 0000000010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s5 0000000100001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s5 uses code string 0000000100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s6 0000001000001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s6 uses code string 0000001000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s7 0000010000001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s7 uses code string 0000010000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s8 0000100000001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s8 uses code string 0000100000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s9 0001000000001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s9 uses code string 0001000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s10 0010000000001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s10 uses code string 0010000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s11 0100000000001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s11 uses code string 0100000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10BY\|state.s12 1000000000001 " "Info: State \|hdvb0\|crc292check:U10BY\|state.s12 uses code string 1000000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|crc292check:U10AC\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|crc292check:U10AC\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|crc292check:U10AC\|state " "Info: Encoding result for state machine \|hdvb0\|crc292check:U10AC\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~36 " "Info: Encoded state bit crc292check:U10AC\|state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~35 " "Info: Encoded state bit crc292check:U10AC\|state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~34 " "Info: Encoded state bit crc292check:U10AC\|state~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~33 " "Info: Encoded state bit crc292check:U10AC\|state~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~32 " "Info: Encoded state bit crc292check:U10AC\|state~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~31 " "Info: Encoded state bit crc292check:U10AC\|state~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~30 " "Info: Encoded state bit crc292check:U10AC\|state~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~29 " "Info: Encoded state bit crc292check:U10AC\|state~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~28 " "Info: Encoded state bit crc292check:U10AC\|state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~27 " "Info: Encoded state bit crc292check:U10AC\|state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~26 " "Info: Encoded state bit crc292check:U10AC\|state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~25 " "Info: Encoded state bit crc292check:U10AC\|state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AC\|state~24 " "Info: Encoded state bit crc292check:U10AC\|state~24" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s0 0000000000000 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s0 uses code string 0000000000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s1 0000000000011 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s1 uses code string 0000000000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s2 0000000000101 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s2 uses code string 0000000000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s3 0000000001001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s3 uses code string 0000000001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s4 0000000010001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s4 uses code string 0000000010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s5 0000000100001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s5 uses code string 0000000100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s6 0000001000001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s6 uses code string 0000001000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s7 0000010000001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s7 uses code string 0000010000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s8 0000100000001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s8 uses code string 0000100000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s9 0001000000001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s9 uses code string 0001000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s10 0010000000001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s10 uses code string 0010000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s11 0100000000001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s11 uses code string 0100000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AC\|state.s12 1000000000001 " "Info: State \|hdvb0\|crc292check:U10AC\|state.s12 uses code string 1000000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|crc292check:U10AY\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|crc292check:U10AY\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|crc292check:U10AY\|state " "Info: Encoding result for state machine \|hdvb0\|crc292check:U10AY\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~36 " "Info: Encoded state bit crc292check:U10AY\|state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~35 " "Info: Encoded state bit crc292check:U10AY\|state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~34 " "Info: Encoded state bit crc292check:U10AY\|state~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~33 " "Info: Encoded state bit crc292check:U10AY\|state~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~32 " "Info: Encoded state bit crc292check:U10AY\|state~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~31 " "Info: Encoded state bit crc292check:U10AY\|state~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~30 " "Info: Encoded state bit crc292check:U10AY\|state~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~29 " "Info: Encoded state bit crc292check:U10AY\|state~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~28 " "Info: Encoded state bit crc292check:U10AY\|state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~27 " "Info: Encoded state bit crc292check:U10AY\|state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~26 " "Info: Encoded state bit crc292check:U10AY\|state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~25 " "Info: Encoded state bit crc292check:U10AY\|state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "crc292check:U10AY\|state~24 " "Info: Encoded state bit crc292check:U10AY\|state~24" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s0 0000000000000 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s0 uses code string 0000000000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s1 0000000000011 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s1 uses code string 0000000000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s2 0000000000101 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s2 uses code string 0000000000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s3 0000000001001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s3 uses code string 0000000001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s4 0000000010001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s4 uses code string 0000000010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s5 0000000100001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s5 uses code string 0000000100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s6 0000001000001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s6 uses code string 0000001000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s7 0000010000001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s7 uses code string 0000010000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s8 0000100000001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s8 uses code string 0000100000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s9 0001000000001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s9 uses code string 0001000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s10 0010000000001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s10 uses code string 0010000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s11 0100000000001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s11 uses code string 0100000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|crc292check:U10AY\|state.s12 1000000000001 " "Info: State \|hdvb0\|crc292check:U10AY\|state.s12 uses code string 1000000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/crc292check.vhd" 37 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state " "Info: Encoding result for state machine \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|v_state~32 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|v_state~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|v_state~31 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|v_state~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|v_state~30 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|v_state~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|v_state~29 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|v_state~29" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v0 0000 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v0 uses code string 0000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 59 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v1 0011 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v1 uses code string 0011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 59 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v2 0101 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v2 uses code string 0101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 59 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v3 1001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|v_state.v3 uses code string 1001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 59 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state " "Info: Encoding result for state machine \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "12 " "Info: Completed encoding using 12 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~43 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~43" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~42 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~42" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~41 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~41" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~40 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~40" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~39 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~39" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~38 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~38" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~37 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~37" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~36 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~35 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~34 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~33 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "hdsdi_generator:U9A\|video_sm:video\|h_state~32 " "Info: Encoded state bit hdsdi_generator:U9A\|video_sm:video\|h_state~32" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h0 000000000000 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h0 uses code string 000000000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h1 000000000011 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h1 uses code string 000000000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h2 000000000101 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h2 uses code string 000000000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h3 000000001001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h3 uses code string 000000001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h4 000000010001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h4 uses code string 000000010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h5 000000100001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h5 uses code string 000000100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h6 000001000001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h6 uses code string 000001000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h7 000010000001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h7 uses code string 000010000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h8 000100000001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h8 uses code string 000100000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h9 001000000001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h9 uses code string 001000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h10 010000000001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h10 uses code string 010000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h11 100000000001 " "Info: State \|hdvb0\|hdsdi_generator:U9A\|video_sm:video\|h_state.h11 uses code string 100000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 57 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|video_detect:U11B\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|video_detect:U11B\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|video_detect:U11B\|state " "Info: Encoding result for state machine \|hdvb0\|video_detect:U11B\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11B\|state~39 " "Info: Encoded state bit video_detect:U11B\|state~39" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11B\|state~38 " "Info: Encoded state bit video_detect:U11B\|state~38" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11B\|state~37 " "Info: Encoded state bit video_detect:U11B\|state~37" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11B\|state~36 " "Info: Encoded state bit video_detect:U11B\|state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11B\|state~35 " "Info: Encoded state bit video_detect:U11B\|state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11B\|state~34 " "Info: Encoded state bit video_detect:U11B\|state~34" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11B\|state.wait_trs 000000 " "Info: State \|hdvb0\|video_detect:U11B\|state.wait_trs uses code string 000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11B\|state.trs0 000011 " "Info: State \|hdvb0\|video_detect:U11B\|state.trs0 uses code string 000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11B\|state.trs1 000101 " "Info: State \|hdvb0\|video_detect:U11B\|state.trs1 uses code string 000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11B\|state.test_eav 001001 " "Info: State \|hdvb0\|video_detect:U11B\|state.test_eav uses code string 001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11B\|state.wait_sav 010001 " "Info: State \|hdvb0\|video_detect:U11B\|state.wait_sav uses code string 010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11B\|state.foundsav 100001 " "Info: State \|hdvb0\|video_detect:U11B\|state.foundsav uses code string 100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state " "Info: Encoding result for state machine \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~29 " "Info: Encoded state bit smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~28 " "Info: Encoded state bit smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~27 " "Info: Encoded state bit smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~26 " "Info: Encoded state bit smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~25 " "Info: Encoded state bit smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~24 " "Info: Encoded state bit smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~23 " "Info: Encoded state bit smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state~23" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state0 0000000 " "Info: State \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state0 uses code string 0000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state1 0000011 " "Info: State \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state1 uses code string 0000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state2 0000101 " "Info: State \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state2 uses code string 0000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state3 0001001 " "Info: State \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state3 uses code string 0001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state4 0010001 " "Info: State \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state4 uses code string 0010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state5 0100001 " "Info: State \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state5 uses code string 0100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state6 1000001 " "Info: State \|hdvb0\|smpte_core:u4b\|dscramrx:u1\|port_sel:ABsel\|s_state.state6 uses code string 1000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|video_detect:U11A\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|video_detect:U11A\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|video_detect:U11A\|state " "Info: Encoding result for state machine \|hdvb0\|video_detect:U11A\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11A\|state~39 " "Info: Encoded state bit video_detect:U11A\|state~39" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11A\|state~38 " "Info: Encoded state bit video_detect:U11A\|state~38" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11A\|state~37 " "Info: Encoded state bit video_detect:U11A\|state~37" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11A\|state~36 " "Info: Encoded state bit video_detect:U11A\|state~36" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11A\|state~35 " "Info: Encoded state bit video_detect:U11A\|state~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "video_detect:U11A\|state~34 " "Info: Encoded state bit video_detect:U11A\|state~34" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11A\|state.wait_trs 000000 " "Info: State \|hdvb0\|video_detect:U11A\|state.wait_trs uses code string 000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11A\|state.trs0 000011 " "Info: State \|hdvb0\|video_detect:U11A\|state.trs0 uses code string 000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11A\|state.trs1 000101 " "Info: State \|hdvb0\|video_detect:U11A\|state.trs1 uses code string 000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11A\|state.test_eav 001001 " "Info: State \|hdvb0\|video_detect:U11A\|state.test_eav uses code string 001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11A\|state.wait_sav 010001 " "Info: State \|hdvb0\|video_detect:U11A\|state.wait_sav uses code string 010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|video_detect:U11A\|state.foundsav 100001 " "Info: State \|hdvb0\|video_detect:U11A\|state.foundsav uses code string 100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 54 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state " "Info: Encoding result for state machine \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~29 " "Info: Encoded state bit smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~28 " "Info: Encoded state bit smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~27 " "Info: Encoded state bit smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~26 " "Info: Encoded state bit smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~25 " "Info: Encoded state bit smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~24 " "Info: Encoded state bit smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~23 " "Info: Encoded state bit smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state~23" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state0 0000000 " "Info: State \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state0 uses code string 0000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state1 0000011 " "Info: State \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state1 uses code string 0000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state2 0000101 " "Info: State \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state2 uses code string 0000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state3 0001001 " "Info: State \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state3 uses code string 0001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state4 0010001 " "Info: State \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state4 uses code string 0010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state5 0100001 " "Info: State \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state5 uses code string 0100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state6 1000001 " "Info: State \|hdvb0\|smpte_core:u4a\|dscramrx:u1\|port_sel:ABsel\|s_state.state6 uses code string 1000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/port_SEL.VHD" 84 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|autorate:u13b\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|autorate:u13b\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|autorate:u13b\|state " "Info: Encoding result for state machine \|hdvb0\|autorate:u13b\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "11 " "Info: Completed encoding using 11 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~139 " "Info: Encoded state bit autorate:u13b\|state~139" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~138 " "Info: Encoded state bit autorate:u13b\|state~138" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~137 " "Info: Encoded state bit autorate:u13b\|state~137" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~136 " "Info: Encoded state bit autorate:u13b\|state~136" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~135 " "Info: Encoded state bit autorate:u13b\|state~135" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~134 " "Info: Encoded state bit autorate:u13b\|state~134" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~133 " "Info: Encoded state bit autorate:u13b\|state~133" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~132 " "Info: Encoded state bit autorate:u13b\|state~132" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~131 " "Info: Encoded state bit autorate:u13b\|state~131" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~130 " "Info: Encoded state bit autorate:u13b\|state~130" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13b\|state~129 " "Info: Encoded state bit autorate:u13b\|state~129" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.idle 00000000000 " "Info: State \|hdvb0\|autorate:u13b\|state.idle uses code string 00000000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s270 00000000011 " "Info: State \|hdvb0\|autorate:u13b\|state.s270 uses code string 00000000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s360 00000000101 " "Info: State \|hdvb0\|autorate:u13b\|state.s360 uses code string 00000000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s540 00000001001 " "Info: State \|hdvb0\|autorate:u13b\|state.s540 uses code string 00000001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s1485 00000010001 " "Info: State \|hdvb0\|autorate:u13b\|state.s1485 uses code string 00000010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s270p 00000100001 " "Info: State \|hdvb0\|autorate:u13b\|state.s270p uses code string 00000100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s360p 00001000001 " "Info: State \|hdvb0\|autorate:u13b\|state.s360p uses code string 00001000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s540p 00010000001 " "Info: State \|hdvb0\|autorate:u13b\|state.s540p uses code string 00010000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s270l 00100000001 " "Info: State \|hdvb0\|autorate:u13b\|state.s270l uses code string 00100000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s360l 01000000001 " "Info: State \|hdvb0\|autorate:u13b\|state.s360l uses code string 01000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13b\|state.s540l 10000000001 " "Info: State \|hdvb0\|autorate:u13b\|state.s540l uses code string 10000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|hdvb0\|autorate:u13a\|state " "Info: Selected Auto state machine encoding method for state machine \|hdvb0\|autorate:u13a\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|hdvb0\|autorate:u13a\|state " "Info: Encoding result for state machine \|hdvb0\|autorate:u13a\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "11 " "Info: Completed encoding using 11 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~139 " "Info: Encoded state bit autorate:u13a\|state~139" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~138 " "Info: Encoded state bit autorate:u13a\|state~138" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~137 " "Info: Encoded state bit autorate:u13a\|state~137" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~136 " "Info: Encoded state bit autorate:u13a\|state~136" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~135 " "Info: Encoded state bit autorate:u13a\|state~135" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~134 " "Info: Encoded state bit autorate:u13a\|state~134" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~133 " "Info: Encoded state bit autorate:u13a\|state~133" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~132 " "Info: Encoded state bit autorate:u13a\|state~132" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~131 " "Info: Encoded state bit autorate:u13a\|state~131" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~130 " "Info: Encoded state bit autorate:u13a\|state~130" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "autorate:u13a\|state~129 " "Info: Encoded state bit autorate:u13a\|state~129" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.idle 00000000000 " "Info: State \|hdvb0\|autorate:u13a\|state.idle uses code string 00000000000" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s270 00000000011 " "Info: State \|hdvb0\|autorate:u13a\|state.s270 uses code string 00000000011" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s360 00000000101 " "Info: State \|hdvb0\|autorate:u13a\|state.s360 uses code string 00000000101" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s540 00000001001 " "Info: State \|hdvb0\|autorate:u13a\|state.s540 uses code string 00000001001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s1485 00000010001 " "Info: State \|hdvb0\|autorate:u13a\|state.s1485 uses code string 00000010001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s270p 00000100001 " "Info: State \|hdvb0\|autorate:u13a\|state.s270p uses code string 00000100001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s360p 00001000001 " "Info: State \|hdvb0\|autorate:u13a\|state.s360p uses code string 00001000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s540p 00010000001 " "Info: State \|hdvb0\|autorate:u13a\|state.s540p uses code string 00010000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s270l 00100000001 " "Info: State \|hdvb0\|autorate:u13a\|state.s270l uses code string 00100000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s360l 01000000001 " "Info: State \|hdvb0\|autorate:u13a\|state.s360l uses code string 01000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|hdvb0\|autorate:u13a\|state.s540l 10000000001 " "Info: State \|hdvb0\|autorate:u13a\|state.s540l uses code string 10000000001" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" {  } {  } 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[3\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[3\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[4\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[4\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[5\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[5\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[6\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[6\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[7\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[7\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[8\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[8\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[9\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[9\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[10\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[10\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[3\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[3\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[4\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[4\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[5\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[5\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[6\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[6\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[7\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[7\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[8\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[8\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[9\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[9\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[10\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[10\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[1\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[1\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[2\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[2\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[1\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[1\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[2\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|dataout\[2\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 373 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 136 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[15\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[15\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[12\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[12\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[13\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[13\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[14\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[14\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[16\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[16\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[17\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[17\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[18\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[18\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[19\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[19\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[20\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[20\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[21\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[21\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[5\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[5\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[2\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[2\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[3\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[3\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[4\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[4\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[6\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[6\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[7\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[7\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[8\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[8\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[9\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[9\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[10\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[10\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[11\] " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[11\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[15\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[15\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[12\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[12\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[13\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[13\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[14\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[14\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[16\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[16\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[17\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[17\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[18\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[18\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[19\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[19\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[20\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[20\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[21\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[21\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[5\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[5\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[2\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[2\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[3\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[3\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[4\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[4\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[6\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[6\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[7\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[7\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[8\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[8\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[9\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[9\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[10\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[10\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[11\] " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|dataout\[11\] converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 132 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 294 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 113 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[11\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[11\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[10\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[10\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[21\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[21\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[20\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[20\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[19\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[19\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[18\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[18\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[17\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[17\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[16\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[16\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[15\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[15\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[14\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[14\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[13\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[13\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[12\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[12\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[11\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[11\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[10\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[10\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[9\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[8\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[7\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[6\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[5\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[4\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[3\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[2\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[21\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[21\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[20\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[20\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[19\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[19\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[18\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[18\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[17\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[17\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[16\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[16\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[15\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[15\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[14\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[14\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[13\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[13\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[12\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[12\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 223 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/dscramrx20_top.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 108 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 758 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[0\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom " "Info: WYSIWYG I/O primitive smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|cyclone_ddio_in:ddio_in\[1\]\|ioatom converted to equivalent logic" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 111 14 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 302 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 115 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/smpte_292.vhd" 95 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 784 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[0\] data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[0\] with stuck data_in port to stuck value GND" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 112 19 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[1\] data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[1\] with stuck data_in port to stuck value GND" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 112 19 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[0\] data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[0\] with stuck data_in port to stuck value GND" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 112 19 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[1\] data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_input22:altera_ddr_input_inst\|altddio_in:altddio_in_component\|input_cell_H\[1\] with stuck data_in port to stuck value GND" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 112 19 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int1 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int2 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_upper10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int3 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_upper10 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|trs_filt_lower10_int4 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7A\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 data_in GND " "Warning: Reduced register smpte_292:U7A\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "smpte_292:U7B\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 data_in GND " "Warning: Reduced register smpte_292:U7B\|scram20_top:scram20_top_inst\|scram20:scram20_inst\|trs_filtl_lower10 with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20.vhd" 103 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hdsdi_generator:U9A\|video_sm:video\|v_state~32 data_in GND " "Warning: Reduced register hdsdi_generator:U9A\|video_sm:video\|v_state~32 with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer to OR gate or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[7\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[7\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[6\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[6\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[5\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[5\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[4\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[4\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[3\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[3\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[2\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[2\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[1\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[1\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[0\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[0\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[7\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[7\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[6\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[6\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[5\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[5\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[4\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[4\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[3\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[3\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[2\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[2\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[1\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[1\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[0\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[0\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[9\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[9\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|scramtx:u2\|data_out\[8\] " "Warning: Converting TRI node smpte_core:u4a\|scramtx:u2\|data_out\[8\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[9\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[9\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|scramtx:u2\|data_out\[8\] " "Warning: Converting TRI node smpte_core:u4b\|scramtx:u2\|data_out\[8\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/SCRAMTX.VHD" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[9\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[9\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[8\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[8\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[7\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[7\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[6\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[6\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[5\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[5\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[4\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[4\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[3\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[3\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[2\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[2\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[1\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[1\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4a\|dscramrx:u1\|data_out\[0\] " "Warning: Converting TRI node smpte_core:u4a\|dscramrx:u1\|data_out\[0\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[9\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[9\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[8\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[8\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[7\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[7\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[6\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[6\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[5\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[5\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[4\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[4\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[3\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[3\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[2\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[2\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[1\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[1\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "smpte_core:u4b\|dscramrx:u1\|data_out\[0\] " "Warning: Converting TRI node smpte_core:u4b\|dscramrx:u1\|data_out\[0\] that feeds logic to an OR gate" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/DSCRAMRX.VHD" 231 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hdsdi_generator:U9A\|video_sm:video\|h_state~42 data_in GND " "Warning: Reduced register hdsdi_generator:U9A\|video_sm:video\|h_state~42 with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "hdsdi_generator:U9A\|video_sm:video\|load_val\[7\] hdsdi_generator:U9A\|video_sm:video\|load_val\[6\] " "Info: Duplicate register hdsdi_generator:U9A\|video_sm:video\|load_val\[7\] merged to single register hdsdi_generator:U9A\|video_sm:video\|load_val\[6\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 264 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|fdata_in\[5\] video_detect:U11A\|data_out\[5\] " "Info: Duplicate register video_detect:U11A\|fdata_in\[5\] merged to single register video_detect:U11A\|data_out\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|fdata_in\[4\] video_detect:U11A\|data_out\[4\] " "Info: Duplicate register video_detect:U11A\|fdata_in\[4\] merged to single register video_detect:U11A\|data_out\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|fdata_in\[3\] video_detect:U11A\|data_out\[3\] " "Info: Duplicate register video_detect:U11A\|fdata_in\[3\] merged to single register video_detect:U11A\|data_out\[3\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11A\|fdata_in\[2\] video_detect:U11A\|data_out\[2\] " "Info: Duplicate register video_detect:U11A\|fdata_in\[2\] merged to single register video_detect:U11A\|data_out\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|fdata_in\[5\] video_detect:U11B\|data_out\[5\] " "Info: Duplicate register video_detect:U11B\|fdata_in\[5\] merged to single register video_detect:U11B\|data_out\[5\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|fdata_in\[4\] video_detect:U11B\|data_out\[4\] " "Info: Duplicate register video_detect:U11B\|fdata_in\[4\] merged to single register video_detect:U11B\|data_out\[4\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|fdata_in\[3\] video_detect:U11B\|data_out\[3\] " "Info: Duplicate register video_detect:U11B\|fdata_in\[3\] merged to single register video_detect:U11B\|data_out\[3\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "video_detect:U11B\|fdata_in\[2\] video_detect:U11B\|data_out\[2\] " "Info: Duplicate register video_detect:U11B\|fdata_in\[2\] merged to single register video_detect:U11B\|data_out\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 57 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hdsdi_generator:U9A\|video_sm:video\|h_state~43 data_in GND " "Warning: Reduced register hdsdi_generator:U9A\|video_sm:video\|h_state~43 with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hdsdi_generator:U9A\|video_sm:video\|load_val\[3\] data_in GND " "Warning: Reduced register hdsdi_generator:U9A\|video_sm:video\|load_val\[3\] with stuck data_in port to stuck value GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 264 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_DISABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently disabled" { { "Warning" "WOPT_MLS_NODE_NAME" "cd_mutea~1 " "Warning: Node cd_mutea~1" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "cd_muteb~1 " "Warning: Node cd_muteb~1" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "ifclk~1 " "Warning: Node ifclk~1" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 49 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "pa7_flagd_slcs~1 " "Warning: Node pa7_flagd_slcs~1" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 50 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[15\]~31 " "Warning: Node fd\[15\]~31" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[14\]~29 " "Warning: Node fd\[14\]~29" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[13\]~27 " "Warning: Node fd\[13\]~27" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[12\]~25 " "Warning: Node fd\[12\]~25" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[11\]~23 " "Warning: Node fd\[11\]~23" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[10\]~21 " "Warning: Node fd\[10\]~21" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[9\]~19 " "Warning: Node fd\[9\]~19" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[8\]~17 " "Warning: Node fd\[8\]~17" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[7\]~15 " "Warning: Node fd\[7\]~15" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[6\]~13 " "Warning: Node fd\[6\]~13" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[5\]~11 " "Warning: Node fd\[5\]~11" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[4\]~9 " "Warning: Node fd\[4\]~9" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[3\]~7 " "Warning: Node fd\[3\]~7" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[2\]~5 " "Warning: Node fd\[2\]~5" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[1\]~3 " "Warning: Node fd\[1\]~3" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "fd\[0\]~1 " "Warning: Node fd\[0\]~1" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 53 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ulca VCC " "Warning: Pin ulca stuck at VCC" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 27 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ulcb VCC " "Warning: Pin ulcb stuck at VCC" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 27 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ldtden GND " "Warning: Pin ldtden stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 30 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "fclkb_n GND " "Warning: Pin fclkb_n stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 31 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxclka GND " "Warning: Pin prxclka stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 37 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "prxclkb GND " "Warning: Pin prxclkb stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 37 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led2 GND " "Warning: Pin led2 stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 45 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rdy\[1\] GND " "Warning: Pin rdy\[1\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 51 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "rdy\[0\] GND " "Warning: Pin rdy\[0\] stuck at GND" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 51 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 101 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 101 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/scramtx20_top.vhd" 156 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 101 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/sd_framegen.vhd" 101 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 57 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 77 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 175 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 175 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 175 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 175 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 17 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 210 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 190 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" 169 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" 169 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 314 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/upconvert.vhd" 314 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 334 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 334 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 17 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 19 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 18 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/color_lut_db.vhd" 18 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" 146 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/grey_292.vhd" 146 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" 169 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/rp198.vhd" 169 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 334 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 334 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 264 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 264 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 264 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_sm_db.vhd" 264 -1 0 } }  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll2:pll2_inst\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pll2:pll2_inst\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll2.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 489 -1 0 } }  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll1:pll1_inst\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pll1:pll1_inst\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/pll1.vhd" 105 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 481 -1 0 } }  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxsta\[2\] " "Warning: No output dependent on input pin rxsta\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rxstb\[2\] " "Warning: No output dependent on input pin rxstb\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 17 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "txerra " "Warning: No output dependent on input pin txerra" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 19 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "txerrb " "Warning: No output dependent on input pin txerrb" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 19 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxclka " "Warning: No output dependent on input pin ptxclka" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ptxclkb " "Warning: No output dependent on input pin ptxclkb" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 38 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[2\] " "Warning: No output dependent on input pin ctl\[2\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 52 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[1\] " "Warning: No output dependent on input pin ctl\[1\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 52 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ctl\[0\] " "Warning: No output dependent on input pin ctl\[0\]" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 52 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "8346 " "Info: Implemented 8346 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "63 " "Info: Implemented 63 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "77 " "Info: Implemented 77 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "20 " "Info: Implemented 20 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "8144 " "Info: Implemented 8144 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0} { "Info" "ISCL_SCL_TM_PLLS" "2 " "Info: Implemented 2 ClockLock PLLs" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 12:47:36 2004 " "Info: Processing ended: Tue Dec 21 12:47:36 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:07:31 " "Info: Elapsed time: 00:07:31" {  } {  } 0}  } {  } 0}
