<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: I2C_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2C_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a637638a4c4885036f63958ef0044ca5f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a637638a4c4885036f63958ef0044ca5f">CTL</a></td></tr>
<tr class="separator:a637638a4c4885036f63958ef0044ca5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf5e1abd832ca41cb743bdcb22f1004"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#afbf5e1abd832ca41cb743bdcb22f1004">INTSTS</a></td></tr>
<tr class="separator:afbf5e1abd832ca41cb743bdcb22f1004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c159bc8636a3bc938bdbe4f2aed3d6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#ae1c159bc8636a3bc938bdbe4f2aed3d6">STATUS</a></td></tr>
<tr class="separator:ae1c159bc8636a3bc938bdbe4f2aed3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b21e70ca084e096fc7662986714c9fd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a5b21e70ca084e096fc7662986714c9fd">CLKDIV</a></td></tr>
<tr class="separator:a5b21e70ca084e096fc7662986714c9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5347674482d9ca92745b2f48b4974437"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a5347674482d9ca92745b2f48b4974437">TOCTL</a></td></tr>
<tr class="separator:a5347674482d9ca92745b2f48b4974437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d029c616624d2b2954da6149c10ac9d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a6d029c616624d2b2954da6149c10ac9d">DAT</a></td></tr>
<tr class="separator:a6d029c616624d2b2954da6149c10ac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8464865c00e677399329959fef3a24"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a4f8464865c00e677399329959fef3a24">ADDR0</a></td></tr>
<tr class="separator:a4f8464865c00e677399329959fef3a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c8d32409a783693e3b488ee326b6c7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a72c8d32409a783693e3b488ee326b6c7">ADDR1</a></td></tr>
<tr class="separator:a72c8d32409a783693e3b488ee326b6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac0c4c8c8f3d125faf4acce138dd198"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#aaac0c4c8c8f3d125faf4acce138dd198">ADDRMSK0</a></td></tr>
<tr class="separator:aaac0c4c8c8f3d125faf4acce138dd198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb9dd209e000f506fd2c6ad918ca294"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a3eb9dd209e000f506fd2c6ad918ca294">ADDRMSK1</a></td></tr>
<tr class="separator:a3eb9dd209e000f506fd2c6ad918ca294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad716ea27b90c48dc4784b440f3b2ff81"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#ad716ea27b90c48dc4784b440f3b2ff81">CTL2</a></td></tr>
<tr class="separator:ad716ea27b90c48dc4784b440f3b2ff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6bc3b93a55d07061f046693ba079c3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___t.html#a7d6bc3b93a55d07061f046693ba079c3">STATUS2</a></td></tr>
<tr class="separator:a7d6bc3b93a55d07061f046693ba079c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup I2C Inter-IC Bus Controller(I2C)
Memory Mapped Structure for I2C Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l21966">21966</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4f8464865c00e677399329959fef3a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8464865c00e677399329959fef3a24">&#9670;&nbsp;</a></span>ADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0018] I2C Slave Address Register0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ADDR0
</font><br><p> <font size="2">
Offset: 0x18  I2C Slave Address Register0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>GC</td><td><div style="word-wrap: break-word;"><b>General Call Function Control
</b><br>
0 = General Call Function Disabled.
<br>
1 = General Call Function Enabled.
<br>
Note: Refer to Address Register section for more detailed information.
<br>
</div></td></tr><tr><td>
[7:1]</td><td>ADDR</td><td><div style="word-wrap: break-word;"><b>I2C Salve Address Bits
</b><br>
The content of this register is irrelevant when the device is in Master mode
<br>
In the Slave mode, the seven most significant bits must be loaded with the device's own address
<br>
The device will react if either of the address is matched.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22437">22437</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a72c8d32409a783693e3b488ee326b6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c8d32409a783693e3b488ee326b6c7">&#9670;&nbsp;</a></span>ADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x001c] I2C Slave Address Register1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ADDR1
</font><br><p> <font size="2">
Offset: 0x1C  I2C Slave Address Register1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>GC</td><td><div style="word-wrap: break-word;"><b>General Call Function Control
</b><br>
0 = General Call Function Disabled.
<br>
1 = General Call Function Enabled.
<br>
Note: Refer to Address Register section for more detailed information.
<br>
</div></td></tr><tr><td>
[7:1]</td><td>ADDR</td><td><div style="word-wrap: break-word;"><b>I2C Salve Address Bits
</b><br>
The content of this register is irrelevant when the device is in Master mode
<br>
In the Slave mode, the seven most significant bits must be loaded with the device's own address
<br>
The device will react if either of the address is matched.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22438">22438</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aaac0c4c8c8f3d125faf4acce138dd198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac0c4c8c8f3d125faf4acce138dd198">&#9670;&nbsp;</a></span>ADDRMSK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0028] I2C Slave Address Mask Register0</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ADDRMSK0
</font><br><p> <font size="2">
Offset: 0x28  I2C Slave Address Mask Register0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:1]</td><td>ADDRMSK</td><td><div style="word-wrap: break-word;"><b>I2C Slave Address Mask Bits
</b><br>
0 = Mask disable (the received corresponding register bit should be exact the same as address register).
<br>
1 = Mask enable (the received corresponding address bit is don't care).
<br>
I2C bus controllers support multiple address recognition with two address mask register
<br>
When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care
<br>
If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22442">22442</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a3eb9dd209e000f506fd2c6ad918ca294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb9dd209e000f506fd2c6ad918ca294">&#9670;&nbsp;</a></span>ADDRMSK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x002c] I2C Slave Address Mask Register1</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ADDRMSK1
</font><br><p> <font size="2">
Offset: 0x2C  I2C Slave Address Mask Register1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:1]</td><td>ADDRMSK</td><td><div style="word-wrap: break-word;"><b>I2C Slave Address Mask Bits
</b><br>
0 = Mask disable (the received corresponding register bit should be exact the same as address register).
<br>
1 = Mask enable (the received corresponding address bit is don't care).
<br>
I2C bus controllers support multiple address recognition with two address mask register
<br>
When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care
<br>
If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22443">22443</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a5b21e70ca084e096fc7662986714c9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b21e70ca084e096fc7662986714c9fd">&#9670;&nbsp;</a></span>CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x000c] I2C Clock Divided Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV
</font><br><p> <font size="2">
Offset: 0x0C  I2C Clock Divided Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>DIVIDER</td><td><div style="word-wrap: break-word;"><b>I2C Clock Divided Bits
</b><br>
Indicates the I2C clock rate bits: Data Baud Rate of I2C = PCLK /( 4 x ( I2C_CLKDIV + 1)).
<br>
Note: The minimum value of I2C_CLKDIV is 4.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22434">22434</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a637638a4c4885036f63958ef0044ca5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637638a4c4885036f63958ef0044ca5f">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] I2C Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  I2C Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>I2CEN</td><td><div style="word-wrap: break-word;"><b>I2C Function Enable Bit
</b><br>
0 = I2C function Disabled.
<br>
1 = I2C function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>AA</td><td><div style="word-wrap: break-word;"><b>Assert Acknowledge Control Bit
</b><br>
When AA =1 prior to address or data is received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when
<br>
1.)A slave is acknowledging the address sent from master,
<br>
2.) The receiver devices are acknowledging the data sent by transmitter
<br>
When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.
<br>
</div></td></tr><tr><td>
[2]</td><td>STO</td><td><div style="word-wrap: break-word;"><b>I2C STOP Control Bit
</b><br>
In Master mode, setting STO to transmit a STOP condition to bus then I2C controller will check the bus condition if a STOP condition is detected
<br>
This bit will be cleared by hardware automatically.
<br>
</div></td></tr><tr><td>
[3]</td><td>STA</td><td><div style="word-wrap: break-word;"><b>I2C START Command
</b><br>
Setting STA to logic 1 to enter Master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free.
<br>
</div></td></tr><tr><td>
[4]</td><td>SI</td><td><div style="word-wrap: break-word;"><b>I2C Status
</b><br>
When a new state is present in the I2C_STATUS register, if the INTEN bit is set, the I2C interrupt is requested
<br>
It must write one by software to this bit after the INTSTS (I2C_INTSTS[0]) is set to 1 and the I2C protocol function will go ahead until the STOP is active or the I2CEN is disabled.
<br>
0 = I2C's Status disabled and the I2C protocol function will go ahead.
<br>
1 = I2C's Status active.
<br>
Note: If software wants to skip clearing INTSTS (I2C_INTSTS[0]), it also can write 1 to SI bit and must set INTEN bit
<br>
That INTSTS (I2C_INTSTS[0]) will be cleared when SI is cleared.
<br>
</div></td></tr><tr><td>
[7]</td><td>INTEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Bit
</b><br>
0 = I2C interrupt Disabled.
<br>
1 = I2C interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22431">22431</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ad716ea27b90c48dc4784b440f3b2ff81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad716ea27b90c48dc4784b440f3b2ff81">&#9670;&nbsp;</a></span>CTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0040] I2C Control Register 2</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL2
</font><br><p> <font size="2">
Offset: 0x40  I2C Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKUPEN</td><td><div style="word-wrap: break-word;"><b>I2C Wake-up Function Enable Bit
</b><br>
0 = I2C wake-up function Disabled.
<br>
1 = I2C wake-up function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>OVIEN</td><td><div style="word-wrap: break-word;"><b>I2C Overrun Interrupt Control Bit
</b><br>
0 = Overrun event interrupt Disabled.
<br>
1 = Send a interrupt to system when the TWOLVBUF bit is enabled and there is overrun event in received buffer.
<br>
</div></td></tr><tr><td>
[2]</td><td>URIEN</td><td><div style="word-wrap: break-word;"><b>I2C Under run Interrupt Control Bit
</b><br>
0 = Under run event interrupt Disabled.
<br>
1 = Send a interrupt to system when the TWOLVBUF bit is enabled and there is under-run event happened in transmitted buffer.
<br>
</div></td></tr><tr><td>
[4]</td><td>TWOLVBUF</td><td><div style="word-wrap: break-word;"><b>Two Level Buffer Enable Bit
</b><br>
0 = Two level buffer Disabled.
<br>
1 = Two level buffer Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>NOSTRETCH</td><td><div style="word-wrap: break-word;"><b>I2C BuS Stretch
</b><br>
0 = The I2C SCL bus is stretched by hardware if the SI (I2C_CTL[4]) is not cleared.
<br>
1 = The I2C SCL bus is not stretched by hardware if the SI is not cleared.
<br>
</div></td></tr><tr><td>
[6]</td><td>DATMODE</td><td><div style="word-wrap: break-word;"><b>Data Mode Enable Bit
</b><br>
0 = Data mode Disabled.
<br>
1 = Data mode Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>MSDAT</td><td><div style="word-wrap: break-word;"><b>Master or Slave in Data Mode Enable Control
</b><br>
0 = Master writes data to device.
<br>
1 = Slave reads data from device.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22447">22447</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a6d029c616624d2b2954da6149c10ac9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d029c616624d2b2954da6149c10ac9d">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] I2C Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DAT
</font><br><p> <font size="2">
Offset: 0x14  I2C Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>DAT</td><td><div style="word-wrap: break-word;"><b>I2C Data
</b><br>
Bit [7:0] is located with the 8-bit transferred/received data of I2C serial port.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22436">22436</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="afbf5e1abd832ca41cb743bdcb22f1004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf5e1abd832ca41cb743bdcb22f1004">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] I2C Interrupt Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x04  I2C Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>INTSTS</td><td><div style="word-wrap: break-word;"><b>I2C STATUS's Interrupt Status
</b><br>
When a new I2C state is present in the I2C_STATUS register, the INTSTS flag is set by hardware
<br>
If bit INTEN (I2C_CTL [7]) is set, the I2C interrupt is requested.This bit must be cleared by software writing 1 .
<br>
Note: If software wants to skip clearing INTSTS, it can also write 1 to SI (I2C_CTL [4]) bit and must set INTEN (I2C_CTL [7]) bit
<br>
INISTS will be cleared when SI is cleared.
<br>
</div></td></tr><tr><td>
[1]</td><td>TOIF</td><td><div style="word-wrap: break-word;"><b>Time-out Status
</b><br>
0 = No Time-out flag.
<br>
1 = Time-out flag active and it is set by hardware. It can interrupt CPU when INTEN bit is set.
<br>
Note: This bit can be cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[7]</td><td>WKAKDONE</td><td><div style="word-wrap: break-word;"><b>Wake-up Address Frame Acknowledge Bit Done
</b><br>
0 = The ACK bit cycle of address match frame is not done.
<br>
1 = The ACK bit cycle of address match frame is done in power-down.
<br>
Note: This bit can be cleared by writing 1 to it.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22432">22432</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae1c159bc8636a3bc938bdbe4f2aed3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c159bc8636a3bc938bdbe4f2aed3d6">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0008] I2C Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x08  I2C Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>STATUS</td><td><div style="word-wrap: break-word;"><b>I2C Status Bits (Read Only)
</b><br>
The three least significant bits are always 0
<br>
The five most significant bits contain the status code
<br>
There are 28 possible status codes
<br>
When the content of I2C_STATUS is F8H, no serial interrupt is requested
<br>
Other I2C_STATUS values correspond to defined I2C states
<br>
When each of these states is entered, a status interrupt is requested (INTSTS = 1)
<br>
A valid status code is present in I2C_STATUS one cycle after INTSTS is set by hardware and is still present one cycle after INTSTS has been reset by software
<br>
In addition, states 00H stands for a Bus Error
<br>
A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame
<br>
Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22433">22433</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a7d6bc3b93a55d07061f046693ba079c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6bc3b93a55d07061f046693ba079c3">&#9670;&nbsp;</a></span>STATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::STATUS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0044] I2C Status Register 2</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS2
</font><br><p> <font size="2">
Offset: 0x44  I2C Status Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKIF</td><td><div style="word-wrap: break-word;"><b>Wake-up Interrupt Flag
</b><br>
0 = Wake-up flag is inactive.
<br>
1 = Wake-up flag is active.
<br>
Note: This bit can be cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[1]</td><td>OVIF</td><td><div style="word-wrap: break-word;"><b>I2C Overrun Status Bit
</b><br>
0 = The received buffer is not overrun when the TWOLVBUF = 1.
<br>
1 = The received buffer is overrun when the TWOLVBUF = 1.
<br>
Note: This bit can be cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[2]</td><td>URIF</td><td><div style="word-wrap: break-word;"><b>I2C Under run Status Bit
</b><br>
0 = The transmitted buffer is not Under run when the TWOLVBUF = 1.
<br>
1 = The transmitted buffer is Under run when the TWOLVBUF = 1.
<br>
Note: This bit can be cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[3]</td><td>WRSTSWK</td><td><div style="word-wrap: break-word;"><b>I2C Read/Write Status Bit in Address Wake-up Frame
</b><br>
0 = Write command is recorded on the address match wake-up frame.
<br>
1 = Read command is recorded on the address match wake-up frame.
<br>
</div></td></tr><tr><td>
[4]</td><td>FULL</td><td><div style="word-wrap: break-word;"><b>I2C Two Level Buffer Full
</b><br>
0 = TX buffer no full when the TWOLVBUF = 1.
<br>
1 = TX buffer full when the TWOLVBUF = 1.
<br>
</div></td></tr><tr><td>
[5]</td><td>EMPTY</td><td><div style="word-wrap: break-word;"><b>I2C Two Level Buffer Empty
</b><br>
0 = RX buffer is not empty when the TWOLVBUF = 1.
<br>
1 = RX buffer is empty when the TWOLVBUF = 1.
<br>
</div></td></tr><tr><td>
[6]</td><td>BUSFREE</td><td><div style="word-wrap: break-word;"><b>Bus Free Status
</b><br>
The bus status in the controller.
<br>
0 = I2C's 'Start' condition is detected on the bus.
<br>
1 = Bus is free and released by 'STOP' condition or the controller is disabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22448">22448</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a5347674482d9ca92745b2f48b4974437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5347674482d9ca92745b2f48b4974437">&#9670;&nbsp;</a></span>TOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::TOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0010] I2C Time-out Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOCTL
</font><br><p> <font size="2">
Offset: 0x10  I2C Time-out Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TOCEN</td><td><div style="word-wrap: break-word;"><b>Time-out Counter Enable Bit
</b><br>
When this bit is set to enabled and clock be stretched, the 14 bits time-out counter will start counting.
<br>
0 = Time-out counter Disabled.
<br>
1 = Time-out counter Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>TOCDIV4</td><td><div style="word-wrap: break-word;"><b>Time-out Counter Input Clock Divider by 4
</b><br>
When enabled, the time-out period is extended 4 times.
<br>
0 = Time-out counter input clock divider by 4 Disabled.
<br>
1 = Time-out counter input clock divider by 4 Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l22435">22435</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:37 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
