// Seed: 1812969619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_comb @(negedge id_2) begin : LABEL_0
    if (1 * 1) id_1 <= #id_3 id_5;
  end
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9
  );
  wire id_10;
  wire id_11 = id_2;
endmodule
