// Seed: 2823460388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output supply1 id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output reg id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_7 & -1'b0;
  always_ff @* id_3 <= -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  final id_4 = -1;
  assign id_4 = id_4;
  wire [-1 : -1] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4,
      id_2,
      id_1,
      id_3,
      id_5,
      id_5
  );
endmodule
