#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 20 17:37:38 2020
# Process ID: 10624
# Log file: E:/trashCan/Projects/Verilog-CNN/project_1/vivado.log
# Journal file: E:/trashCan/Projects/Verilog-CNN/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/trashCan/Projects/Verilog-CNN/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 755.988 ; gain = 179.555
set_property top SingleLayer_tb [current_fileset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3168471971 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:38:52 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 757.457 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 876.590 ; gain = 119.133
run 400 us
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 899.617 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1707673812 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:40:33 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 899.617 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 930.934 ; gain = 31.316
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2099962849 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:41:33 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3690931955 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:42:28 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3383499807 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:44:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1485603709 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:45:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 936.742 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2204974308 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:46:20 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 367110779 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:47:33 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 936.742 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1875557732 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:48:44 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 936.742 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 940.102 ; gain = 3.359
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 949.906 ; gain = 1.102
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 336692983 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:49:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 949.906 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 949.906 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 949.906 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1467834549 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_beha..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:50:50 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 949.906 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 949.906 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 967.523 ; gain = 10.680
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 244065633 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:51:40 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 967.523 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 967.523 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=32,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_Memory(parallel_fc_PE=32...
Compiling module xil_defaultlib.fpMul
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.PE_FC_ANN
Compiling module xil_defaultlib.FC_Layer_ANN_default
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.SingleLayer(INPUT_SIZE=100,file=...
Compiling module xil_defaultlib.SingleLayer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleLayer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 311950209 -regid "" -xml E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav..."
    (file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/SingleLayer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 20 17:52:28 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 967.523 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleLayer_tb_behav -key {Behavioral:sim_1:Functional:SingleLayer_tb} -tclbatch {SingleLayer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleLayer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleLayer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 967.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v w ]
add_files E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v
set_property top Pipeline_tb [current_fileset]
set_property top SingleLayer [current_fileset]
reset_run synth_1
launch_runs synth_1
[Mon Apr 20 18:57:55 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 20 18:58:46 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 20 18:58:47 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 20 18:59:45 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Apr 20 19:13:56 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
[Mon Apr 20 19:13:56 2020] Launched impl_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 20 19:23:28 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleLayer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SingleLayer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleLayer_tb_behav xil_defaultlib.SingleLayer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 320 differs from formal bit length 1024 for port weightCaches_fc [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:74]
WARNING: [VRFC 10-278] actual bit length 320 differs from formal bit length 1024 for port output_fc [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:77]
WARNING: [VRFC 10-278] actual bit length 320 differs from formal bit length 1024 for port test_multi [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:78]
WARNING: [VRFC 10-278] actual bit length 320 differs from formal bit length 1024 for port input_fc [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:81]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/weights_Memory.v" Line 1. Module weights_Memory(parallel_fc_PE=10,file="E:/VivadoFiles/Weights_FC_0_ones.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v" Line 1. Module PE_FC_ANN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/trashCan/Projects/Verilog-CNN/fp_add.v" Line 1. Module fp_add doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir E:/trashCan/Projects/Verilog-CNN/project_1/project_1.sim/sim_1/behav -int_os..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 967.523 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1
[Mon Apr 20 19:32:37 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Mon Apr 20 19:36:34 2020] Launched synth_1...
Run output will be captured here: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 19:38:25 2020...
