{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648466611296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648466611296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 12:23:31 2022 " "Processing started: Mon Mar 28 12:23:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648466611296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466611296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_lic -c projeto_lic " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_lic -c projeto_lic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466611296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648466611845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648466611845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ios_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ios_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOS_tb-arq " "Found design unit 1: IOS_tb-arq" {  } { { "IOS_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625348 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOS_tb " "Found entity 1: IOS_tb" {  } { { "IOS_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOS-arq " "Found design unit 1: IOS-arq" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625351 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOS " "Found entity 1: IOS" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-arq " "Found design unit 1: shift_register-arq" {  } { { "shift_register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625354 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-arq " "Found design unit 1: FFD-arq" {  } { { "FFD.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/FFD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625357 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/FFD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_tb-arq " "Found design unit 1: shift_register_tb-arq" {  } { { "shift_register_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625360 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_tb " "Found entity 1: shift_register_tb" {  } { { "shift_register_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625363 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check-arq " "Found design unit 1: parity_check-arq" {  } { { "parity_check.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625365 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check " "Found entity 1: parity_check" {  } { { "parity_check.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check_tb-arq " "Found design unit 1: parity_check_tb-arq" {  } { { "parity_check_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625368 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check_tb " "Found entity 1: parity_check_tb" {  } { { "parity_check_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arq " "Found design unit 1: adder-arq" {  } { { "adder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625371 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq " "Found design unit 1: fulladder-arq" {  } { { "fulladder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/fulladder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625373 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/fulladder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625376 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-arq " "Found design unit 1: counter_tb-arq" {  } { { "counter_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625379 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control-arq " "Found design unit 1: serial_control-arq" {  } { { "serial_control.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625382 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control " "Found entity 1: serial_control" {  } { { "serial_control.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control_tb-arq " "Found design unit 1: serial_control_tb-arq" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625385 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control_tb " "Found entity 1: serial_control_tb" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver-arq " "Found design unit 1: serial_receiver-arq" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625387 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver " "Found entity 1: serial_receiver" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver_tb-arq " "Found design unit 1: serial_receiver_tb-arq" {  } { { "serial_receiver_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625389 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver_tb " "Found entity 1: serial_receiver_tb" {  } { { "serial_receiver_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatcher-arq " "Found design unit 1: dispatcher-arq" {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625391 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatcher_tb-arq " "Found design unit 1: dispatcher_tb-arq" {  } { { "dispatcher_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625393 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatcher_tb " "Found entity 1: dispatcher_tb" {  } { { "dispatcher_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648466625393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466625393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOS " "Elaborating entity \"IOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648466625447 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_Fn IOS.vhd(43) " "VHDL Signal Declaration warning at IOS.vhd(43): used implicit default value for signal \"s_Fn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648466625449 "|IOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver serial_receiver:u_serial_receiver " "Elaborating entity \"serial_receiver\" for hierarchy \"serial_receiver:u_serial_receiver\"" {  } { { "IOS.vhd" "u_serial_receiver" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625460 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "busy serial_receiver.vhd(14) " "VHDL Signal Declaration warning at serial_receiver.vhd(14): used implicit default value for signal \"busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648466625460 "|IOS|serial_receiver:u_serial_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register serial_receiver:u_serial_receiver\|shift_register:u_shift_register " "Elaborating entity \"shift_register\" for hierarchy \"serial_receiver:u_serial_receiver\|shift_register:u_shift_register\"" {  } { { "serial_receiver.vhd" "u_shift_register" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd0 " "Elaborating entity \"FFD\" for hierarchy \"serial_receiver:u_serial_receiver\|shift_register:u_shift_register\|FFD:u_ffd0\"" {  } { { "shift_register.vhd" "u_ffd0" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter serial_receiver:u_serial_receiver\|counter:u_counter " "Elaborating entity \"counter\" for hierarchy \"serial_receiver:u_serial_receiver\|counter:u_counter\"" {  } { { "serial_receiver.vhd" "u_counter" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg " "Elaborating entity \"reg\" for hierarchy \"serial_receiver:u_serial_receiver\|counter:u_counter\|reg:u_reg\"" {  } { { "counter.vhd" "u_reg" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder serial_receiver:u_serial_receiver\|counter:u_counter\|adder:u_adder " "Elaborating entity \"adder\" for hierarchy \"serial_receiver:u_serial_receiver\|counter:u_counter\|adder:u_adder\"" {  } { { "counter.vhd" "u_adder" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder serial_receiver:u_serial_receiver\|counter:u_counter\|adder:u_adder\|fulladder:u_full_adder0 " "Elaborating entity \"fulladder\" for hierarchy \"serial_receiver:u_serial_receiver\|counter:u_counter\|adder:u_adder\|fulladder:u_full_adder0\"" {  } { { "adder.vhd" "u_full_adder0" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_check serial_receiver:u_serial_receiver\|parity_check:u_parity_check " "Elaborating entity \"parity_check\" for hierarchy \"serial_receiver:u_serial_receiver\|parity_check:u_parity_check\"" {  } { { "serial_receiver.vhd" "u_parity_check" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_control serial_receiver:u_serial_receiver\|serial_control:u_serial_control " "Elaborating entity \"serial_control\" for hierarchy \"serial_receiver:u_serial_receiver\|serial_control:u_serial_control\"" {  } { { "serial_receiver.vhd" "u_serial_control" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher dispatcher:u_dispatcher " "Elaborating entity \"dispatcher\" for hierarchy \"dispatcher:u_dispatcher\"" {  } { { "IOS.vhd" "u_dispatcher" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466625511 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Dout dispatcher.vhd(10) " "VHDL Signal Declaration warning at dispatcher.vhd(10): used implicit default value for signal \"Dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648466625511 "|IOS|dispatcher:u_dispatcher"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WrT dispatcher.vhd(11) " "VHDL Signal Declaration warning at dispatcher.vhd(11): used implicit default value for signal \"WrT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648466625512 "|IOS|dispatcher:u_dispatcher"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WrL dispatcher.vhd(11) " "VHDL Signal Declaration warning at dispatcher.vhd(11): used implicit default value for signal \"WrL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648466625512 "|IOS|dispatcher:u_dispatcher"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done dispatcher.vhd(12) " "VHDL Signal Declaration warning at dispatcher.vhd(12): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648466625512 "|IOS|dispatcher:u_dispatcher"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WrT GND " "Pin \"WrT\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|WrT"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[0\] GND " "Pin \"Dout\[0\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[1\] GND " "Pin \"Dout\[1\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[2\] GND " "Pin \"Dout\[2\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[3\] GND " "Pin \"Dout\[3\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[4\] GND " "Pin \"Dout\[4\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[5\] GND " "Pin \"Dout\[5\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[6\] GND " "Pin \"Dout\[6\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dout\[7\] GND " "Pin \"Dout\[7\]\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|Dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WrL GND " "Pin \"WrL\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|WrL"} { "Warning" "WMLS_MLS_STUCK_PIN" "busy GND " "Pin \"busy\" is stuck at GND" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648466626048 "|IOS|busy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648466626048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648466626056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648466626354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648466626354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Fsh " "No output dependent on input pin \"Fsh\"" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648466626400 "|IOS|Fsh"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "not_SS " "No output dependent on input pin \"not_SS\"" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648466626400 "|IOS|not_SS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCLK " "No output dependent on input pin \"SCLK\"" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648466626400 "|IOS|SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDX " "No output dependent on input pin \"SDX\"" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648466626400 "|IOS|SDX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648466626400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648466626400 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648466626400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648466626400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648466626437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 12:23:46 2022 " "Processing ended: Mon Mar 28 12:23:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648466626437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648466626437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648466626437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648466626437 ""}
