{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 21:14:47 2019 " "Info: Processing started: Thu Nov 07 21:14:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arbi -c arbi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off arbi -c arbi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file result.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 result " "Info: Found entity 1: result" {  } { { "result.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dca.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DCa " "Info: Found entity 1: DCa" {  } { { "DCa.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/DCa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file delay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "delay.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/delay.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file master.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Info: Found entity 1: master" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Info: Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 lpm_dff0:inst12 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"lpm_dff0:inst12\"" {  } { { "master.bdf" "inst12" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 160 1560 1704 256 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff0:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff0:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff0:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff0:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff0:inst12\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff0:inst12\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE TFF " "Info: Parameter \"LPM_FFTYPE\" = \"TFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:inst23 " "Info: Elaborating entity \"delay\" for hierarchy \"delay:inst23\"" {  } { { "master.bdf" "inst23" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 352 368 624 448 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.tdf 1 1 " "Warning: Using design file lpm_compare0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_compare0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 delay:inst23\|lpm_compare0:inst2 " "Info: Elaborating entity \"lpm_compare0\" for hierarchy \"delay:inst23\|lpm_compare0:inst2\"" {  } { { "delay.bdf" "inst2" { Schematic "d:/altera/quartus/LABS/lab_5/delay.bdf" { { 224 640 768 320 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "lpm_compare_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_dig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dig " "Info: Found entity 1: cmpr_dig" {  } { { "db/cmpr_dig.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cmpr_dig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dig delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated " "Info: Elaborating entity \"cmpr_dig\" for hierarchy \"delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.tdf 1 1 " "Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 delay:inst23\|lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"delay:inst23\|lpm_counter0:inst\"" {  } { { "delay.bdf" "inst" { Schematic "d:/altera/quartus/LABS/lab_5/delay.bdf" { { 232 424 568 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "lpm_counter_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_counter0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_counter0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_counter0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_s3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3i " "Info: Found entity 1: cntr_s3i" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s3i delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated " "Info: Elaborating entity \"cntr_s3i\" for hierarchy \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant3.tdf 1 1 " "Warning: Using design file lpm_constant3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Info: Found entity 1: lpm_constant3" {  } { { "lpm_constant3.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant3 lpm_constant3:inst32 " "Info: Elaborating entity \"lpm_constant3\" for hierarchy \"lpm_constant3:inst32\"" {  } { { "master.bdf" "inst32" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 424 216 312 472 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant3:inst32\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant3:inst32\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant3.tdf" "lpm_constant_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant3.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant3:inst32\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"lpm_constant3:inst32\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant3.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant3.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant3:inst32\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"lpm_constant3:inst32\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Info: Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant3.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant3.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant1.tdf 1 1 " "Warning: Using design file lpm_constant1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info: Found entity 1: lpm_constant1" {  } { { "lpm_constant1.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst18 " "Info: Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst18\"" {  } { { "master.bdf" "inst18" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 848 432 528 896 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst18\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst18\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.tdf" "lpm_constant_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant1.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst18\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"lpm_constant1:inst18\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant1.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst18\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"lpm_constant1:inst18\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2 " "Info: Parameter \"LPM_CVALUE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant1.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant1.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri3.tdf 1 1 " "Warning: Using design file lpm_bustri3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri3 " "Info: Found entity 1: lpm_bustri3" {  } { { "lpm_bustri3.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_bustri3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri3 lpm_bustri3:inst14 " "Info: Elaborating entity \"lpm_bustri3\" for hierarchy \"lpm_bustri3:inst14\"" {  } { { "master.bdf" "inst14" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 656 736 656 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri3.tdf" "lpm_bustri_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_bustri3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri3.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_bustri3.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri3.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_bustri3.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant0.tdf 1 1 " "Warning: Using design file lpm_constant0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst11 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst11\"" {  } { { "master.bdf" "inst11" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 456 552 664 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst11\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst11\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "lpm_constant_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst11\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"lpm_constant0:inst11\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst11\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"lpm_constant0:inst11\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 5 " "Info: Parameter \"LPM_CVALUE\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant0.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant4.tdf 1 1 " "Warning: Using design file lpm_constant4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Info: Found entity 1: lpm_constant4" {  } { { "lpm_constant4.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 lpm_constant4:inst10 " "Info: Elaborating entity \"lpm_constant4\" for hierarchy \"lpm_constant4:inst10\"" {  } { { "master.bdf" "inst10" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 464 456 552 512 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant4:inst10\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant4:inst10\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant4.tdf" "lpm_constant_component" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant4.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant4:inst10\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"lpm_constant4:inst10\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant4.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant4.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant4:inst10\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"lpm_constant4:inst10\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 12 " "Info: Parameter \"LPM_CVALUE\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant4.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/lpm_constant4.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "arbi " "Warning: Ignored assignments for entity \"arbi\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity arbi -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity arbi -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity arbi -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity arbi -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 21:14:48 2019 " "Info: Processing ended: Thu Nov 07 21:14:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 21:14:49 2019 " "Info: Processing started: Thu Nov 07 21:14:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arbi -c arbi " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off arbi -c arbi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "arbi EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design arbi" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "Critical Warning: No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Info: Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Info: Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Info: Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Info: Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next1 " "Info: Pin next1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { next1 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 80 1392 1568 96 "next1" "" } { -8 912 960 8 "next1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { next1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req1 " "Info: Pin req1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req1 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { -56 1392 1568 -40 "req1" "" } { -24 136 216 -8 "req1" "" } { -8 728 776 8 "req1" "" } { 184 1728 1816 200 "req1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "next2 " "Info: Pin next2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { next2 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 104 1392 1568 120 "next2" "" } { 104 912 960 120 "next2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { next2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req2 " "Info: Pin req2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req2 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { -24 1392 1568 -8 "req2" "" } { 72 136 216 88 "req2" "" } { 104 728 776 120 "req2" "" } { 392 1744 1832 408 "req2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "need_BUS " "Info: Pin need_BUS not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { need_BUS } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 48 1392 1568 64 "need_BUS" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { need_BUS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSYN " "Info: Pin MSYN not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { MSYN } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 664 1280 1456 680 "MSYN" "" } { 792 840 928 808 "MSYN" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lvl1 " "Info: Pin lvl1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { lvl1 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSY " "Info: Pin BUSY not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BUSY } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 280 0 168 296 "BUSY" "" } { 40 112 160 56 "BUSY" "" } { 136 112 160 152 "BUSY" "" } { 32 728 776 48 "BUSY" "" } { 144 728 776 160 "BUSY" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lvl2 " "Info: Pin lvl2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { lvl2 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 248 0 168 264 "lvl2" "" } { 104 136 224 120 "lvl2" "" } { 72 760 840 88 "lvl2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_req1 " "Info: Pin set_req1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { set_req1 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSYN " "Info: Pin SSYN not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SSYN } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 664 248 416 680 "SSYN" "" } { 384 304 368 400 "SSYN" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_req2 " "Info: Pin set_req2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { set_req2 } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 400 1216 1384 416 "set_req2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SSYN (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node SSYN (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SSYN } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 664 248 416 680 "SSYN" "" } { 384 304 368 400 "SSYN" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADDRESS\[2\] " "Info: Destination node ADDRESS\[2\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADDRESS\[0\] " "Info: Destination node ADDRESS\[0\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[3\] " "Info: Destination node DATA\[3\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[2\] " "Info: Destination node DATA\[2\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADDRESS\[3\] " "Info: Destination node ADDRESS\[3\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADDRESS\[1\] " "Info: Destination node ADDRESS\[1\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[1\] " "Info: Destination node DATA\[1\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[0\] " "Info: Destination node DATA\[0\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 616 1280 1456 632 "DATA\[3..0\]" "" } { 472 736 832 488 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst9 " "Info: Destination node inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|op_1~0  " "Info: Automatically promoted node delay:inst23\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|op_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay:inst23|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 5 14 0 " "Info: Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 5 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.875 ns register register " "Info: Estimated most critical path is register to register delay of 0.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 1 REG LAB_X19_Y25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y25; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.350 ns) 0.583 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X19_Y25 2 " "Info: 2: + IC(0.233 ns) + CELL(0.350 ns) = 0.583 ns; Loc. = LAB_X19_Y25; Fanout = 2; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.618 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X19_Y25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.618 ns; Loc. = LAB_X19_Y25; Fanout = 2; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.653 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X19_Y25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.653 ns; Loc. = LAB_X19_Y25; Fanout = 1; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.778 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita3 5 COMB LAB_X19_Y25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.778 ns; Loc. = LAB_X19_Y25; Fanout = 1; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.058 ns) + CELL(0.155 ns) 0.875 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] 6 REG LAB_X19_Y25 2 " "Info: 6: + IC(-0.058 ns) + CELL(0.155 ns) = 0.875 ns; Loc. = LAB_X19_Y25; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.700 ns ( 80.00 % ) " "Info: Total cell delay = 0.700 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.175 ns ( 20.00 % ) " "Info: Total interconnect delay = 0.175 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Info: Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Info: Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Info: Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Info: Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Info: Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Info: Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Info: Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Info: Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next1 0 " "Info: Pin \"next1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req1 0 " "Info: Pin \"req1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "next2 0 " "Info: Pin \"next2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req2 0 " "Info: Pin \"req2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "need_BUS 0 " "Info: Pin \"need_BUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSYN 0 " "Info: Pin \"MSYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 21:14:52 2019 " "Info: Processing ended: Thu Nov 07 21:14:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 21:14:53 2019 " "Info: Processing started: Thu Nov 07 21:14:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off arbi -c arbi " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off arbi -c arbi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 21:14:54 2019 " "Info: Processing ended: Thu Nov 07 21:14:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 21:14:55 2019 " "Info: Processing started: Thu Nov 07 21:14:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off arbi -c arbi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off arbi -c arbi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set_req2 " "Info: Assuming node \"set_req2\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 400 1216 1384 416 "set_req2" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_req2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lvl2 " "Info: Assuming node \"lvl2\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 248 0 168 264 "lvl2" "" } { 104 136 224 120 "lvl2" "" } { 72 760 840 88 "lvl2" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lvl2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "BUSY " "Info: Assuming node \"BUSY\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 280 0 168 296 "BUSY" "" } { 40 112 160 56 "BUSY" "" } { 136 112 160 152 "BUSY" "" } { 32 728 776 48 "BUSY" "" } { 144 728 776 160 "BUSY" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUSY" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set_req1 " "Info: Assuming node \"set_req1\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_req1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lvl1 " "Info: Assuming node \"lvl1\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lvl1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 376 1488 1552 424 "inst25" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]\" and destination register \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.750 ns + Longest register register " "Info: + Longest register to register delay is 0.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X19_Y25_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X19_Y25_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y25_N0; Fanout = 2; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X19_Y25_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X19_Y25_N2; Fanout = 2; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X19_Y25_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X19_Y25_N4; Fanout = 1; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.653 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita3 5 COMB LCCOMB_X19_Y25_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X19_Y25_N6; Fanout = 1; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.750 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] 6 REG LCFF_X19_Y25_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X19_Y25_N7; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 100.00 % ) " "Info: Total cell delay = 0.750 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] 3 REG LCFF_X19_Y25_N7 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N7; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 3 REG LCFF_X19_Y25_N1 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set_req2 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"set_req2\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req2 destination 3.897 ns + Shortest register " "Info: + Shortest clock path from clock \"set_req2\" to destination register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns set_req2 1 CLK PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 1; CLK Node = 'set_req2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 400 1216 1384 416 "set_req2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.053 ns) 1.694 ns inst25 2 COMB LCCOMB_X34_Y26_N30 1 " "Info: 2: + IC(0.814 ns) + CELL(0.053 ns) = 1.694 ns; Loc. = LCCOMB_X34_Y26_N30; Fanout = 1; COMB Node = 'inst25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { set_req2 inst25 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 376 1488 1552 424 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.709 ns lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X35_Y26_N9 5 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.709 ns; Loc. = LCFF_X35_Y26_N9; Fanout = 5; REG Node = 'lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 3.067 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.305 ns) + CELL(0.053 ns) = 3.067 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.897 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.897 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 58.07 % ) " "Info: Total cell delay = 2.263 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.634 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req2 source 3.897 ns - Longest register " "Info: - Longest clock path from clock \"set_req2\" to source register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns set_req2 1 CLK PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 1; CLK Node = 'set_req2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 400 1216 1384 416 "set_req2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.053 ns) 1.694 ns inst25 2 COMB LCCOMB_X34_Y26_N30 1 " "Info: 2: + IC(0.814 ns) + CELL(0.053 ns) = 1.694 ns; Loc. = LCCOMB_X34_Y26_N30; Fanout = 1; COMB Node = 'inst25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { set_req2 inst25 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 376 1488 1552 424 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.709 ns lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X35_Y26_N9 5 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.709 ns; Loc. = LCFF_X35_Y26_N9; Fanout = 5; REG Node = 'lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 3.067 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.305 ns) + CELL(0.053 ns) = 3.067 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.897 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.897 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 58.07 % ) " "Info: Total cell delay = 2.263 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.634 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "lvl2 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"lvl2\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl2 destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"lvl2\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lvl2 1 CLK PIN_F9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F9; Fanout = 2; CLK Node = 'lvl2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 248 0 168 264 "lvl2" "" } { 104 136 224 120 "lvl2" "" } { 72 760 840 88 "lvl2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.154 ns) 1.831 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.850 ns) + CELL(0.154 ns) = 1.831 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { lvl2 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.661 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.661 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 60.09 % ) " "Info: Total cell delay = 1.599 ns ( 60.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 39.91 % ) " "Info: Total interconnect delay = 1.062 ns ( 39.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl2 source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"lvl2\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lvl2 1 CLK PIN_F9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F9; Fanout = 2; CLK Node = 'lvl2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 248 0 168 264 "lvl2" "" } { 104 136 224 120 "lvl2" "" } { 72 760 840 88 "lvl2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.154 ns) 1.831 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.850 ns) + CELL(0.154 ns) = 1.831 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { lvl2 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.661 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.661 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 60.09 % ) " "Info: Total cell delay = 1.599 ns ( 60.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 39.91 % ) " "Info: Total interconnect delay = 1.062 ns ( 39.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "BUSY register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"BUSY\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BUSY destination 2.808 ns + Shortest register " "Info: + Shortest clock path from clock \"BUSY\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns BUSY 1 CLK PIN_E8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 3; CLK Node = 'BUSY'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 280 0 168 296 "BUSY" "" } { 40 112 160 56 "BUSY" "" } { 136 112 160 152 "BUSY" "" } { 32 728 776 48 "BUSY" "" } { 144 728 776 160 "BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.272 ns) 1.978 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.879 ns) + CELL(0.272 ns) = 1.978 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { BUSY inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.808 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.808 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 61.15 % ) " "Info: Total cell delay = 1.717 ns ( 61.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 38.85 % ) " "Info: Total interconnect delay = 1.091 ns ( 38.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BUSY source 2.808 ns - Longest register " "Info: - Longest clock path from clock \"BUSY\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns BUSY 1 CLK PIN_E8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 3; CLK Node = 'BUSY'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 280 0 168 296 "BUSY" "" } { 40 112 160 56 "BUSY" "" } { 136 112 160 152 "BUSY" "" } { 32 728 776 48 "BUSY" "" } { 144 728 776 160 "BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.272 ns) 1.978 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.879 ns) + CELL(0.272 ns) = 1.978 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { BUSY inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.808 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.808 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 61.15 % ) " "Info: Total cell delay = 1.717 ns ( 61.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 38.85 % ) " "Info: Total interconnect delay = 1.091 ns ( 38.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set_req1 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"set_req1\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req1 destination 4.239 ns + Shortest register " "Info: + Shortest clock path from clock \"set_req1\" to destination register is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns set_req1 1 CLK PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 1; CLK Node = 'set_req1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.053 ns) 1.963 ns inst16 2 COMB LCCOMB_X34_Y26_N10 1 " "Info: 2: + IC(1.063 ns) + CELL(0.053 ns) = 1.963 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 1; COMB Node = 'inst16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { set_req1 inst16 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.887 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N17 5 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.887 ns; Loc. = LCFF_X34_Y26_N17; Fanout = 5; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 3.409 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.272 ns) = 3.409 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 4.239 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.239 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 59.02 % ) " "Info: Total cell delay = 2.502 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.737 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req1 source 4.239 ns - Longest register " "Info: - Longest clock path from clock \"set_req1\" to source register is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns set_req1 1 CLK PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 1; CLK Node = 'set_req1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.053 ns) 1.963 ns inst16 2 COMB LCCOMB_X34_Y26_N10 1 " "Info: 2: + IC(1.063 ns) + CELL(0.053 ns) = 1.963 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 1; COMB Node = 'inst16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { set_req1 inst16 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.887 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N17 5 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.887 ns; Loc. = LCFF_X34_Y26_N17; Fanout = 5; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 3.409 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.272 ns) = 3.409 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 4.239 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.239 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 59.02 % ) " "Info: Total cell delay = 2.502 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.737 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "lvl1 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"lvl1\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl1 destination 3.676 ns + Shortest register " "Info: + Shortest clock path from clock \"lvl1\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lvl1 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lvl1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.357 ns) 2.846 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(1.682 ns) + CELL(0.357 ns) = 2.846 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { lvl1 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.676 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.676 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 48.48 % ) " "Info: Total cell delay = 1.782 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 51.52 % ) " "Info: Total interconnect delay = 1.894 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl1 source 3.676 ns - Longest register " "Info: - Longest clock path from clock \"lvl1\" to source register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lvl1 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lvl1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.357 ns) 2.846 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(1.682 ns) + CELL(0.357 ns) = 2.846 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { lvl1 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.676 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.676 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 48.48 % ) " "Info: Total cell delay = 1.782 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 51.52 % ) " "Info: Total interconnect delay = 1.894 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "set_req1 ADDRESS\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 9.300 ns register " "Info: tco from clock \"set_req1\" to destination pin \"ADDRESS\[0\]\" through register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 9.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req1 source 4.239 ns + Longest register " "Info: + Longest clock path from clock \"set_req1\" to source register is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns set_req1 1 CLK PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 1; CLK Node = 'set_req1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.053 ns) 1.963 ns inst16 2 COMB LCCOMB_X34_Y26_N10 1 " "Info: 2: + IC(1.063 ns) + CELL(0.053 ns) = 1.963 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 1; COMB Node = 'inst16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { set_req1 inst16 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.887 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N17 5 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.887 ns; Loc. = LCFF_X34_Y26_N17; Fanout = 5; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 3.409 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.272 ns) = 3.409 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 4.239 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.239 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 59.02 % ) " "Info: Total cell delay = 2.502 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.737 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.967 ns + Longest register pin " "Info: + Longest register to pin delay is 4.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(2.150 ns) 4.967 ns ADDRESS\[0\] 2 PIN PIN_T1 0 " "Info: 2: + IC(2.817 ns) + CELL(2.150 ns) = 4.967 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'ADDRESS\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ADDRESS[0] } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 43.29 % ) " "Info: Total cell delay = 2.150 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.817 ns ( 56.71 % ) " "Info: Total interconnect delay = 2.817 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ADDRESS[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} ADDRESS[0] {} } { 0.000ns 2.817ns } { 0.000ns 2.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ADDRESS[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} ADDRESS[0] {} } { 0.000ns 2.817ns } { 0.000ns 2.150ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "lvl1 next1 9.726 ns Longest " "Info: Longest tpd from source pin \"lvl1\" to destination pin \"next1\" is 9.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lvl1 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lvl1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.557 ns) + CELL(0.053 ns) 5.417 ns inst48 2 COMB LCCOMB_X34_Y26_N28 1 " "Info: 2: + IC(4.557 ns) + CELL(0.053 ns) = 5.417 ns; Loc. = LCCOMB_X34_Y26_N28; Fanout = 1; COMB Node = 'inst48'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.610 ns" { lvl1 inst48 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { -16 848 912 32 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(1.952 ns) 9.726 ns next1 3 PIN PIN_V8 0 " "Info: 3: + IC(2.357 ns) + CELL(1.952 ns) = 9.726 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'next1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { inst48 next1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 80 1392 1568 96 "next1" "" } { -8 912 960 8 "next1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.812 ns ( 28.91 % ) " "Info: Total cell delay = 2.812 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.914 ns ( 71.09 % ) " "Info: Total interconnect delay = 6.914 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { lvl1 inst48 next1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { lvl1 {} lvl1~combout {} inst48 {} next1 {} } { 0.000ns 0.000ns 4.557ns 2.357ns } { 0.000ns 0.807ns 0.053ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 21:14:55 2019 " "Info: Processing ended: Thu Nov 07 21:14:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
