# compile vhdl design source files
vhdl xil_defaultlib  "../../../basic_project.srcs/sources_1/new/main.vhd"
vhdl xil_defaultlib  "../../../basic_project.srcs/sim_1/new/model.vhd"

# Do not sort compile order
nosort
