

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 14:47:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.272 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   80|   80|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_11_addr = getelementptr i64 %p_11, i64 0, i64 3" [dfg_199.c:16]   --->   Operation 81 'getelementptr' 'p_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%p_11_load = load i3 %p_11_addr" [dfg_199.c:16]   --->   Operation 82 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%p_11_load = load i3 %p_11_addr" [dfg_199.c:16]   --->   Operation 83 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_13" [dfg_199.c:16]   --->   Operation 84 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:16]   --->   Operation 85 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_11_addr_1 = getelementptr i64 %p_11, i64 0, i64 0" [dfg_199.c:19]   --->   Operation 86 'getelementptr' 'p_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %p_read" [dfg_199.c:16]   --->   Operation 87 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.99ns)   --->   "%or_ln16 = or i16 %trunc_ln16, i16 %p_13_read" [dfg_199.c:16]   --->   Operation 88 'or' 'or_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = partselect i48 @_ssdm_op_PartSelect.i48.i64.i32.i32, i64 %p_read, i32 16, i32 63" [dfg_199.c:16]   --->   Operation 89 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48 %tmp, i16 %or_ln16" [dfg_199.c:16]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16 = add i64 %or_ln, i64 15548" [dfg_199.c:16]   --->   Operation 91 'add' 'add_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 92 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln16 = sub i64 %add_ln16, i64 %p_11_load" [dfg_199.c:16]   --->   Operation 92 'sub' 'sub_ln16' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 93 [2/2] (2.32ns)   --->   "%p_11_load_1 = load i3 %p_11_addr_1" [dfg_199.c:19]   --->   Operation 93 'load' 'p_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 94 [1/1] (2.77ns)   --->   "%icmp_ln21 = icmp_eq  i64 %p_read, i64 0" [dfg_199.c:21]   --->   Operation 94 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_9" [dfg_199.c:16]   --->   Operation 95 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%empty = trunc i64 %p_read" [dfg_199.c:16]   --->   Operation 96 'trunc' 'empty' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i16 %p_9_read" [dfg_199.c:15]   --->   Operation 97 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 98 [6/6] (6.28ns)   --->   "%v = uitodp i32 %zext_ln15_1" [dfg_199.c:15]   --->   Operation 98 'uitodp' 'v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.77ns)   --->   "%icmp_ln16 = icmp_ult  i64 %sub_ln16, i64 31097" [dfg_199.c:16]   --->   Operation 99 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln21)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.32ns)   --->   "%p_11_load_1 = load i3 %p_11_addr_1" [dfg_199.c:19]   --->   Operation 100 'load' 'p_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%trunc_ln19 = trunc i16 %p_9_read" [dfg_199.c:19]   --->   Operation 101 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%trunc_ln19_1 = trunc i64 %p_11_load_1" [dfg_199.c:19]   --->   Operation 102 'trunc' 'trunc_ln19_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%xor_ln19 = xor i1 %trunc_ln19, i1 %trunc_ln19_1" [dfg_199.c:19]   --->   Operation 103 'xor' 'xor_ln19' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %xor_ln19, i5 0" [dfg_199.c:19]   --->   Operation 104 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%select_ln19 = select i1 %icmp_ln16, i6 63, i6 0" [dfg_199.c:19]   --->   Operation 105 'select' 'select_ln19' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%and_ln19 = and i6 %shl_ln, i6 %select_ln19" [dfg_199.c:19]   --->   Operation 106 'and' 'and_ln19' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln21 = sub i6 %empty, i6 %and_ln19" [dfg_199.c:21]   --->   Operation 107 'sub' 'sub_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 108 [5/6] (6.28ns)   --->   "%v = uitodp i32 %zext_ln15_1" [dfg_199.c:15]   --->   Operation 108 'uitodp' 'v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 109 [4/6] (6.28ns)   --->   "%v = uitodp i32 %zext_ln15_1" [dfg_199.c:15]   --->   Operation 109 'uitodp' 'v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 110 [3/6] (6.28ns)   --->   "%v = uitodp i32 %zext_ln15_1" [dfg_199.c:15]   --->   Operation 110 'uitodp' 'v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 111 [2/6] (6.28ns)   --->   "%v = uitodp i32 %zext_ln15_1" [dfg_199.c:15]   --->   Operation 111 'uitodp' 'v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.27>
ST_9 : Operation 112 [1/6] (6.28ns)   --->   "%v = uitodp i32 %zext_ln15_1" [dfg_199.c:15]   --->   Operation 112 'uitodp' 'v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %v" [dfg_199.c:20]   --->   Operation 113 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.99ns)   --->   "%data_V = xor i64 %bitcast_ln20, i64 9223372036854775808" [dfg_199.c:20]   --->   Operation 114 'xor' 'data_V' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 115 'partselect' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %data_V"   --->   Operation 116 'trunc' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.94>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_9, i1 0"   --->   Operation 117 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 118 'zext' 'zext_ln15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 119 'zext' 'zext_ln510' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 120 'add' 'add_ln510' <Predicate = (!icmp_ln21)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 121 'bitselect' 'isNeg' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_8"   --->   Operation 122 'sub' 'sub_ln1311' <Predicate = (!icmp_ln21)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 123 'sext' 'sext_ln1311' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 124 'select' 'ush' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 125 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 126 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 127 'lshr' 'r_V' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 128 'shl' 'r_V_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 129 'bitselect' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_7"   --->   Operation 130 'zext' 'zext_ln662' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 131 'partselect' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_5"   --->   Operation 132 'select' 'val' <Predicate = (!icmp_ln21)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 133 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 133 'sub' 'result_V_2' <Predicate = (!icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.59>
ST_12 : Operation 134 [1/1] (3.52ns)   --->   "%sub_ln20 = sub i64 27017, i64 %p_read" [dfg_199.c:20]   --->   Operation 134 'sub' 'sub_ln20' <Predicate = (!icmp_ln21)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 135 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 136 'select' 'result_V' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%zext_ln20 = zext i6 %sub_ln21" [dfg_199.c:20]   --->   Operation 137 'zext' 'zext_ln20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%shl_ln20 = shl i64 %result_V, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 138 'shl' 'shl_ln20' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (4.59ns) (out node of the LUT)   --->   "%add_ln21 = add i64 %shl_ln20, i64 819" [dfg_199.c:21]   --->   Operation 139 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 4.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 140 [68/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 140 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 141 [67/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 141 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 142 [66/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 142 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 143 [65/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 143 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 144 [64/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 144 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 145 [63/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 145 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 146 [62/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 146 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 147 [61/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 147 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 148 [60/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 148 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 149 [59/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 149 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 150 [58/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 150 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 151 [57/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 151 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 152 [56/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 152 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 153 [55/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 153 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 154 [54/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 154 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 155 [53/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 155 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 156 [52/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 156 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 157 [51/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 157 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 158 [50/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 158 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 159 [49/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 159 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 160 [48/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 160 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 161 [47/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 161 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 162 [46/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 162 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 163 [45/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 163 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 164 [44/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 164 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 165 [43/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 165 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 166 [42/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 166 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 167 [41/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 167 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 168 [40/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 168 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 169 [39/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 169 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 170 [38/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 170 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 171 [37/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 171 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 172 [36/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 172 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 173 [35/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 173 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 174 [34/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 174 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 175 [33/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 175 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 176 [32/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 176 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 177 [31/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 177 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 178 [30/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 178 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 179 [29/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 179 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 180 [28/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 180 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 181 [27/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 181 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 182 [26/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 182 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 183 [25/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 183 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 184 [24/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 184 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 185 [23/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 185 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 186 [22/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 186 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 187 [21/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 187 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 188 [20/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 188 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 189 [19/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 189 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 190 [18/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 190 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 191 [17/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 191 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 192 [16/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 192 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 193 [15/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 193 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 194 [14/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 194 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 195 [13/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 195 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 196 [12/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 196 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 197 [11/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 197 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 198 [10/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 198 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 199 [9/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 199 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 200 [8/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 200 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 201 [7/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 201 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 202 [6/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 202 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 203 [5/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 203 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 204 [4/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 204 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 205 [3/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 205 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 206 [2/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 206 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.31>
ST_80 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 208 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 208 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_9"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_13"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 217 [1/68] (5.07ns)   --->   "%sdiv_ln20 = sdiv i64 %sub_ln20, i64 %add_ln21" [dfg_199.c:20]   --->   Operation 217 'sdiv' 'sdiv_ln20' <Predicate = (!icmp_ln21)> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i8 %sdiv_ln20" [dfg_199.c:20]   --->   Operation 218 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_80 : Operation 219 [1/1] (1.24ns)   --->   "%result = select i1 %icmp_ln21, i8 255, i8 %trunc_ln20" [dfg_199.c:20]   --->   Operation 219 'select' 'result' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 220 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i8 %result" [dfg_199.c:22]   --->   Operation 220 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('p_11_addr', dfg_199.c:16) [8]  (0 ns)
	'load' operation ('p_11_load', dfg_199.c:16) on array 'p_11' [27]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('p_11_load', dfg_199.c:16) on array 'p_11' [27]  (2.32 ns)

 <State 3>: 6.3ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:16) [5]  (0 ns)
	'or' operation ('or_ln16', dfg_199.c:16) [24]  (0.99 ns)
	'add' operation ('add_ln16', dfg_199.c:16) [28]  (0 ns)
	'sub' operation ('sub_ln16', dfg_199.c:16) [29]  (5.31 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	wire read on port 'p_9' (dfg_199.c:16) [6]  (0 ns)
	'uitodp' operation ('v', dfg_199.c:15) [22]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:15) [22]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:15) [22]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:15) [22]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:15) [22]  (6.28 ns)

 <State 9>: 7.27ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:15) [22]  (6.28 ns)
	'xor' operation ('data.V', dfg_199.c:20) [40]  (0.99 ns)

 <State 10>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [47]  (1.64 ns)
	'select' operation ('ush') [51]  (0.697 ns)
	'lshr' operation ('r.V') [54]  (0 ns)
	'select' operation ('val') [59]  (4.61 ns)

 <State 11>: 3.52ns
The critical path consists of the following:
	'sub' operation ('result.V') [60]  (3.52 ns)

 <State 12>: 4.59ns
The critical path consists of the following:
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [61]  (0 ns)
	'shl' operation ('shl_ln20', dfg_199.c:20) [64]  (0 ns)
	'add' operation ('add_ln21', dfg_199.c:21) [65]  (4.59 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)

 <State 80>: 6.32ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln20', dfg_199.c:20) [66]  (5.07 ns)
	'select' operation ('result', dfg_199.c:20) [69]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
