<stg><name>udp</name>


<trans_list>

<trans id="266" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="2" op_6_bw="512" op_7_bw="64" op_8_bw="128" op_9_bw="1024">
<![CDATA[
.split:239 %call_ln459 = call void @udpRxEngine, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i2 %ure_state, i512 %prevWord_data_V_1, i64 %prevWord_keep_V_1, i128 %ureMetaData, i1024 %ureDataPayload

]]></Node>
<StgValue><ssdm name="call_ln459"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="2" op_6_bw="512" op_7_bw="64" op_8_bw="128" op_9_bw="1024">
<![CDATA[
.split:239 %call_ln459 = call void @udpRxEngine, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i2 %ure_state, i512 %prevWord_data_V_1, i64 %prevWord_keep_V_1, i128 %ureMetaData, i1024 %ureDataPayload

]]></Node>
<StgValue><ssdm name="call_ln459"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1072" op_0_bw="1072" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1">
<![CDATA[
.split:173 %call_ret = call i1072 @entry_proc, i32 %myIpAddress, i32 %SocketTable_theirIP_0, i32 %SocketTable_theirIP_1, i32 %SocketTable_theirIP_2, i32 %SocketTable_theirIP_3, i32 %SocketTable_theirIP_4, i32 %SocketTable_theirIP_5, i32 %SocketTable_theirIP_6, i32 %SocketTable_theirIP_7, i32 %SocketTable_theirIP_8, i32 %SocketTable_theirIP_9, i32 %SocketTable_theirIP_10, i32 %SocketTable_theirIP_11, i32 %SocketTable_theirIP_12, i32 %SocketTable_theirIP_13, i32 %SocketTable_theirIP_14, i32 %SocketTable_theirIP_15, i16 %SocketTable_theirPort_0, i16 %SocketTable_theirPort_1, i16 %SocketTable_theirPort_2, i16 %SocketTable_theirPort_3, i16 %SocketTable_theirPort_4, i16 %SocketTable_theirPort_5, i16 %SocketTable_theirPort_6, i16 %SocketTable_theirPort_7, i16 %SocketTable_theirPort_8, i16 %SocketTable_theirPort_9, i16 %SocketTable_theirPort_10, i16 %SocketTable_theirPort_11, i16 %SocketTable_theirPort_12, i16 %SocketTable_theirPort_13, i16 %SocketTable_theirPort_14, i16 %SocketTable_theirPort_15, i16 %SocketTable_myPort_0, i16 %SocketTable_myPort_1, i16 %SocketTable_myPort_2, i16 %SocketTable_myPort_3, i16 %SocketTable_myPort_4, i16 %SocketTable_myPort_5, i16 %SocketTable_myPort_6, i16 %SocketTable_myPort_7, i16 %SocketTable_myPort_8, i16 %SocketTable_myPort_9, i16 %SocketTable_myPort_10, i16 %SocketTable_myPort_11, i16 %SocketTable_myPort_12, i16 %SocketTable_myPort_13, i16 %SocketTable_myPort_14, i16 %SocketTable_myPort_15, i1 %SocketTable_valid_0, i1 %SocketTable_valid_1, i1 %SocketTable_valid_2, i1 %SocketTable_valid_3, i1 %SocketTable_valid_4, i1 %SocketTable_valid_5, i1 %SocketTable_valid_6, i1 %SocketTable_valid_7, i1 %SocketTable_valid_8, i1 %SocketTable_valid_9, i1 %SocketTable_valid_10, i1 %SocketTable_valid_11, i1 %SocketTable_valid_12, i1 %SocketTable_valid_13, i1 %SocketTable_valid_14, i1 %SocketTable_valid_15

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1072">
<![CDATA[
.split:174 %myIpAddress_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="myIpAddress_c_channel"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1072">
<![CDATA[
.split:175 %SocketTable_theirIP_0_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_0_c_channel"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1072">
<![CDATA[
.split:176 %SocketTable_theirIP_1_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_1_c_channel"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1072">
<![CDATA[
.split:177 %SocketTable_theirIP_2_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_2_c_channel"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1072">
<![CDATA[
.split:178 %SocketTable_theirIP_3_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_3_c_channel"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1072">
<![CDATA[
.split:179 %SocketTable_theirIP_4_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_4_c_channel"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1072">
<![CDATA[
.split:180 %SocketTable_theirIP_5_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_5_c_channel"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1072">
<![CDATA[
.split:181 %SocketTable_theirIP_6_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_6_c_channel"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1072">
<![CDATA[
.split:182 %SocketTable_theirIP_7_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_7_c_channel"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1072">
<![CDATA[
.split:183 %SocketTable_theirIP_8_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_8_c_channel"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1072">
<![CDATA[
.split:184 %SocketTable_theirIP_9_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_9_c_channel"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1072">
<![CDATA[
.split:185 %SocketTable_theirIP_10_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_10_c_channel"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1072">
<![CDATA[
.split:186 %SocketTable_theirIP_11_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_11_c_channel"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="1072">
<![CDATA[
.split:187 %SocketTable_theirIP_12_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_12_c_channel"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1072">
<![CDATA[
.split:188 %SocketTable_theirIP_13_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_13_c_channel"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="1072">
<![CDATA[
.split:189 %SocketTable_theirIP_14_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_14_c_channel"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1072">
<![CDATA[
.split:190 %SocketTable_theirIP_15_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirIP_15_c_channel"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="1072">
<![CDATA[
.split:191 %SocketTable_theirPort_0_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_0_c_channel"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1072">
<![CDATA[
.split:192 %SocketTable_theirPort_1_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_1_c_channel"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1072">
<![CDATA[
.split:193 %SocketTable_theirPort_2_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_2_c_channel"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1072">
<![CDATA[
.split:194 %SocketTable_theirPort_3_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_3_c_channel"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="1072">
<![CDATA[
.split:195 %SocketTable_theirPort_4_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_4_c_channel"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1072">
<![CDATA[
.split:196 %SocketTable_theirPort_5_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_5_c_channel"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="1072">
<![CDATA[
.split:197 %SocketTable_theirPort_6_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_6_c_channel"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="1072">
<![CDATA[
.split:198 %SocketTable_theirPort_7_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_7_c_channel"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="1072">
<![CDATA[
.split:199 %SocketTable_theirPort_8_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_8_c_channel"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="1072">
<![CDATA[
.split:200 %SocketTable_theirPort_9_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_9_c_channel"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="1072">
<![CDATA[
.split:201 %SocketTable_theirPort_10_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_10_c_channel"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="1072">
<![CDATA[
.split:202 %SocketTable_theirPort_11_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_11_c_channel"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="1072">
<![CDATA[
.split:203 %SocketTable_theirPort_12_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_12_c_channel"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1072">
<![CDATA[
.split:204 %SocketTable_theirPort_13_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_13_c_channel"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="1072">
<![CDATA[
.split:205 %SocketTable_theirPort_14_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_14_c_channel"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1072">
<![CDATA[
.split:206 %SocketTable_theirPort_15_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_theirPort_15_c_channel"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="1072">
<![CDATA[
.split:207 %SocketTable_myPort_0_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_0_c_channel"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1072">
<![CDATA[
.split:208 %SocketTable_myPort_1_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_1_c_channel"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="1072">
<![CDATA[
.split:209 %SocketTable_myPort_2_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_2_c_channel"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1072">
<![CDATA[
.split:210 %SocketTable_myPort_3_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_3_c_channel"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="1072">
<![CDATA[
.split:211 %SocketTable_myPort_4_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_4_c_channel"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="1072">
<![CDATA[
.split:212 %SocketTable_myPort_5_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_5_c_channel"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="1072">
<![CDATA[
.split:213 %SocketTable_myPort_6_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_6_c_channel"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="1072">
<![CDATA[
.split:214 %SocketTable_myPort_7_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_7_c_channel"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="1072">
<![CDATA[
.split:215 %SocketTable_myPort_8_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_8_c_channel"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="1072">
<![CDATA[
.split:216 %SocketTable_myPort_9_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_9_c_channel"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="1072">
<![CDATA[
.split:217 %SocketTable_myPort_10_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_10_c_channel"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1072">
<![CDATA[
.split:218 %SocketTable_myPort_11_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_11_c_channel"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1072">
<![CDATA[
.split:219 %SocketTable_myPort_12_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_12_c_channel"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1072">
<![CDATA[
.split:220 %SocketTable_myPort_13_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_13_c_channel"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="1072">
<![CDATA[
.split:221 %SocketTable_myPort_14_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_14_c_channel"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="1072">
<![CDATA[
.split:222 %SocketTable_myPort_15_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_myPort_15_c_channel"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1072">
<![CDATA[
.split:223 %SocketTable_valid_0_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_0_c_channel"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1072">
<![CDATA[
.split:224 %SocketTable_valid_1_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_1_c_channel"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1072">
<![CDATA[
.split:225 %SocketTable_valid_2_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_2_c_channel"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1072">
<![CDATA[
.split:226 %SocketTable_valid_3_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_3_c_channel"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1072">
<![CDATA[
.split:227 %SocketTable_valid_4_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_4_c_channel"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1072">
<![CDATA[
.split:228 %SocketTable_valid_5_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_5_c_channel"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1072">
<![CDATA[
.split:229 %SocketTable_valid_6_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_6_c_channel"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1072">
<![CDATA[
.split:230 %SocketTable_valid_7_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_7_c_channel"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1072">
<![CDATA[
.split:231 %SocketTable_valid_8_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_8_c_channel"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1072">
<![CDATA[
.split:232 %SocketTable_valid_9_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_9_c_channel"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1072">
<![CDATA[
.split:233 %SocketTable_valid_10_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_10_c_channel"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1072">
<![CDATA[
.split:234 %SocketTable_valid_11_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_11_c_channel"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1072">
<![CDATA[
.split:235 %SocketTable_valid_12_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_12_c_channel"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1072">
<![CDATA[
.split:236 %SocketTable_valid_13_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_13_c_channel"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1072">
<![CDATA[
.split:237 %SocketTable_valid_14_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_14_c_channel"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1072">
<![CDATA[
.split:238 %SocketTable_valid_15_c_channel = extractvalue i1072 %call_ret

]]></Node>
<StgValue><ssdm name="SocketTable_valid_15_c_channel"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="16" op_66_bw="32" op_67_bw="128" op_68_bw="160" op_69_bw="16" op_70_bw="128" op_71_bw="0">
<![CDATA[
.split:240 %call_ln464 = call void @TableHandler, i32 %SocketTable_theirIP_0_c_channel, i32 %SocketTable_theirIP_1_c_channel, i32 %SocketTable_theirIP_2_c_channel, i32 %SocketTable_theirIP_3_c_channel, i32 %SocketTable_theirIP_4_c_channel, i32 %SocketTable_theirIP_5_c_channel, i32 %SocketTable_theirIP_6_c_channel, i32 %SocketTable_theirIP_7_c_channel, i32 %SocketTable_theirIP_8_c_channel, i32 %SocketTable_theirIP_9_c_channel, i32 %SocketTable_theirIP_10_c_channel, i32 %SocketTable_theirIP_11_c_channel, i32 %SocketTable_theirIP_12_c_channel, i32 %SocketTable_theirIP_13_c_channel, i32 %SocketTable_theirIP_14_c_channel, i32 %SocketTable_theirIP_15_c_channel, i16 %SocketTable_theirPort_0_c_channel, i16 %SocketTable_theirPort_1_c_channel, i16 %SocketTable_theirPort_2_c_channel, i16 %SocketTable_theirPort_3_c_channel, i16 %SocketTable_theirPort_4_c_channel, i16 %SocketTable_theirPort_5_c_channel, i16 %SocketTable_theirPort_6_c_channel, i16 %SocketTable_theirPort_7_c_channel, i16 %SocketTable_theirPort_8_c_channel, i16 %SocketTable_theirPort_9_c_channel, i16 %SocketTable_theirPort_10_c_channel, i16 %SocketTable_theirPort_11_c_channel, i16 %SocketTable_theirPort_12_c_channel, i16 %SocketTable_theirPort_13_c_channel, i16 %SocketTable_theirPort_14_c_channel, i16 %SocketTable_theirPort_15_c_channel, i16 %SocketTable_myPort_0_c_channel, i16 %SocketTable_myPort_1_c_channel, i16 %SocketTable_myPort_2_c_channel, i16 %SocketTable_myPort_3_c_channel, i16 %SocketTable_myPort_4_c_channel, i16 %SocketTable_myPort_5_c_channel, i16 %SocketTable_myPort_6_c_channel, i16 %SocketTable_myPort_7_c_channel, i16 %SocketTable_myPort_8_c_channel, i16 %SocketTable_myPort_9_c_channel, i16 %SocketTable_myPort_10_c_channel, i16 %SocketTable_myPort_11_c_channel, i16 %SocketTable_myPort_12_c_channel, i16 %SocketTable_myPort_13_c_channel, i16 %SocketTable_myPort_14_c_channel, i16 %SocketTable_myPort_15_c_channel, i1 %SocketTable_valid_0_c_channel, i1 %SocketTable_valid_1_c_channel, i1 %SocketTable_valid_2_c_channel, i1 %SocketTable_valid_3_c_channel, i1 %SocketTable_valid_4_c_channel, i1 %SocketTable_valid_5_c_channel, i1 %SocketTable_valid_6_c_channel, i1 %SocketTable_valid_7_c_channel, i1 %SocketTable_valid_8_c_channel, i1 %SocketTable_valid_9_c_channel, i1 %SocketTable_valid_10_c_channel, i1 %SocketTable_valid_11_c_channel, i1 %SocketTable_valid_12_c_channel, i1 %SocketTable_valid_13_c_channel, i1 %SocketTable_valid_14_c_channel, i1 %SocketTable_valid_15_c_channel, i16 %numberSockets, i32 %myIpAddress_c_channel, i128 %ureMetaData, i160 %rthDropFifo, i16 %agmdIdOut, i128 %txthMetaData

]]></Node>
<StgValue><ssdm name="call_ln464"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="16" op_66_bw="32" op_67_bw="128" op_68_bw="160" op_69_bw="16" op_70_bw="128" op_71_bw="0">
<![CDATA[
.split:240 %call_ln464 = call void @TableHandler, i32 %SocketTable_theirIP_0_c_channel, i32 %SocketTable_theirIP_1_c_channel, i32 %SocketTable_theirIP_2_c_channel, i32 %SocketTable_theirIP_3_c_channel, i32 %SocketTable_theirIP_4_c_channel, i32 %SocketTable_theirIP_5_c_channel, i32 %SocketTable_theirIP_6_c_channel, i32 %SocketTable_theirIP_7_c_channel, i32 %SocketTable_theirIP_8_c_channel, i32 %SocketTable_theirIP_9_c_channel, i32 %SocketTable_theirIP_10_c_channel, i32 %SocketTable_theirIP_11_c_channel, i32 %SocketTable_theirIP_12_c_channel, i32 %SocketTable_theirIP_13_c_channel, i32 %SocketTable_theirIP_14_c_channel, i32 %SocketTable_theirIP_15_c_channel, i16 %SocketTable_theirPort_0_c_channel, i16 %SocketTable_theirPort_1_c_channel, i16 %SocketTable_theirPort_2_c_channel, i16 %SocketTable_theirPort_3_c_channel, i16 %SocketTable_theirPort_4_c_channel, i16 %SocketTable_theirPort_5_c_channel, i16 %SocketTable_theirPort_6_c_channel, i16 %SocketTable_theirPort_7_c_channel, i16 %SocketTable_theirPort_8_c_channel, i16 %SocketTable_theirPort_9_c_channel, i16 %SocketTable_theirPort_10_c_channel, i16 %SocketTable_theirPort_11_c_channel, i16 %SocketTable_theirPort_12_c_channel, i16 %SocketTable_theirPort_13_c_channel, i16 %SocketTable_theirPort_14_c_channel, i16 %SocketTable_theirPort_15_c_channel, i16 %SocketTable_myPort_0_c_channel, i16 %SocketTable_myPort_1_c_channel, i16 %SocketTable_myPort_2_c_channel, i16 %SocketTable_myPort_3_c_channel, i16 %SocketTable_myPort_4_c_channel, i16 %SocketTable_myPort_5_c_channel, i16 %SocketTable_myPort_6_c_channel, i16 %SocketTable_myPort_7_c_channel, i16 %SocketTable_myPort_8_c_channel, i16 %SocketTable_myPort_9_c_channel, i16 %SocketTable_myPort_10_c_channel, i16 %SocketTable_myPort_11_c_channel, i16 %SocketTable_myPort_12_c_channel, i16 %SocketTable_myPort_13_c_channel, i16 %SocketTable_myPort_14_c_channel, i16 %SocketTable_myPort_15_c_channel, i1 %SocketTable_valid_0_c_channel, i1 %SocketTable_valid_1_c_channel, i1 %SocketTable_valid_2_c_channel, i1 %SocketTable_valid_3_c_channel, i1 %SocketTable_valid_4_c_channel, i1 %SocketTable_valid_5_c_channel, i1 %SocketTable_valid_6_c_channel, i1 %SocketTable_valid_7_c_channel, i1 %SocketTable_valid_8_c_channel, i1 %SocketTable_valid_9_c_channel, i1 %SocketTable_valid_10_c_channel, i1 %SocketTable_valid_11_c_channel, i1 %SocketTable_valid_12_c_channel, i1 %SocketTable_valid_13_c_channel, i1 %SocketTable_valid_14_c_channel, i1 %SocketTable_valid_15_c_channel, i16 %numberSockets, i32 %myIpAddress_c_channel, i128 %ureMetaData, i160 %rthDropFifo, i16 %agmdIdOut, i128 %txthMetaData

]]></Node>
<StgValue><ssdm name="call_ln464"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="16" op_66_bw="32" op_67_bw="128" op_68_bw="160" op_69_bw="16" op_70_bw="128" op_71_bw="0">
<![CDATA[
.split:240 %call_ln464 = call void @TableHandler, i32 %SocketTable_theirIP_0_c_channel, i32 %SocketTable_theirIP_1_c_channel, i32 %SocketTable_theirIP_2_c_channel, i32 %SocketTable_theirIP_3_c_channel, i32 %SocketTable_theirIP_4_c_channel, i32 %SocketTable_theirIP_5_c_channel, i32 %SocketTable_theirIP_6_c_channel, i32 %SocketTable_theirIP_7_c_channel, i32 %SocketTable_theirIP_8_c_channel, i32 %SocketTable_theirIP_9_c_channel, i32 %SocketTable_theirIP_10_c_channel, i32 %SocketTable_theirIP_11_c_channel, i32 %SocketTable_theirIP_12_c_channel, i32 %SocketTable_theirIP_13_c_channel, i32 %SocketTable_theirIP_14_c_channel, i32 %SocketTable_theirIP_15_c_channel, i16 %SocketTable_theirPort_0_c_channel, i16 %SocketTable_theirPort_1_c_channel, i16 %SocketTable_theirPort_2_c_channel, i16 %SocketTable_theirPort_3_c_channel, i16 %SocketTable_theirPort_4_c_channel, i16 %SocketTable_theirPort_5_c_channel, i16 %SocketTable_theirPort_6_c_channel, i16 %SocketTable_theirPort_7_c_channel, i16 %SocketTable_theirPort_8_c_channel, i16 %SocketTable_theirPort_9_c_channel, i16 %SocketTable_theirPort_10_c_channel, i16 %SocketTable_theirPort_11_c_channel, i16 %SocketTable_theirPort_12_c_channel, i16 %SocketTable_theirPort_13_c_channel, i16 %SocketTable_theirPort_14_c_channel, i16 %SocketTable_theirPort_15_c_channel, i16 %SocketTable_myPort_0_c_channel, i16 %SocketTable_myPort_1_c_channel, i16 %SocketTable_myPort_2_c_channel, i16 %SocketTable_myPort_3_c_channel, i16 %SocketTable_myPort_4_c_channel, i16 %SocketTable_myPort_5_c_channel, i16 %SocketTable_myPort_6_c_channel, i16 %SocketTable_myPort_7_c_channel, i16 %SocketTable_myPort_8_c_channel, i16 %SocketTable_myPort_9_c_channel, i16 %SocketTable_myPort_10_c_channel, i16 %SocketTable_myPort_11_c_channel, i16 %SocketTable_myPort_12_c_channel, i16 %SocketTable_myPort_13_c_channel, i16 %SocketTable_myPort_14_c_channel, i16 %SocketTable_myPort_15_c_channel, i1 %SocketTable_valid_0_c_channel, i1 %SocketTable_valid_1_c_channel, i1 %SocketTable_valid_2_c_channel, i1 %SocketTable_valid_3_c_channel, i1 %SocketTable_valid_4_c_channel, i1 %SocketTable_valid_5_c_channel, i1 %SocketTable_valid_6_c_channel, i1 %SocketTable_valid_7_c_channel, i1 %SocketTable_valid_8_c_channel, i1 %SocketTable_valid_9_c_channel, i1 %SocketTable_valid_10_c_channel, i1 %SocketTable_valid_11_c_channel, i1 %SocketTable_valid_12_c_channel, i1 %SocketTable_valid_13_c_channel, i1 %SocketTable_valid_14_c_channel, i1 %SocketTable_valid_15_c_channel, i16 %numberSockets, i32 %myIpAddress_c_channel, i128 %ureMetaData, i160 %rthDropFifo, i16 %agmdIdOut, i128 %txthMetaData

]]></Node>
<StgValue><ssdm name="call_ln464"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="96" op_5_bw="1" op_6_bw="16" op_7_bw="1" op_8_bw="16" op_9_bw="1024" op_10_bw="16" op_11_bw="16" op_12_bw="0">
<![CDATA[
.split:242 %call_ln478 = call void @appGetMetaData, i512 %DataInApp_V_data_V, i64 %DataInApp_V_keep_V, i64 %DataInApp_V_strb_V, i96 %DataInApp_V_user_V, i1 %DataInApp_V_last_V, i16 %DataInApp_V_dest_V, i1 %agmd_state, i16 %lenCount_V, i1024 %agmdDataOut, i16 %agmdIdOut, i16 %agmdpayloadLenOut

]]></Node>
<StgValue><ssdm name="call_ln478"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="96" op_5_bw="1" op_6_bw="16" op_7_bw="1" op_8_bw="16" op_9_bw="1024" op_10_bw="16" op_11_bw="16" op_12_bw="0">
<![CDATA[
.split:242 %call_ln478 = call void @appGetMetaData, i512 %DataInApp_V_data_V, i64 %DataInApp_V_keep_V, i64 %DataInApp_V_strb_V, i96 %DataInApp_V_user_V, i1 %DataInApp_V_last_V, i16 %DataInApp_V_dest_V, i1 %agmd_state, i16 %lenCount_V, i1024 %agmdDataOut, i16 %agmdIdOut, i16 %agmdpayloadLenOut

]]></Node>
<StgValue><ssdm name="call_ln478"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="96" op_5_bw="1" op_6_bw="16" op_7_bw="1" op_8_bw="1" op_9_bw="160" op_10_bw="16" op_11_bw="32" op_12_bw="32" op_13_bw="16" op_14_bw="16" op_15_bw="1024" op_16_bw="0">
<![CDATA[
.split:241 %call_ln473 = call void @rxEngPacketDropper, i512 %DataOutApp_V_data_V, i64 %DataOutApp_V_keep_V, i64 %DataOutApp_V_strb_V, i96 %DataOutApp_V_user_V, i1 %DataOutApp_V_last_V, i16 %DataOutApp_V_dest_V, i1 %repd_state, i1 %response_drop_V, i160 %rthDropFifo, i16 %response_id_V, i32 %response_user_myIP_V, i32 %response_user_theirIP_V, i16 %response_user_myPort_V, i16 %response_user_theirPort_V, i1024 %ureDataPayload

]]></Node>
<StgValue><ssdm name="call_ln473"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="512" op_7_bw="64" op_8_bw="128" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="1024" op_17_bw="0">
<![CDATA[
.split:243 %call_ln484 = call void @udpTxEngine, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i3 %ute_state, i512 %prevWord_data_V, i64 %prevWord_keep_V, i128 %txthMetaData, i16 %agmdpayloadLenOut, i32 %currMetaData_theirIP_V, i32 %currMetaData_myIP_V, i16 %currMetaData_theirPort_V, i16 %currMetaData_myPort_V, i16 %ip_len_V, i16 %udp_len_V, i1024 %agmdDataOut

]]></Node>
<StgValue><ssdm name="call_ln484"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="96" op_5_bw="1" op_6_bw="16" op_7_bw="1" op_8_bw="1" op_9_bw="160" op_10_bw="16" op_11_bw="32" op_12_bw="32" op_13_bw="16" op_14_bw="16" op_15_bw="1024" op_16_bw="0">
<![CDATA[
.split:241 %call_ln473 = call void @rxEngPacketDropper, i512 %DataOutApp_V_data_V, i64 %DataOutApp_V_keep_V, i64 %DataOutApp_V_strb_V, i96 %DataOutApp_V_user_V, i1 %DataOutApp_V_last_V, i16 %DataOutApp_V_dest_V, i1 %repd_state, i1 %response_drop_V, i160 %rthDropFifo, i16 %response_id_V, i32 %response_user_myIP_V, i32 %response_user_theirIP_V, i16 %response_user_myPort_V, i16 %response_user_theirPort_V, i1024 %ureDataPayload

]]></Node>
<StgValue><ssdm name="call_ln473"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="512" op_7_bw="64" op_8_bw="128" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="1024" op_17_bw="0">
<![CDATA[
.split:243 %call_ln484 = call void @udpTxEngine, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i3 %ute_state, i512 %prevWord_data_V, i64 %prevWord_keep_V, i128 %txthMetaData, i16 %agmdpayloadLenOut, i32 %currMetaData_theirIP_V, i32 %currMetaData_myIP_V, i16 %currMetaData_theirPort_V, i16 %currMetaData_myPort_V, i16 %ip_len_V, i16 %udp_len_V, i1024 %agmdDataOut

]]></Node>
<StgValue><ssdm name="call_ln484"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="96" op_5_bw="1" op_6_bw="16" op_7_bw="1" op_8_bw="1" op_9_bw="160" op_10_bw="16" op_11_bw="32" op_12_bw="32" op_13_bw="16" op_14_bw="16" op_15_bw="1024" op_16_bw="0">
<![CDATA[
.split:241 %call_ln473 = call void @rxEngPacketDropper, i512 %DataOutApp_V_data_V, i64 %DataOutApp_V_keep_V, i64 %DataOutApp_V_strb_V, i96 %DataOutApp_V_user_V, i1 %DataOutApp_V_last_V, i16 %DataOutApp_V_dest_V, i1 %repd_state, i1 %response_drop_V, i160 %rthDropFifo, i16 %response_id_V, i32 %response_user_myIP_V, i32 %response_user_theirIP_V, i16 %response_user_myPort_V, i16 %response_user_theirPort_V, i1024 %ureDataPayload

]]></Node>
<StgValue><ssdm name="call_ln473"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="3" op_6_bw="512" op_7_bw="64" op_8_bw="128" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="1024" op_17_bw="0">
<![CDATA[
.split:243 %call_ln484 = call void @udpTxEngine, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i3 %ute_state, i512 %prevWord_data_V, i64 %prevWord_keep_V, i128 %txthMetaData, i16 %agmdpayloadLenOut, i32 %currMetaData_theirIP_V, i32 %currMetaData_myIP_V, i16 %currMetaData_theirPort_V, i16 %currMetaData_myPort_V, i16 %ip_len_V, i16 %udp_len_V, i1024 %agmdDataOut

]]></Node>
<StgValue><ssdm name="call_ln484"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:1 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @agmdDataOut_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i1024 %agmdDataOut, i1024 %agmdDataOut

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:2 %empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @agmdIdOut_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i16 %agmdIdOut, i16 %agmdIdOut

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:3 %empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @agmdpayloadLenOut_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i16 %agmdpayloadLenOut, i16 %agmdpayloadLenOut

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="160" op_8_bw="160">
<![CDATA[
.split:4 %empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @rthDropFifo_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i160 %rthDropFifo, i160 %rthDropFifo

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:5 %empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @txthMetaData_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %txthMetaData, i128 %txthMetaData

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
.split:6 %empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @ureDataPayload_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i1024 %ureDataPayload, i1024 %ureDataPayload

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:7 %empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @ureMetaData_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %ureMetaData, i128 %ureMetaData

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:8 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_65

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_41, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %rxUdpDataIn_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rxUdpDataIn_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rxUdpDataIn_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rxUdpDataIn_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %txUdpDataOut_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %txUdpDataOut_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %txUdpDataOut_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %txUdpDataOut_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="96" op_5_bw="1" op_6_bw="16" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
.split:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %DataOutApp_V_data_V, i64 %DataOutApp_V_keep_V, i64 %DataOutApp_V_strb_V, i96 %DataOutApp_V_user_V, i1 %DataOutApp_V_last_V, i16 %DataOutApp_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %DataOutApp_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %DataOutApp_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %DataOutApp_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
.split:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %DataOutApp_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %DataOutApp_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %DataOutApp_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="96" op_5_bw="1" op_6_bw="16" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0">
<![CDATA[
.split:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %DataInApp_V_data_V, i64 %DataInApp_V_keep_V, i64 %DataInApp_V_strb_V, i96 %DataInApp_V_user_V, i1 %DataInApp_V_last_V, i16 %DataInApp_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.split:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %DataInApp_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %DataInApp_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.split:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %DataInApp_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
.split:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %DataInApp_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %DataInApp_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %DataInApp_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @empty_6, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_0, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_1, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_1, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_2, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_3, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_28, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_4, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_7, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_5, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_60, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_6, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_57, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_7, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_70, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_8, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_39, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_9, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_24, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_10, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_33, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_11, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_36, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_12, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_21, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_13, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_34, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_14, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_19, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SocketTable_theirIP_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_15, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_18, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_0, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_17, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:70 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_1, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_63, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:72 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_2, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_11, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:74 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_3, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_50, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_4, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_22, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:78 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_5, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_62, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_6, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_35, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:82 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_7, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_47, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:84 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_8, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_40, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:86 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_9, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_27, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:88 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_10, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_42, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:90 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_11, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_43, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:92 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_12, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_30, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:94 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_13, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_31, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:96 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_14, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_32, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:98 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_theirPort_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_15, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_49, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:100 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_0, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_64, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:102 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_1, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_51, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:104 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_2, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_68, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:106 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_3, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_67, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:108 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_4, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_56, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:110 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_5, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_71, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:112 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_6, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_58, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:114 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_7, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_59, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:116 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_8, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_55, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:118 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_9, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_61, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:120 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_10, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_48, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:122 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_11, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_16, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:124 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_12, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_37, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:126 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_13, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_66, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:128 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_14, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_53, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:130 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SocketTable_myPort_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_15, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_52, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:132 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_0, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_69, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:134 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_1, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_54, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:136 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_2, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:138 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:139 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_3, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_14, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:140 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_4, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:142 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_5, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_8, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:144 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_6, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:146 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:147 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_7, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:148 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_8, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_12, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:150 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:151 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_9, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_26, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:152 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_10, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_25, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:154 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:155 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_11, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_38, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:156 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_12, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_23, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:158 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:159 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_13, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_20, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:160 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_14, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_46, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.split:162 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SocketTable_valid_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:163 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_15, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_45, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.split:164 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numberSockets

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:165 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numberSockets, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty_44, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:167 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:168 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:169 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:171 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:172 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0">
<![CDATA[
.split:244 %ret_ln490 = ret

]]></Node>
<StgValue><ssdm name="ret_ln490"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
