{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449346643366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449346643376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 14:17:23 2015 " "Processing started: Sat Dec 05 14:17:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449346643376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449346643376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCA -c TRISCA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCA -c TRISCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449346643376 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449346644577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346644797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346644797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/ram/triscramf15a/triscramf15a.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/ram/triscramf15a/triscramf15a.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCramF15A " "Found entity 1: TRISCramF15A" {  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346644867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346644867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346644937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346644937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlesevensegblock " "Found entity 1: singlesevensegblock" {  } { { "../../Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346644967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346644967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarytosingleseven " "Found entity 1: binarytosingleseven" {  } { { "../../Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346645037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346645037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/lab 9/controller/control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/lab 9/controller/control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346645107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346645107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74175reg " "Found entity 1: 74175reg" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346645167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346645167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346645237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346645237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCPC " "Found entity 1: TRISCPC" {  } { { "../Program Counter/TRISCPC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Program Counter/TRISCPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346645317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346645317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trisca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCA " "Found entity 1: TRISCA" {  } { { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346645367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346645367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISCA " "Elaborating entity \"TRISCA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449346645767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytosingleseven binarytosingleseven:inst28 " "Elaborating entity \"binarytosingleseven\" for hierarchy \"binarytosingleseven:inst28\"" {  } { { "TRISCA.bdf" "inst28" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 736 632 808 848 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346645787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst2 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst2\"" {  } { { "TRISCA.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 496 552 808 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346645827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ACC:inst2\|Counter:inst5 " "Elaborating entity \"Counter\" for hierarchy \"ACC:inst2\|Counter:inst5\"" {  } { { "../Accumulator/ACC.bdf" "inst5" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 136 832 1000 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346645957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 ACC:inst2\|74157:inst " "Elaborating entity \"74157\" for hierarchy \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346646127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACC:inst2\|74157:inst " "Elaborated megafunction instantiation \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346646147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst4 " "Elaborating entity \"Control\" for hierarchy \"Control:inst4\"" {  } { { "TRISCA.bdf" "inst4" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 472 1248 1440 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346646157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 Control:inst4\|7474:inst " "Elaborating entity \"7474\" for hierarchy \"Control:inst4\|7474:inst\"" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { { 56 632 752 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346646237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control:inst4\|7474:inst " "Elaborated megafunction instantiation \"Control:inst4\|7474:inst\"" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { { 56 632 752 216 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346646257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID Control:inst4\|ID:inst10 " "Elaborating entity \"ID\" for hierarchy \"Control:inst4\|ID:inst10\"" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "inst10" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { { 488 384 520 600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346646297 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(11) " "Verilog HDL Case Statement warning at ID.v(11): incomplete case statement has no default case item" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ID.v(9) " "Verilog HDL Always Construct warning at ID.v(9): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ID.v(9) " "Inferred latch for \"S\[10\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ID.v(9) " "Inferred latch for \"S\[9\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ID.v(9) " "Inferred latch for \"S\[8\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ID.v(9) " "Inferred latch for \"S\[7\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ID.v(9) " "Inferred latch for \"S\[6\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ID.v(9) " "Inferred latch for \"S\[5\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ID.v(9) " "Inferred latch for \"S\[4\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646317 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ID.v(9) " "Inferred latch for \"S\[3\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646337 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ID.v(9) " "Inferred latch for \"S\[2\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646337 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ID.v(9) " "Inferred latch for \"S\[1\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646337 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ID.v(9) " "Inferred latch for \"S\[0\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449346646337 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175reg 74175reg:inst3 " "Elaborating entity \"74175reg\" for hierarchy \"74175reg:inst3\"" {  } { { "TRISCA.bdf" "inst3" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 272 1264 1424 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346646347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 74175reg:inst3\|74175:2 " "Elaborating entity \"74175\" for hierarchy \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346646427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74175reg:inst3\|74175:2 " "Elaborated megafunction instantiation \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346646437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCramF15A TRISCramF15A:inst5 " "Elaborating entity \"TRISCramF15A\" for hierarchy \"TRISCramF15A:inst5\"" {  } { { "TRISCA.bdf" "inst5" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346646487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCramF15A:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "altsyncram_component" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCramF15A:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346647227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCramF15A:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCramF15A.hex " "Parameter \"init_file\" = \"TRISCramF15A.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647237 ""}  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449346647237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qlc1 " "Found entity 1: altsyncram_qlc1" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346647537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346647537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qlc1 TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated " "Elaborating entity \"altsyncram_qlc1\" for hierarchy \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCPC TRISCPC:inst " "Elaborating entity \"TRISCPC\" for hierarchy \"TRISCPC:inst\"" {  } { { "TRISCA.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 88 104 264 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346647597 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[0\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346652908 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[1\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346652908 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[2\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346652908 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[3\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346652908 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449346652908 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449346652908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:inst4\|ID:inst10\|S\[4\] " "Latch Control:inst4\|ID:inst10\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|16 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449346653969 ""}  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449346653969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:inst4\|ID:inst10\|S\[5\] " "Latch Control:inst4\|ID:inst10\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|15 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|15" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449346653979 ""}  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449346653979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449346655479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346655479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449346656049 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449346656049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449346656049 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449346656049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449346656049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449346656349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 14:17:36 2015 " "Processing ended: Sat Dec 05 14:17:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449346656349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449346656349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449346656349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449346656349 ""}
