#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 14 17:24:59 2022
# Process ID: 12184
# Current directory: F:/11_github/tank_war
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20312 F:\11_github\tank_war\p_vga.xpr
# Log file: F:/11_github/tank_war/vivado.log
# Journal file: F:/11_github/tank_war\vivado.jou
# Running On: DESKTOP-7Q8KQ0A, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17012 MB
#-----------------------------------------------------------
start_gui
open_project F:/11_github/tank_war/p_vga.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Depth_A {22500} CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/5.coe}] [get_ips blk_mem_gen_03]
generate_target all [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
export_ip_user_files -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_03_synth_1
launch_runs blk_mem_gen_03_synth_1 -jobs 6
wait_on_run blk_mem_gen_03_synth_1
wait_on_run blk_mem_gen_03_synth_1
export_simulation -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {22500} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/6.coe}] [get_ips blk_mem_gen_04]
generate_target all [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
export_ip_user_files -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_04_synth_1
launch_runs blk_mem_gen_04_synth_1 -jobs 6
wait_on_run blk_mem_gen_04_synth_1
wait_on_run blk_mem_gen_04_synth_1
export_simulation -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
set_property -dict [list CONFIG.Write_Depth_A {20000} CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/7.coe}] [get_ips blk_mem_gen_03]
generate_target all [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
export_ip_user_files -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_03_synth_1
launch_runs blk_mem_gen_03_synth_1 -jobs 6
wait_on_run blk_mem_gen_03_synth_1
wait_on_run blk_mem_gen_03_synth_1
export_simulation -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {20000} CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/8.coe}] [get_ips blk_mem_gen_04]
generate_target all [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
export_ip_user_files -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_04_synth_1
launch_runs blk_mem_gen_04_synth_1 -jobs 6
wait_on_run blk_mem_gen_04_synth_1
wait_on_run blk_mem_gen_04_synth_1
export_simulation -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
reset_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
set_property -dict [list CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/7.coe}] [get_ips blk_mem_gen_03]
delete_ip_run [get_files -of_objects [get_fileset blk_mem_gen_03] F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
set_property generate_synth_checkpoint false [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
generate_target all [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci]
export_ip_user_files -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_03_1/blk_mem_gen_03.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {F:/11_github/tank_war/p_vga.srcs/sources_1/ip/8.coe}] [get_ips blk_mem_gen_04]
delete_ip_run [get_files -of_objects [get_fileset blk_mem_gen_04] F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
set_property generate_synth_checkpoint false [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
generate_target all [get_files  F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci]
export_ip_user_files -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/11_github/tank_war/p_vga.srcs/sources_1/ip/blk_mem_gen_04_1/blk_mem_gen_04.xci] -directory F:/11_github/tank_war/p_vga.ip_user_files/sim_scripts -ip_user_files_dir F:/11_github/tank_war/p_vga.ip_user_files -ipstatic_source_dir F:/11_github/tank_war/p_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/11_github/tank_war/p_vga.cache/compile_simlib/modelsim} {questa=F:/11_github/tank_war/p_vga.cache/compile_simlib/questa} {riviera=F:/11_github/tank_war/p_vga.cache/compile_simlib/riviera} {activehdl=F:/11_github/tank_war/p_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
open_hw_manager
