<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Raw_NAND_ECC by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:18:53 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Raw NAND ECC - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Raw_NAND_ECC","wgTitle":"Raw NAND ECC","wgCurRevisionId":194874,"wgRevisionId":194874,"wgArticleId":7447,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["AM437x","AM335x","AM35x","AM37x","AM1x","AM18x","Boot","C6000 Single","C64x","C674x"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Raw_NAND_ECC","wgRelevantArticleId":7447,"wgRequestId":"9ac80d3e185ef3502ceaf20e","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","ext.cite.styles":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["ext.cite.a11y","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Raw_NAND_ECC rootpage-Raw_NAND_ECC skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Raw NAND ECC</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><br />
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#ECC_support_by_device"><span class="tocnumber">2</span> <span class="toctext">ECC support by device</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#What_is_ECC"><span class="tocnumber">3</span> <span class="toctext">What is ECC</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Why_is_ECC_required_for_NANDs.3F"><span class="tocnumber">4</span> <span class="toctext">Why is ECC required for NANDs?</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#What_are_the_various_algorithms_and_the_differences_used_to_implement_ECC.3F"><span class="tocnumber">5</span> <span class="toctext">What are the various algorithms and the differences used to implement ECC?</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Where_is_ECC_stored_in_the_NANDs.3F"><span class="tocnumber">6</span> <span class="toctext">Where is ECC stored in the NANDs?</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Does_ECC_have_to_be_calculated_on_a_512-byte_data_chunk.3F"><span class="tocnumber">7</span> <span class="toctext">Does ECC have to be calculated on a 512-byte data chunk?</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#Is_it_possible_to_use_any_ECC_algorithm_for_any_NAND.3F"><span class="tocnumber">8</span> <span class="toctext">Is it possible to use any ECC algorithm for any NAND?</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#What_will_happen_if_an_8-bit_ECC_NAND_is_used_with_our_4-bit_ECC_capable_devices.3F"><span class="tocnumber">9</span> <span class="toctext">What will happen if an 8-bit ECC NAND is used with our 4-bit ECC capable devices?</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#What_is_required_to_support_4b.2F8b_ECC_NAND_devices.3F"><span class="tocnumber">10</span> <span class="toctext">What is required to support 4b/8b ECC NAND devices?</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#ECC_Correction"><span class="tocnumber">10.1</span> <span class="toctext">ECC Correction</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Boot_Support"><span class="tocnumber">10.2</span> <span class="toctext">Boot Support</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Software_Performance:"><span class="tocnumber">11</span> <span class="toctext">Software Performance:</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#What_are_the_options.3F"><span class="tocnumber">12</span> <span class="toctext">What are the options?</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#Use_a_NAND_device_that_only_requires_1_bit_ECC"><span class="tocnumber">12.1</span> <span class="toctext">Use a NAND device that only requires 1 bit ECC</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Boot_with_1_bit_ECC_correction_and_run_with_NAND_4b_correction_in_NAND_flash"><span class="tocnumber">12.2</span> <span class="toctext">Boot with 1 bit ECC correction and run with NAND 4b correction in NAND flash</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#Boot_with_1_bit_ECC_correction_and_run_with_4b.2F8b_correction_in_software"><span class="tocnumber">12.3</span> <span class="toctext">Boot with 1 bit ECC correction and run with 4b/8b correction in software</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#eMMC.2FeSD_NAND"><span class="tocnumber">12.4</span> <span class="toctext">eMMC/eSD NAND</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#OneNAND"><span class="tocnumber">12.5</span> <span class="toctext">OneNAND</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#.28AM35x_only.29_Secondary_Boot_from_SPI_EEPROM"><span class="tocnumber">12.6</span> <span class="toctext">(AM35x only) Secondary Boot from SPI EEPROM</span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#Secure_a_lifetime_buy_for_current_NAND_device_or_utilize_a_pin_for_pin_compatible_solution_that_supports_1_bit_ECC"><span class="tocnumber">12.7</span> <span class="toctext">Secure a lifetime buy for current NAND device or utilize a pin for pin compatible solution that supports 1 bit ECC</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="Introduction">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=1" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>On OMAP3 (including AM/DM37xx) and AM35xx devices the General Purpose Memory Controller (GPMC) supports ECC calculation and error detection for Hamming (1b correction) and BCH (4b/8b), while error correction is performed in software when needed. OMAP4, Netra (DM816x/AM387x), and later devices also support up to 16b ECC detection along with an Error Location Module (ELM) that gives the location of detected errors for BCH-4/8/16.
</p><p>GPMC on some devices has an erratum affecting BCH-4 calculation. A <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/f/447/t/349230">software workaround</a> is available. This erratum affects OMAP34xx/35xx (all revisions), AM35xx 1.0, AM/DM37xx 1.0, and Netra (all revisions). The erratum does not affect Netra's ELM.
</p><p>OMAPL1xx/C674x/AM1xxx devices use the EMIFA module instead of GPMC, which supports 1b (Hamming) and 4b (Reed-Solomon) ECC, including correction. Older DaVinci parts also use EMIFA, some only support 1b correction. Please see <a href="Davinci/Sitara/Integra_Nand_Boot_FAQ.html#What_is_the_ECC_support_on_DM.2FOMAPL13x.2FC678x.3F" title="Davinci/Sitara/Integra Nand Boot FAQ">here</a> for details.
</p><p>With NAND Flash manufacturers moving to smaller process technologies, they are now requiring 8b ECC correction on SLC NAND and will eventually move to higher ECC requirements.
</p>
<h2><span class="mw-headline" id="ECC_support_by_device">ECC support by device</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=2" title="Edit section: ECC support by device">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable" style="text-align: center">

<tbody><tr>
<td rowspan="3">
</td>
<td colspan="8">Hardware
</td>
<td colspan="4">Boot ROM Code
</td>
<td colspan="4">Driver Solution
</td></tr>
<tr>
<td colspan="4">Error Detection
</td>
<td colspan="4">Error Location
</td>
<td colspan="4">Error Correction
</td>
<td colspan="3">Error Correction
</td></tr>
<tr>
<td>1b
</td>
<td>4b
</td>
<td>8b
</td>
<td>16b
</td>
<td>1b
</td>
<td>4b
</td>
<td>8b
</td>
<td>16b
</td>
<td>1b
</td>
<td>4b
</td>
<td>8b
</td>
<td>16b
</td>
<td>4b
</td>
<td>8b
</td>
<td>16b
</td></tr>
<tr>
<td>DM33x/DM35x/DM36x<br />AM1xxx/C674x/OMAP-L1xx
</td>
<td style="background: #cfc" colspan="2">EMIFA
</td>
<td style="background: #fcc" colspan="2">—
</td>
<td style="background: #cfc" colspan="2">EMIFA
</td>
<td style="background: #fcc" colspan="2">—
</td>
<td style="background: #fcc">—
</td>
<td style="background: #cfc">Y
</td>
<td style="background: #fcc" colspan="2">—
</td>
<td style="background: #cfc">Y
</td>
<td style="background: #fcc" colspan="2">—
</td></tr>
<tr>
<td>OMAP34xx/35xx<br />AM35xx 1.0<br />AM/DM37xx 1.0
</td>
<td style="background: #cfc">G
</td>
<td style="background: #fdc; color: #999">G
</td>
<td style="background: #cfc">G
</td>
<td style="background: #fcc">—
</td>
<td style="background: #cfc">G
</td>
<td style="background: #fcc" colspan="3">—
</td>
<td style="background: #cfc">Y
</td>
<td style="background: #fcc" colspan="3">—
</td>
<td style="background: #fcc">—
</td>
<td style="background: #cfc">Y
</td>
<td style="background: #fcc">—
</td></tr>
<tr>
<td>AM35xx 1.1<br />AM/DM37xx 1.1+
</td>
<td style="background: #cfc" colspan="3">GPMC
</td>
<td style="background: #fcc">—
</td>
<td style="background: #cfc">G
</td>
<td style="background: #fcc" colspan="3">—
</td>
<td style="background: #cfc">Y
</td>
<td style="background: #fcc" colspan="3">—
</td>
<td style="background: #cfc" colspan="2">Y
</td>
<td style="background: #fcc">—
</td></tr>
<tr>
<td>AM389x/C6A816x/DM816x
</td>
<td style="background: #cfc">G
</td>
<td style="background: #fdc; color: #999">G
</td>
<td style="background: #cfc" colspan="2">GPMC
</td>
<td style="background: #cfc">G
</td>
<td style="background: #cfc" colspan="3">ELM
</td>
<td style="background: #fcc" colspan="2">—
</td>
<td style="background: #cfc" colspan="2">Y
</td>
<td style="background: #fcc">—
</td>
<td style="background: #cfc" colspan="2">Y
</td></tr>
<tr>
<td>AM387x/DM814x<br />AM335x<br />AM437x
</td>
<td style="background: #cfc" colspan="4">GPMC
</td>
<td style="background: #cfc">G
</td>
<td style="background: #cfc" colspan="3">ELM
</td>
<td style="background: #fcc" colspan="2">—
</td>
<td style="background: #cfc" colspan="2">Y
</td>
<td style="background: #cfc" colspan="3">Y
</td></tr></tbody></table>
<p>Note: GPMC abbreviated to G in narrow columns and grayed out if affected by the BCH-4 erratum.
</p>
<h2><span class="mw-headline" id="What_is_ECC">What is ECC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=3" title="Edit section: What is ECC">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>An Error correcting code (ECC) is redundant data added to the original data. In event of errors, the combined data allows the recovery of the original data. The number of errors that can be recovered depends on the algorithm used.&#160; <a rel="nofollow" class="external text" href="http://en.wikipedia.org/wiki/Error_detection_and_correction">Wikipedia article</a> for more details on ECC. 
</p><p><br /> 
</p>
<h2><span id="Why_is_ECC_required_for_NANDs?"></span><span class="mw-headline" id="Why_is_ECC_required_for_NANDs.3F">Why is ECC required for NANDs?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=4" title="Edit section: Why is ECC required for NANDs?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Data stored in NANDs can get corrupted (randomly). There is an upper limit on the number of error per byte depending on the NAND process and the technology. SLC NANDs have less ECC requirements than MLC NANDs. The NAND datasheet gives the ECC requirement for the NAND device. For SLC NANDs, 1/4bits per 512 bytes are common currently. For MLC, devices with 4/8/16 bits per 512 bytes ECC requirements are in the market.&#160; <br /> 
</p><p>&#160; 
</p>
<h2><span id="What_are_the_various_algorithms_and_the_differences_used_to_implement_ECC?"></span><span class="mw-headline" id="What_are_the_various_algorithms_and_the_differences_used_to_implement_ECC.3F">What are the various algorithms and the differences used to implement ECC?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=5" title="Edit section: What are the various algorithms and the differences used to implement ECC?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><br /> The various algorithms used in TI ECC hardware are: <br /> 
</p>
<ol><li>Hamming: For 1 bit <br /></li>
<li><a rel="nofollow" class="external text" href="http://en.wikipedia.org/wiki/Reed–Solomon_error_correction">Reed Solomon</a>: For up to 4 bits of</li>
<li><a rel="nofollow" class="external text" href="http://en.wikipedia.org/wiki/BCH_code">BCH </a>: For more than 4 bits <br /></li></ol>
<p><br /> <br /> 
</p>
<h2><span id="Where_is_ECC_stored_in_the_NANDs?"></span><span class="mw-headline" id="Where_is_ECC_stored_in_the_NANDs.3F">Where is ECC stored in the NANDs?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=6" title="Edit section: Where is ECC stored in the NANDs?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Extra memory (called the "spare memory area" or "spare bytes region") is provided at the end of each page in NAND which could be used to store the ECC. This area is similar to the main page and is susceptible to the same errors. For the present explanation, assume that the page size is 2048 bytes and the ECC requirements are 4 bits per 512 bytes. Let's assume that the algorithm generates 16 bytes of redundant data per 512 bytes. For 2048 bytes page, 64 bytes of redundant data will be generated. (In current TI devices, the ECC data is generated for every 512 bytes) <br /> <br /> There are two ways to store the redundant data: <br /> 
</p>
<ol><li>After every 512 bytes of data. This will cause some original data to be stored in the spare area. In RBL terminology, this is called "compatible mode".</li>
<li>Completely within the spare memory area. Here, the original data is stored in the page followed by all of the redundant data for that page together. This is called "non-compatible mode".</li></ol>
<p><br /> <br /> 
</p><p><br /> 
</p>
<h2><span id="Does_ECC_have_to_be_calculated_on_a_512-byte_data_chunk?"></span><span class="mw-headline" id="Does_ECC_have_to_be_calculated_on_a_512-byte_data_chunk.3F">Does ECC have to be calculated on a 512-byte data chunk?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=7" title="Edit section: Does ECC have to be calculated on a 512-byte data chunk?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>TI device's hardware ECC implementation calculates ECC on 512 byte data chunks. As page size is always a multiple of 512, this gives a generic way to calculate the whole page ECC in parts and still reuse the same IP for various size NAND devices. The particular BCH family used by GPMC and ELM however requires that the data size including ECC bits is at most 8191 bits, i.e. just under 1KB, which effectively limits it to 512 bytes + ECC + some optional auxiliary data.
</p><p>GPMC is however able to keep track of up to eight BCH calculations, allowing pages of up to 4KB to be read/written in a single pass. Various layouts are supported for the spare bytes.
</p><p><br /> <br />
</p>
<h2><span id="Is_it_possible_to_use_any_ECC_algorithm_for_any_NAND?"></span><span class="mw-headline" id="Is_it_possible_to_use_any_ECC_algorithm_for_any_NAND.3F">Is it possible to use any ECC algorithm for any NAND?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=8" title="Edit section: Is it possible to use any ECC algorithm for any NAND?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>As strong or complex ECC schemes generate more number of bytes as ECC signature, which is stored in OOB/spare region of NAND. Hence choice of ECC scheme is limited by size of OOB/spare region available per page of the NAND. 
</p><p>Apart from ECC signature, some OOB/spare region needs to be reserved for storing:
</p>
<ul><li>Bad-block marker(2-Bytes), And</li>
<li>File-system metadata.</li></ul>
<p>So if NAND device has OOB/spare region, which can accommodate all above, then it can use the given ECC scheme. 
As per general calculations <sup id="cite_ref-ECC-Layout_1-0" class="reference"><a href="#cite_note-ECC-Layout-1">&#91;1&#93;</a></sup>
</p>
<pre>OOB Area (spare region) &gt;= B * ( Page_Size / 512 ) + 2 + FileSystem_metadata
where
B =  8 bytes for BCH4
B = 14 bytes for BCH8 
B = 26 bytes for BCH16
</pre>
<p>Generally NAND pages are of size 2048 (with 64-bytes of OOB/spare region) or 4096 (with 224-bytes of OOB/spare region). 
Thus using BCH8 for 2048-byte page NAND device, using UBIFS File-system means:
</p>
<ul><li>14*(2048/512) = 56bytes of ECC</li>
<li>2 bytes for Bad-Block marker</li>
<li>0 bytes for meta-data (as UBIFS does not uses OOB/spare region for storing its metadata).</li></ul>
<p>Total = 56 + 2 + 0 = 58-bytes which can be accommodated in 64-Bytes of OOB/spare region of NAND. Hence, BCH8 ECC scheme can be used with UBIFS on a 2048/64 NAND device.
</p><p><br />
</p><p><br />
<br /> <br />
</p>
<h2><span id="What_will_happen_if_an_8-bit_ECC_NAND_is_used_with_our_4-bit_ECC_capable_devices?"></span><span class="mw-headline" id="What_will_happen_if_an_8-bit_ECC_NAND_is_used_with_our_4-bit_ECC_capable_devices.3F">What will happen if an 8-bit ECC NAND is used with our 4-bit ECC capable devices?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=9" title="Edit section: What will happen if an 8-bit ECC NAND is used with our 4-bit ECC capable devices?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><br /> In this scenario, if more than 4 errors are detected, the errors can't be corrected. This can have serious consequences including boot failure. It is advisable to keep correcting the ECC errors in the designated read-only/boot sections of the NAND to reduce the chances of boot failure. 
</p><p><br /> <br /> 
</p>
<h2><span id="What_is_required_to_support_4b/8b_ECC_NAND_devices?"></span><span class="mw-headline" id="What_is_required_to_support_4b.2F8b_ECC_NAND_devices.3F">What is required to support 4b/8b ECC NAND devices?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=10" title="Edit section: What is required to support 4b/8b ECC NAND devices?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="ECC_Correction">ECC Correction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=11" title="Edit section: ECC Correction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>The OMAP35x, AM35x, and AM/DM37x devices do not support 4b or 8b <u>correction </u>in hardware, however, they do support 1b, 4b (not OMAP35x), and 8b hardware <u>detection</u>.&#160; This requires for error correction to be done in software.</li>
<li>The AM335x and AM437x devices support 4b, 8b, and 16b detection and error location.&#160; The software only needs to flip the error bits at the locations provided by the ELM.&amp;nbsp</li></ul>
<p><br />
</p>
<h3><span class="mw-headline" id="Boot_Support">Boot Support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=12" title="Edit section: Boot Support">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Currently the OMAP35x, AM35x, and AM/DM37x devices support only 1b error correction in the ROM for NAND Boot. However, many of the devices requiring 4- or 8-bit ECC have specified that the first block can be used with 1-bit ECC for a certain number of program erases cycles, e.g. 1000.</li>
<li>The AM335x and AM437x boot ROM code allows support for up to 16b ECC SLC NAND devices.</li></ul>
<p><br /><br />
</p>
<h2><span class="mw-headline" id="Software_Performance:">Software Performance:</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=13" title="Edit section: Software Performance:">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Raw perfromance testing of the Software ECC correction algorithm was done on the AM37x EVM.&#160; Below are the results of the test with artificially inserted errors. 
</p>
<ul><li>1-bit correction mode: 120 timer ticks or 4.61us to correct 1 error</li>
<li>4-bit correction mode: 234,000 timer ticks or 9.00ms to correct 1 error with no meaningful performance difference when correcting 2 to 4 errors</li>
<li>8-bit correction mode: 244,000 time ticks or 9.38ms to correct 1 error with no meaningful performance difference when correcting 2 to 8 errors</li></ul>
<p><br /> 
</p><p><br /> 
</p>
<h2><span id="What_are_the_options?"></span><span class="mw-headline" id="What_are_the_options.3F">What are the options?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=14" title="Edit section: What are the options?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>If you are planning a new design, with any of the above mentioned devices that only support 1b ECC for ROM boot, you can utilize any of the options below.&#160; For simplicity, we recommend the "<a href="Raw_NAND_ECC.html#eMMC.2FeSD_NAND" title="Raw NAND ECC">eMMC/eSD NAND option</a>".&#160;&#160; For existing designs, choose the option below that best suits your application.<br />
</p><p><br />
</p>
<h3><span class="mw-headline" id="Use_a_NAND_device_that_only_requires_1_bit_ECC">Use a NAND device that only requires 1 bit ECC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=15" title="Edit section: Use a NAND device that only requires 1 bit ECC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Some of the NAND Flash manufacturers are ending production of their NAND that only require 1 bit correction, but there are other manufacturers that do not have a current plan to EOL their 1 bit ECC devices.&#160;</li>
<li>Hynix is one NAND manufacturer that currently&#160;continues to support 1b ECC NAND devices and is utilized&#160;on the AM37x EVM (TMDXEVM3715).</li></ul>
<p><br />
</p>
<h3><span class="mw-headline" id="Boot_with_1_bit_ECC_correction_and_run_with_NAND_4b_correction_in_NAND_flash">Boot with 1 bit ECC correction and run with NAND 4b correction in NAND flash</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=16" title="Edit section: Boot with 1 bit ECC correction and run with NAND 4b correction in NAND flash">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Some of the NAND Flash providers have started producing NAND devices with built in or on-die&#160;ECC for detection and correction.</li>
<li>For some of the NANDs, the built in ECC&#160;correction defaults to an "off state" upon power-on of the NAND&#160;device.</li>
<li>The NAND flash is specified such that the first block only requires 1-bit ECC correction.<br /></li></ul>
<p>At boot time, ROM&#160;Code&#160;will use 1 bit ECC&#160;algorithm to boot from the NAND&#160;device.
</p>
<ul><li>The ECC in the device (OMAP35x,AM35x,AM/DM37x) must then be disabled after boot (ie in XLOADER for example)</li>
<li>Then the&#160;built-in ECC in NAND device can be enabled (ie again in XLOADER)</li></ul>
<p><b>Note:</b>
</p><p>If the device (OMAP35x, AM35x, AM/DM37x) has a warm reset the ROM code will startover and use 1b ECC correction, but because the NAND has the on-die ECC enabled there will be a conflict in the spare area for the ECC data because the ROM code spare area mapping and the NAND on-die mapping overlap.&#160; The only way to disable the on-die ECC once it is enabled is to send a command to disable it, or to power cycle it.&#160; Because of this the system will either fail to boot because the ROM code will try to correct the "errors" that it sees from the conflicting data, or it will boot because there are too many errors so it will just send the raw data without correcting.&#160;
</p><p>One option is for the system to cycle the power on the NAND when the PMIC receives the warm reset.&#160; This will allow the NAND&#160;to go back to the on-die ECC off state and the system will boot as normal.
</p><p><b>Note:</b>
</p><p>Precautions&#160;should be&#160;taken&#160;to ensure the ECC&#160;area doesn't conflict with the Flash File System area. <br />
</p><p><br />
</p>
<h3><span id="Boot_with_1_bit_ECC_correction_and_run_with_4b/8b_correction_in_software"></span><span class="mw-headline" id="Boot_with_1_bit_ECC_correction_and_run_with_4b.2F8b_correction_in_software">Boot with 1 bit ECC correction and run with 4b/8b correction in software</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=17" title="Edit section: Boot with 1 bit ECC correction and run with 4b/8b correction in software">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Some NAND&#160;providers are&#160;providing devices which guarantee that the 1st block only requires 1 bit correction.&#160; Because the OMAP35x, AM35x, and AM/DM37x devices support 1b correction in ROM, booting can be done from the NAND&#160;device. After boot is complete,&#160;software ECC correction&#160;should be utilized.</li></ul>
<p><br />
</p>
<h3><span id="eMMC/eSD_NAND"></span><span class="mw-headline" id="eMMC.2FeSD_NAND">eMMC/eSD NAND</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=18" title="Edit section: eMMC/eSD NAND">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Managed NAND has built in ECC and is connected via the MMC/SD interface. Because this interface has built-in ECC and is connected through the MMC/SD, the issues with the GPMC 4b/8b correction&#160;are not relevant. Memories compatible to MMC 4.2 and SD 2.1 will work seamlessly with these processors.</li></ul>
<ul><li>The Following managed NAND devices have been tested with OMAP35x, AM35x, and AM/DM37x devices:</li></ul>
<dl><dd>Sandisk – SDIN2C2</dd>
<dd>Samsung – KMAFN0000M-S998</dd></dl>
<p><br />
</p>
<h3><span class="mw-headline" id="OneNAND">OneNAND</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=19" title="Edit section: OneNAND">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>OneNAND has hardware ECC built in which eliminates the need for error correction to be done by the GPMC.</li>
<li>OneNAND&#160;is Interfaced through the GPMC as a muxed NOR flash device. &#160;</li></ul>
<p>Note: OneNAND devices is offered by samsung e.g. KFN8G16Q4M-AEB10 <br />
</p><p><br />
</p>
<h3><span id="(AM35x_only)_Secondary_Boot_from_SPI_EEPROM"></span><span class="mw-headline" id=".28AM35x_only.29_Secondary_Boot_from_SPI_EEPROM">(AM35x only) Secondary Boot from SPI EEPROM</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=20" title="Edit section: (AM35x only) Secondary Boot from SPI EEPROM">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Boot from another type of device like NOR or SPI and then continue using NAND with 4b/8b ECC software correction.</li>
<li>SPI boot only available for AM35x</li></ul>
<p><br />
</p>
<h3><span class="mw-headline" id="Secure_a_lifetime_buy_for_current_NAND_device_or_utilize_a_pin_for_pin_compatible_solution_that_supports_1_bit_ECC">Secure a lifetime buy for current NAND device or utilize a pin for pin compatible solution that supports 1 bit ECC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit&amp;section=21" title="Edit section: Secure a lifetime buy for current NAND device or utilize a pin for pin compatible solution that supports 1 bit ECC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Customers with existing designs&#160;with NAND that is becoming EOL should make arrangements with their NAND suppliers to secure supply for the lifetime of their product(s) or utilize&#160;one of the above options.&#160;</li></ul>
<p><br /></p><div class="mw-references-wrap"><ol class="references">
<li id="cite_note-ECC-Layout-1"><span class="mw-cite-backlink"><a href="#cite_ref-ECC-Layout_1-0">↑</a></span> <span class="reference-text"><a rel="nofollow" class="external free" href="TI81XX_PSP_UBOOT_User_Guide.html#BCH_Flash_OOB_Layout">http://processors.wiki.ti.com/index.php/TI81XX_PSP_UBOOT_User_Guide#BCH_Flash_OOB_Layout</a></span>
</li>
</ol></div>

<!-- 
NewPP limit report
Cached time: 20201130142700
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.049 seconds
Real time usage: 0.051 seconds
Preprocessor visited node count: 102/1000000
Preprocessor generated node count: 136/1000000
Post‐expand include size: 116/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 107/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    1.311      1 Template:Sitara_Devices
100.00%    1.311      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:7447-0!canonical and timestamp 20201130142700 and revision id 194874
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Raw NAND ECC</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Raw NAND ECC</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Raw NAND ECC</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Raw NAND ECC</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Raw NAND ECC</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Raw NAND ECC</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Raw NAND ECC</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Raw NAND ECC</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Raw NAND ECC</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;oldid=194874">https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;oldid=194874</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_AM437x.html" title="Category:AM437x">AM437x</a></li><li><a href="Category_AM335x.html" title="Category:AM335x">AM335x</a></li><li><a href="Category_AM35x.html" title="Category:AM35x">AM35x</a></li><li><a href="Category_AM37x.html" title="Category:AM37x">AM37x</a></li><li><a href="Category_AM1x.html" title="Category:AM1x">AM1x</a></li><li><a href="Category_AM18x.html" title="Category:AM18x">AM18x</a></li><li><a href="Category_Boot.html" title="Category:Boot">Boot</a></li><li><a href="https://processors.wiki.ti.com/index.php?title=Category:C6000_Single&amp;action=edit&amp;redlink=1" class="new" title="Category:C6000 Single (page does not exist)">C6000 Single</a></li><li><a href="Category_C64x.html" title="Category:C64x">C64x</a></li><li><a href="Category_C674x.html" title="Category:C674x">C674x</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Raw+NAND+ECC" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Raw_NAND_ECC.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Raw_NAND_ECC&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Raw_NAND_ECC.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Raw_NAND_ECC.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Raw_NAND_ECC.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;oldid=194874" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Raw_NAND_ECC&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 28 February 2015, at 14:08.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.049","walltime":"0.051","ppvisitednodes":{"value":102,"limit":1000000},"ppgeneratednodes":{"value":136,"limit":1000000},"postexpandincludesize":{"value":116,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":107,"limit":5000000},"timingprofile":["100.00%    1.311      1 Template:Sitara_Devices","100.00%    1.311      1 -total"]},"cachereport":{"timestamp":"20201130142700","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":242});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Raw_NAND_ECC by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:18:55 GMT -->
</html>
