/* verilator lint_off WIDTH */
module std_add
  #(parameter width = 32)
  (input  logic [width-1:0] left,
    input  logic [width-1:0] right,
    output logic [width-1:0] out);
  assign out = left + right;
endmodule

module std_reg
  #(parameter width = 32)
   (input wire [width-1:0] in,
    input wire write_en,
    input wire clk,
    // output
    output logic [width - 1:0] out,
    output logic done);

  always_ff @(posedge clk) begin
    if (write_en) begin
      out <= in;
      done <= 1'd1;
    end else
      done <= 1'd0;
  end
endmodule

module std_const
  #(parameter width = 32,
    parameter value = 0)
   (output logic [width - 1:0] out);
  assign out = value;
endmodule

module std_eq
  #(parameter width = 32)
  (input logic [width-1:0] left,
    input logic [width-1:0] right,
    output logic            out);
  assign out = left == right;
endmodule

module std_lt
  #(parameter width = 32)
  (input logic [width-1:0] left,
    input logic [width-1:0] right,
    output logic            out);
  assign out = left < right;
endmodule

module std_mod_pipe
          #(parameter width = 32)
            (input            clk, reset,
            input                  go,
            input [width-1:0]      left,
            input [width-1:0]      right,
            output reg [width-1:0] out,
            output reg             done);

  wire start = go && !running && !reset;

  reg [width-1:0]     dividend;
  reg [(width-1)*2:0] divisor;
  reg [width-1:0]     quotient;
  reg [width-1:0]     quotient_msk;
  reg                 running;

  always @(posedge clk) begin
      if (reset || !go) begin
        running <= 0;
        done <= 0;
        out <= 0;
      end else
       if (start && left == 0) begin
          out <= 0;
          done <= 1;
       end if (start) begin
          running <= 1;
          dividend <= left;
          divisor <= right << width-1;
          quotient <= 0;
          quotient_msk <= 1 << width-1;
        end else
          if (!quotient_msk && running) begin
            running <= 0;
            done <= 1;
            out <= dividend;
          end else begin
            if (divisor <= dividend) begin
                dividend <= dividend - divisor;
                quotient <= quotient | quotient_msk;
            end
            divisor <= divisor >> 1;
            quotient_msk <= quotient_msk >> 1;
          end
  end
endmodule

// Component Signature
module main (
      input wire go,
      input wire clk,
      output wire done
  );
  
  // Structure wire declarations
  wire [3:0] x_0_in;
  wire x_0_write_en;
  wire x_0_clk;
  wire [3:0] x_0_out;
  wire x_0_done;
  wire mod_pipe0_clk;
  wire mod_pipe0_reset;
  wire mod_pipe0_go;
  wire [3:0] mod_pipe0_left;
  wire [3:0] mod_pipe0_right;
  wire [3:0] mod_pipe0_out;
  wire mod_pipe0_done;
  wire [3:0] lt0_left;
  wire [3:0] lt0_right;
  wire lt0_out;
  wire [3:0] i_0_in;
  wire i_0_write_en;
  wire i_0_clk;
  wire [3:0] i_0_out;
  wire i_0_done;
  wire [3:0] eq0_left;
  wire [3:0] eq0_right;
  wire eq0_out;
  wire [3:0] const6_out;
  wire [3:0] const5_out;
  wire [3:0] const4_out;
  wire [3:0] const3_out;
  wire [3:0] const2_out;
  wire [3:0] const1_out;
  wire [3:0] const0_out;
  wire [3:0] bin_read0_0_in;
  wire bin_read0_0_write_en;
  wire bin_read0_0_clk;
  wire [3:0] bin_read0_0_out;
  wire bin_read0_0_done;
  wire [3:0] add1_left;
  wire [3:0] add1_right;
  wire [3:0] add1_out;
  wire [3:0] add0_left;
  wire [3:0] add0_right;
  wire [3:0] add0_out;
  wire [31:0] fsm0_in;
  wire fsm0_write_en;
  wire fsm0_clk;
  wire [31:0] fsm0_out;
  wire fsm0_done;
  wire cond_stored0_in;
  wire cond_stored0_write_en;
  wire cond_stored0_clk;
  wire cond_stored0_out;
  wire cond_stored0_done;
  wire [31:0] incr0_left;
  wire [31:0] incr0_right;
  wire [31:0] incr0_out;
  wire [31:0] fsm1_in;
  wire fsm1_write_en;
  wire fsm1_clk;
  wire [31:0] fsm1_out;
  wire fsm1_done;
  wire cond_computed0_in;
  wire cond_computed0_write_en;
  wire cond_computed0_clk;
  wire cond_computed0_out;
  wire cond_computed0_done;
  wire cond_stored1_in;
  wire cond_stored1_write_en;
  wire cond_stored1_clk;
  wire cond_stored1_out;
  wire cond_stored1_done;
  wire done_reg0_in;
  wire done_reg0_write_en;
  wire done_reg0_clk;
  wire done_reg0_out;
  wire done_reg0_done;
  wire [31:0] fsm2_in;
  wire fsm2_write_en;
  wire fsm2_clk;
  wire [31:0] fsm2_out;
  wire fsm2_done;
  
  // Subcomponent Instances
  std_reg #(4) x_0 (
      .in(x_0_in),
      .write_en(x_0_write_en),
      .clk(clk),
      .out(x_0_out),
      .done(x_0_done)
  );
  
  std_mod_pipe #(4) mod_pipe0 (
      .clk(clk),
      .reset(mod_pipe0_reset),
      .go(mod_pipe0_go),
      .left(mod_pipe0_left),
      .right(mod_pipe0_right),
      .out(mod_pipe0_out),
      .done(mod_pipe0_done)
  );
  
  std_lt #(4) lt0 (
      .left(lt0_left),
      .right(lt0_right),
      .out(lt0_out)
  );
  
  std_reg #(4) i_0 (
      .in(i_0_in),
      .write_en(i_0_write_en),
      .clk(clk),
      .out(i_0_out),
      .done(i_0_done)
  );
  
  std_eq #(4) eq0 (
      .left(eq0_left),
      .right(eq0_right),
      .out(eq0_out)
  );
  
  std_const #(4, 1) const6 (
      .out(const6_out)
  );
  
  std_const #(4, 1) const5 (
      .out(const5_out)
  );
  
  std_const #(4, 0) const4 (
      .out(const4_out)
  );
  
  std_const #(4, 2) const3 (
      .out(const3_out)
  );
  
  std_const #(4, 10) const2 (
      .out(const2_out)
  );
  
  std_const #(4, 0) const1 (
      .out(const1_out)
  );
  
  std_const #(4, 0) const0 (
      .out(const0_out)
  );
  
  std_reg #(4) bin_read0_0 (
      .in(bin_read0_0_in),
      .write_en(bin_read0_0_write_en),
      .clk(clk),
      .out(bin_read0_0_out),
      .done(bin_read0_0_done)
  );
  
  std_add #(4) add1 (
      .left(add1_left),
      .right(add1_right),
      .out(add1_out)
  );
  
  std_add #(4) add0 (
      .left(add0_left),
      .right(add0_right),
      .out(add0_out)
  );
  
  std_reg #(32) fsm0 (
      .in(fsm0_in),
      .write_en(fsm0_write_en),
      .clk(clk),
      .out(fsm0_out),
      .done(fsm0_done)
  );
  
  std_reg #(1) cond_stored0 (
      .in(cond_stored0_in),
      .write_en(cond_stored0_write_en),
      .clk(clk),
      .out(cond_stored0_out),
      .done(cond_stored0_done)
  );
  
  std_add #(32) incr0 (
      .left(incr0_left),
      .right(incr0_right),
      .out(incr0_out)
  );
  
  std_reg #(32) fsm1 (
      .in(fsm1_in),
      .write_en(fsm1_write_en),
      .clk(clk),
      .out(fsm1_out),
      .done(fsm1_done)
  );
  
  std_reg #(1) cond_computed0 (
      .in(cond_computed0_in),
      .write_en(cond_computed0_write_en),
      .clk(clk),
      .out(cond_computed0_out),
      .done(cond_computed0_done)
  );
  
  std_reg #(1) cond_stored1 (
      .in(cond_stored1_in),
      .write_en(cond_stored1_write_en),
      .clk(clk),
      .out(cond_stored1_out),
      .done(cond_stored1_done)
  );
  
  std_reg #(1) done_reg0 (
      .in(done_reg0_in),
      .write_en(done_reg0_write_en),
      .clk(clk),
      .out(done_reg0_out),
      .done(done_reg0_done)
  );
  
  std_reg #(32) fsm2 (
      .in(fsm2_in),
      .write_en(fsm2_write_en),
      .clk(clk),
      .out(fsm2_out),
      .done(fsm2_done)
  );
  
  // Memory initialization / finalization 
  import "DPI-C" function string futil_getenv (input string env_var);
  string DATA;
   initial begin
  DATA = futil_getenv("DATA");
      $fdisplay(2, "DATA (path to meminit files): %s", DATA);
      
  end
  
   final begin
      
  end
  
  // Input / output connections
  assign done = (fsm2_out == 32'd3) ? 1'd1 : '0;
  assign x_0_in = (fsm2_out == 32'd1 & !x_0_done & go) ? const1_out : (fsm0_out > 32'd0 & fsm0_out < 32'd2 & cond_stored0_out & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? add0_out : '0;
  assign x_0_write_en = (fsm2_out == 32'd1 & !x_0_done & go | fsm0_out > 32'd0 & fsm0_out < 32'd2 & cond_stored0_out & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign mod_pipe0_go = (!mod_pipe0_done & fsm1_out == 32'd0 & !bin_read0_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign mod_pipe0_left = (fsm1_out == 32'd0 & !bin_read0_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? i_0_out : '0;
  assign mod_pipe0_right = (fsm1_out == 32'd0 & !bin_read0_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? const3_out : '0;
  assign lt0_left = (!cond_computed0_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? i_0_out : '0;
  assign lt0_right = (!cond_computed0_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? const2_out : '0;
  assign i_0_in = (fsm2_out == 32'd0 & !i_0_done & go) ? const0_out : (fsm1_out == 32'd2 & !i_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? add1_out : '0;
  assign i_0_write_en = (fsm2_out == 32'd0 & !i_0_done & go | fsm1_out == 32'd2 & !i_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign eq0_left = (fsm0_out == 32'd0 & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? bin_read0_0_out : '0;
  assign eq0_right = (fsm0_out == 32'd0 & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? const4_out : '0;
  assign bin_read0_0_in = (fsm1_out == 32'd0 & !bin_read0_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? mod_pipe0_out : '0;
  assign bin_read0_0_write_en = (fsm1_out == 32'd0 & !bin_read0_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? mod_pipe0_done : '0;
  assign add1_left = (fsm1_out == 32'd2 & !i_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? i_0_out : '0;
  assign add1_right = (fsm1_out == 32'd2 & !i_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? const6_out : '0;
  assign add0_left = (fsm0_out > 32'd0 & fsm0_out < 32'd2 & cond_stored0_out & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? x_0_out : '0;
  assign add0_right = (fsm0_out > 32'd0 & fsm0_out < 32'd2 & cond_stored0_out & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? const5_out : '0;
  assign fsm0_in = (fsm0_out != 32'd2 & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? incr0_out : (fsm0_out == 32'd2) ? 32'd0 : '0;
  assign fsm0_write_en = (fsm0_out != 32'd2 & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go | fsm0_out == 32'd2) ? 1'd1 : '0;
  assign cond_stored0_in = (fsm0_out == 32'd0 & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? eq0_out : '0;
  assign cond_stored0_write_en = (fsm0_out == 32'd0 & fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign incr0_left = (fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? fsm0_out : '0;
  assign incr0_right = (fsm1_out == 32'd1 & !(fsm0_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 32'd1 : '0;
  assign fsm1_in = (fsm1_out == 32'd2 & i_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 32'd3 : (fsm1_out == 32'd1 & fsm0_out == 32'd2 & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 32'd2 : (fsm1_out == 32'd3) ? 32'd0 : (fsm1_out == 32'd0 & bin_read0_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go) ? 32'd1 : '0;
  assign fsm1_write_en = (fsm1_out == 32'd0 & bin_read0_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go | fsm1_out == 32'd1 & fsm0_out == 32'd2 & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go | fsm1_out == 32'd2 & i_0_done & cond_stored1_out & cond_computed0_out & !(fsm1_out == 32'd3) & fsm2_out == 32'd2 & !done_reg0_out & go | fsm1_out == 32'd3) ? 1'd1 : '0;
  assign cond_computed0_in = (cond_stored1_out & cond_computed0_out & fsm1_out == 32'd3 & fsm2_out == 32'd2 & !done_reg0_out & go | cond_computed0_out & !cond_stored1_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd0 : (!cond_computed0_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign cond_computed0_write_en = (!cond_computed0_out & fsm2_out == 32'd2 & !done_reg0_out & go | cond_stored1_out & cond_computed0_out & fsm1_out == 32'd3 & fsm2_out == 32'd2 & !done_reg0_out & go | cond_computed0_out & !cond_stored1_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign cond_stored1_in = (!cond_computed0_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? lt0_out : '0;
  assign cond_stored1_write_en = (!cond_computed0_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign done_reg0_in = done_reg0_out ? 1'd0 : (cond_computed0_out & !cond_stored1_out & fsm2_out == 32'd2 & !done_reg0_out & go) ? 1'd1 : '0;
  assign done_reg0_write_en = (cond_computed0_out & !cond_stored1_out & fsm2_out == 32'd2 & !done_reg0_out & go | done_reg0_out) ? 1'd1 : '0;
  assign fsm2_in = (fsm2_out == 32'd2 & done_reg0_out & go) ? 32'd3 : (fsm2_out == 32'd1 & x_0_done & go) ? 32'd2 : (fsm2_out == 32'd3) ? 32'd0 : (fsm2_out == 32'd0 & i_0_done & go) ? 32'd1 : '0;
  assign fsm2_write_en = (fsm2_out == 32'd0 & i_0_done & go | fsm2_out == 32'd1 & x_0_done & go | fsm2_out == 32'd2 & done_reg0_out & go | fsm2_out == 32'd3) ? 1'd1 : '0;
endmodule // end main