{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 17:01:16 2022 " "Info: Processing started: Tue Jun 21 17:01:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FA_3 -c FA_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FA_3 -c FA_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fa_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_3-FULL_ADD " "Info: Found design unit 1: FA_3-FULL_ADD" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FA_3 " "Info: Found entity 1: FA_3" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FA_3 " "Info: Elaborating entity \"FA_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[7\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[6\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[5\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[4\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[3\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[2\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[1\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] FA_3.vhd(17) " "Info (10041): Inferred latch for \"seg\[0\]\" at FA_3.vhd(17)" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[7\] VCC " "Warning (13410): Pin \"seg\[7\]\" is stuck at VCC" {  } { { "FA_3.vhd" "" { Text "D:/CLASS/Quartus/final/3_bit_plus/FA_3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 17:01:18 2022 " "Info: Processing ended: Tue Jun 21 17:01:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
