Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  3 19:32:10 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line19/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line21/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line58/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line70/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 343 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.549        0.000                      0                  887        0.117        0.000                      0                  887        4.500        0.000                       0                   486  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.549        0.000                      0                  887        0.117        0.000                      0                  887        4.500        0.000                       0                   486  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.893ns (27.635%)  route 4.957ns (72.365%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.551     5.072    nolabel_line83/clock_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.062     6.652    nolabel_line83/man_lift_reg_n_0_[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.152     6.804 r  nolabel_line83/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.545     7.349    nolabel_line83/nolabel_line26/man_lift_reg[4]_0
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.326     7.675 r  nolabel_line83/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.675    nolabel_line83/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.076 r  nolabel_line83/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=3, routed)           1.171     9.247    nolabel_line83/nolabel_line26/man_lift_reg[5]_1[0]
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  nolabel_line83/nolabel_line26/oled_data[4]_i_85/O
                         net (fo=1, routed)           0.151     9.523    nolabel_line61/FSM_onehot_state_reg[13]_26
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.647 r  nolabel_line61/oled_data[4]_i_33/O
                         net (fo=10, routed)          0.647    10.294    nolabel_line61/oled_data_reg[5]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.418 f  nolabel_line61/oled_data[4]_i_8__0/O
                         net (fo=10, routed)          0.884    11.302    nolabel_line83/nolabel_line26/FSM_onehot_state_reg[13]_30
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.426 r  nolabel_line83/nolabel_line26/oled_data[15]_i_1/O
                         net (fo=5, routed)           0.497    11.922    nolabel_line83/nolabel_line26_n_563
    SLICE_X34Y23         FDSE                                         r  nolabel_line83/oled_data_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.429    14.770    nolabel_line83/clock_IBUF_BUFG
    SLICE_X34Y23         FDSE                                         r  nolabel_line83/oled_data_reg[13]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.524    14.471    nolabel_line83/oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.893ns (27.635%)  route 4.957ns (72.365%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.551     5.072    nolabel_line83/clock_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.062     6.652    nolabel_line83/man_lift_reg_n_0_[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.152     6.804 r  nolabel_line83/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.545     7.349    nolabel_line83/nolabel_line26/man_lift_reg[4]_0
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.326     7.675 r  nolabel_line83/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.675    nolabel_line83/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.076 r  nolabel_line83/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=3, routed)           1.171     9.247    nolabel_line83/nolabel_line26/man_lift_reg[5]_1[0]
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  nolabel_line83/nolabel_line26/oled_data[4]_i_85/O
                         net (fo=1, routed)           0.151     9.523    nolabel_line61/FSM_onehot_state_reg[13]_26
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.647 r  nolabel_line61/oled_data[4]_i_33/O
                         net (fo=10, routed)          0.647    10.294    nolabel_line61/oled_data_reg[5]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.418 f  nolabel_line61/oled_data[4]_i_8__0/O
                         net (fo=10, routed)          0.884    11.302    nolabel_line83/nolabel_line26/FSM_onehot_state_reg[13]_30
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.426 r  nolabel_line83/nolabel_line26/oled_data[15]_i_1/O
                         net (fo=5, routed)           0.497    11.922    nolabel_line83/nolabel_line26_n_563
    SLICE_X34Y23         FDSE                                         r  nolabel_line83/oled_data_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.429    14.770    nolabel_line83/clock_IBUF_BUFG
    SLICE_X34Y23         FDSE                                         r  nolabel_line83/oled_data_reg[14]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.524    14.471    nolabel_line83/oled_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.893ns (27.635%)  route 4.957ns (72.365%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.551     5.072    nolabel_line83/clock_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.062     6.652    nolabel_line83/man_lift_reg_n_0_[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.152     6.804 r  nolabel_line83/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.545     7.349    nolabel_line83/nolabel_line26/man_lift_reg[4]_0
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.326     7.675 r  nolabel_line83/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.675    nolabel_line83/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.076 r  nolabel_line83/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=3, routed)           1.171     9.247    nolabel_line83/nolabel_line26/man_lift_reg[5]_1[0]
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  nolabel_line83/nolabel_line26/oled_data[4]_i_85/O
                         net (fo=1, routed)           0.151     9.523    nolabel_line61/FSM_onehot_state_reg[13]_26
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.647 r  nolabel_line61/oled_data[4]_i_33/O
                         net (fo=10, routed)          0.647    10.294    nolabel_line61/oled_data_reg[5]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.418 f  nolabel_line61/oled_data[4]_i_8__0/O
                         net (fo=10, routed)          0.884    11.302    nolabel_line83/nolabel_line26/FSM_onehot_state_reg[13]_30
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.426 r  nolabel_line83/nolabel_line26/oled_data[15]_i_1/O
                         net (fo=5, routed)           0.497    11.922    nolabel_line83/nolabel_line26_n_563
    SLICE_X34Y23         FDSE                                         r  nolabel_line83/oled_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.429    14.770    nolabel_line83/clock_IBUF_BUFG
    SLICE_X34Y23         FDSE                                         r  nolabel_line83/oled_data_reg[15]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.524    14.471    nolabel_line83/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.667ns (23.690%)  route 5.370ns (76.310%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.551     5.072    nolabel_line83/clock_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.062     6.652    nolabel_line83/man_lift_reg_n_0_[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.776 r  nolabel_line83/oled_data3_carry_i_10/O
                         net (fo=2, routed)           0.607     7.384    nolabel_line83/nolabel_line26/man_lift_reg[4]
    SLICE_X14Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.508 r  nolabel_line83/nolabel_line26/oled_data3_carry_i_5/O
                         net (fo=1, routed)           0.000     7.508    nolabel_line83/nolabel_line36/man_lift_reg[5]_0[3]
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.884 f  nolabel_line83/nolabel_line36/oled_data3_carry/CO[3]
                         net (fo=2, routed)           1.043     8.927    nolabel_line61/man_lift_reg[5]_1[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.051 f  nolabel_line61/oled_data[4]_i_37/O
                         net (fo=2, routed)           0.440     9.491    nolabel_line83/nolabel_line26/man_lift_reg[5]_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.615 r  nolabel_line83/nolabel_line26/oled_data[4]_i_12/O
                         net (fo=10, routed)          0.915    10.530    nolabel_line61/man_lift_reg[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  nolabel_line61/oled_data[11]_i_2/O
                         net (fo=1, routed)           0.823    11.477    nolabel_line83/nolabel_line26/FSM_onehot_state_reg[13]_37
    SLICE_X32Y23         LUT4 (Prop_lut4_I2_O)        0.153    11.630 r  nolabel_line83/nolabel_line26/oled_data[11]_i_1__0/O
                         net (fo=1, routed)           0.480    12.109    nolabel_line83/nolabel_line26_n_560
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.431    14.772    nolabel_line83/clock_IBUF_BUFG
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[11]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDSE (Setup_fdse_C_D)       -0.270    14.727    nolabel_line83/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 nolabel_line83/volume_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.558ns (21.813%)  route 5.584ns (78.187%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.621     5.142    nolabel_line83/clock_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  nolabel_line83/volume_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line83/volume_level_reg[4]/Q
                         net (fo=9, routed)           1.491     7.089    nolabel_line83/volume_level[4]
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  nolabel_line83/oled_data[4]_i_36/O
                         net (fo=1, routed)           0.500     7.713    nolabel_line83/nolabel_line26/volume_level_reg[4]_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.837 r  nolabel_line83/nolabel_line26/oled_data[4]_i_10/O
                         net (fo=6, routed)           1.104     8.941    nolabel_line83/nolabel_line26/oled_data_reg[0]_12
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.150     9.091 r  nolabel_line83/nolabel_line26/oled_data[3]_i_3/O
                         net (fo=7, routed)           0.793     9.884    nolabel_line83/nolabel_line26/oled_data_reg[12]_8
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.216 r  nolabel_line83/nolabel_line26/oled_data[4]_i_14/O
                         net (fo=1, routed)           0.299    10.515    nolabel_line83/nolabel_line26/oled_data[4]_i_14_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.639 f  nolabel_line83/nolabel_line26/oled_data[4]_i_3/O
                         net (fo=8, routed)           0.491    11.129    nolabel_line61/sequence_reg[1]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124    11.253 f  nolabel_line61/oled_data[6]_i_2/O
                         net (fo=1, routed)           0.407    11.660    nolabel_line83/nolabel_line26/sequence_reg[1]_2
    SLICE_X33Y24         LUT5 (Prop_lut5_I2_O)        0.124    11.784 r  nolabel_line83/nolabel_line26/oled_data[6]_i_1__0/O
                         net (fo=1, routed)           0.500    12.285    nolabel_line83/nolabel_line26_n_545
    SLICE_X33Y23         FDRE                                         r  nolabel_line83/oled_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.430    14.771    nolabel_line83/clock_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  nolabel_line83/oled_data_reg[6]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)       -0.047    14.949    nolabel_line83/oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 2.009ns (28.884%)  route 4.946ns (71.116%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.551     5.072    nolabel_line83/clock_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.062     6.652    nolabel_line83/man_lift_reg_n_0_[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.152     6.804 r  nolabel_line83/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.545     7.349    nolabel_line83/nolabel_line26/man_lift_reg[4]_0
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.326     7.675 r  nolabel_line83/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.675    nolabel_line83/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.076 r  nolabel_line83/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=3, routed)           1.171     9.247    nolabel_line83/nolabel_line26/man_lift_reg[5]_1[0]
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  nolabel_line83/nolabel_line26/oled_data[4]_i_85/O
                         net (fo=1, routed)           0.151     9.523    nolabel_line61/FSM_onehot_state_reg[13]_26
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.647 r  nolabel_line61/oled_data[4]_i_33/O
                         net (fo=10, routed)          0.647    10.294    nolabel_line61/oled_data_reg[5]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.418 f  nolabel_line61/oled_data[4]_i_8__0/O
                         net (fo=10, routed)          0.462    10.880    nolabel_line61/oled_data_reg[4]_2
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.004 f  nolabel_line61/oled_data[12]_i_2__0/O
                         net (fo=1, routed)           0.566    11.570    nolabel_line83/nolabel_line26/FSM_onehot_state_reg[13]_39
    SLICE_X34Y22         LUT5 (Prop_lut5_I3_O)        0.116    11.686 r  nolabel_line83/nolabel_line26/oled_data[12]_i_1__0/O
                         net (fo=1, routed)           0.342    12.028    nolabel_line83/nolabel_line26_n_562
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.431    14.772    nolabel_line83/clock_IBUF_BUFG
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[12]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDSE (Setup_fdse_C_D)       -0.285    14.712    nolabel_line83/oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 nolabel_line83/volume_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 1.434ns (20.697%)  route 5.495ns (79.303%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.621     5.142    nolabel_line83/clock_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  nolabel_line83/volume_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line83/volume_level_reg[4]/Q
                         net (fo=9, routed)           1.491     7.089    nolabel_line83/volume_level[4]
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  nolabel_line83/oled_data[4]_i_36/O
                         net (fo=1, routed)           0.500     7.713    nolabel_line83/nolabel_line26/volume_level_reg[4]_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.837 r  nolabel_line83/nolabel_line26/oled_data[4]_i_10/O
                         net (fo=6, routed)           1.104     8.941    nolabel_line83/nolabel_line26/oled_data_reg[0]_12
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.150     9.091 r  nolabel_line83/nolabel_line26/oled_data[3]_i_3/O
                         net (fo=7, routed)           0.793     9.884    nolabel_line83/nolabel_line26/oled_data_reg[12]_8
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.216 r  nolabel_line83/nolabel_line26/oled_data[4]_i_14/O
                         net (fo=1, routed)           0.299    10.515    nolabel_line83/nolabel_line26/oled_data[4]_i_14_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.639 f  nolabel_line83/nolabel_line26/oled_data[4]_i_3/O
                         net (fo=8, routed)           0.636    11.274    nolabel_line61/sequence_reg[1]_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    11.398 r  nolabel_line61/oled_data[4]_i_1/O
                         net (fo=16, routed)          0.673    12.071    nolabel_line83/sequence_reg[1]_3
    SLICE_X33Y24         FDRE                                         r  nolabel_line83/oled_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.428    14.769    nolabel_line83/clock_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  nolabel_line83/oled_data_reg[0]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.789    nolabel_line83/oled_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 nolabel_line83/volume_level_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 1.434ns (20.697%)  route 5.495ns (79.303%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.621     5.142    nolabel_line83/clock_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  nolabel_line83/volume_level_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line83/volume_level_reg[4]/Q
                         net (fo=9, routed)           1.491     7.089    nolabel_line83/volume_level[4]
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  nolabel_line83/oled_data[4]_i_36/O
                         net (fo=1, routed)           0.500     7.713    nolabel_line83/nolabel_line26/volume_level_reg[4]_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.837 r  nolabel_line83/nolabel_line26/oled_data[4]_i_10/O
                         net (fo=6, routed)           1.104     8.941    nolabel_line83/nolabel_line26/oled_data_reg[0]_12
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.150     9.091 r  nolabel_line83/nolabel_line26/oled_data[3]_i_3/O
                         net (fo=7, routed)           0.793     9.884    nolabel_line83/nolabel_line26/oled_data_reg[12]_8
    SLICE_X34Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.216 r  nolabel_line83/nolabel_line26/oled_data[4]_i_14/O
                         net (fo=1, routed)           0.299    10.515    nolabel_line83/nolabel_line26/oled_data[4]_i_14_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.639 f  nolabel_line83/nolabel_line26/oled_data[4]_i_3/O
                         net (fo=8, routed)           0.636    11.274    nolabel_line61/sequence_reg[1]_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    11.398 r  nolabel_line61/oled_data[4]_i_1/O
                         net (fo=16, routed)          0.673    12.071    nolabel_line83/sequence_reg[1]_3
    SLICE_X33Y24         FDRE                                         r  nolabel_line83/oled_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.428    14.769    nolabel_line83/clock_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  nolabel_line83/oled_data_reg[4]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.789    nolabel_line83/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.893ns (28.035%)  route 4.859ns (71.965%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.551     5.072    nolabel_line83/clock_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.062     6.652    nolabel_line83/man_lift_reg_n_0_[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.152     6.804 r  nolabel_line83/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.545     7.349    nolabel_line83/nolabel_line26/man_lift_reg[4]_0
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.326     7.675 r  nolabel_line83/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.675    nolabel_line83/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.076 r  nolabel_line83/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=3, routed)           1.171     9.247    nolabel_line83/nolabel_line26/man_lift_reg[5]_1[0]
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  nolabel_line83/nolabel_line26/oled_data[4]_i_85/O
                         net (fo=1, routed)           0.151     9.523    nolabel_line61/FSM_onehot_state_reg[13]_26
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.647 r  nolabel_line61/oled_data[4]_i_33/O
                         net (fo=10, routed)          0.647    10.294    nolabel_line61/oled_data_reg[5]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.418 f  nolabel_line61/oled_data[4]_i_8__0/O
                         net (fo=10, routed)          0.884    11.302    nolabel_line83/nolabel_line26/FSM_onehot_state_reg[13]_30
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.426 r  nolabel_line83/nolabel_line26/oled_data[15]_i_1/O
                         net (fo=5, routed)           0.399    11.825    nolabel_line83/nolabel_line26_n_563
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.431    14.772    nolabel_line83/clock_IBUF_BUFG
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[11]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDSE (Setup_fdse_C_S)       -0.429    14.568    nolabel_line83/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.893ns (28.035%)  route 4.859ns (71.965%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.551     5.072    nolabel_line83/clock_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=12, routed)          1.062     6.652    nolabel_line83/man_lift_reg_n_0_[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.152     6.804 r  nolabel_line83/oled_data2_carry_i_9/O
                         net (fo=2, routed)           0.545     7.349    nolabel_line83/nolabel_line26/man_lift_reg[4]_0
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.326     7.675 r  nolabel_line83/nolabel_line26/oled_data2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.675    nolabel_line83/nolabel_line36/man_lift_reg[5]_2[3]
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.076 r  nolabel_line83/nolabel_line36/oled_data2_carry/CO[3]
                         net (fo=3, routed)           1.171     9.247    nolabel_line83/nolabel_line26/man_lift_reg[5]_1[0]
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.371 f  nolabel_line83/nolabel_line26/oled_data[4]_i_85/O
                         net (fo=1, routed)           0.151     9.523    nolabel_line61/FSM_onehot_state_reg[13]_26
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.647 r  nolabel_line61/oled_data[4]_i_33/O
                         net (fo=10, routed)          0.647    10.294    nolabel_line61/oled_data_reg[5]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.418 f  nolabel_line61/oled_data[4]_i_8__0/O
                         net (fo=10, routed)          0.884    11.302    nolabel_line83/nolabel_line26/FSM_onehot_state_reg[13]_30
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.426 r  nolabel_line83/nolabel_line26/oled_data[15]_i_1/O
                         net (fo=5, routed)           0.399    11.825    nolabel_line83/nolabel_line26_n_563
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.431    14.772    nolabel_line83/clock_IBUF_BUFG
    SLICE_X33Y22         FDSE                                         r  nolabel_line83/oled_data_reg[12]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDSE (Setup_fdse_C_S)       -0.429    14.568    nolabel_line83/oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  2.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk6p25m/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.134     1.722    clk6p25m/COUNT_reg[30]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk6p25m/COUNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk6p25m/COUNT_reg[28]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk6p25m/COUNT_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    clk6p25m/COUNT_reg[32]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.671     1.555    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.069     1.764    nolabel_line74/Inst_Ps2Interface/ps2_data_clean
    SLICE_X0Y113         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.945     2.073    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.518     1.555    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.071     1.626    nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.671     1.555    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.076     1.772    nolabel_line74/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y113         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.945     2.073    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.518     1.555    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.075     1.630    nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.645     1.529    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.120     1.790    nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg__0[0]
    SLICE_X8Y109         LUT5 (Prop_lut5_I2_O)        0.045     1.835 r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    nolabel_line74/Inst_Ps2Interface/plusOp__1[4]
    SLICE_X8Y109         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.920     2.048    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                         clock pessimism             -0.506     1.542    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.120     1.662    nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.645     1.529    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.124     1.794    nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg__0[0]
    SLICE_X8Y109         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    nolabel_line74/Inst_Ps2Interface/plusOp__1[5]
    SLICE_X8Y109         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.920     2.048    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                         clock pessimism             -0.506     1.542    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.121     1.663    nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.674     1.558    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line74/Inst_Ps2Interface/bit_count_reg[2]/Q
                         net (fo=8, routed)           0.096     1.795    nolabel_line74/Inst_Ps2Interface/bit_count_reg__0[2]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[4]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.949     2.077    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.092     1.663    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.139%)  route 0.129ns (40.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.672     1.556    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  nolabel_line74/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.129     1.825    nolabel_line74/Inst_Ps2Interface/delay_100us_done
    SLICE_X2Y112         LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.870    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.946     2.074    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120     1.689    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.765%)  route 0.136ns (42.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.673     1.557    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/Q
                         net (fo=5, routed)           0.136     1.834    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[15]
    SLICE_X2Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.879 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y110         FDPE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.948     2.076    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y110         FDPE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.503     1.573    
    SLICE_X2Y110         FDPE (Hold_fdpe_C_D)         0.121     1.694    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line23/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line23/peak_vol_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.585     1.468    nolabel_line83/nolabel_line23/clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  nolabel_line83/nolabel_line23/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line83/nolabel_line23/value_reg[11]/Q
                         net (fo=3, routed)           0.124     1.733    nolabel_line83/nolabel_line23/value[11]
    SLICE_X3Y21          FDRE                                         r  nolabel_line83/nolabel_line23/peak_vol_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.854     1.981    nolabel_line83/nolabel_line23/clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  nolabel_line83/nolabel_line23/peak_vol_reg[11]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.066     1.548    nolabel_line83/nolabel_line23/peak_vol_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.785%)  route 0.142ns (43.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.674     1.558    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.142     1.840    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.949     2.077    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121     1.695    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109   nolabel_line74/Inst_Ps2Interface/bit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   nolabel_line74/Inst_Ps2Interface/delay_100us_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   nolabel_line74/Inst_Ps2Interface/delay_63clk_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   nolabel_line74/Inst_Ps2Interface/frame_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    nolabel_line83/nolabel_line23/value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   nolabel_line83/nolabel_line70/COUNT_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   nolabel_line83/nolabel_line70/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   nolabel_line83/nolabel_line70/COUNT_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   nolabel_line83/nolabel_line70/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   nolabel_line83/nolabel_line70/COUNT_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   nolabel_line83/nolabel_line70/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   nolabel_line83/nolabel_line70/COUNT_reg[31]/C



