# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:14 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 12:49:14 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:14 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 12:49:14 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:14 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:15 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:49:15 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:16 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 12:49:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:17 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 12:49:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 12:49:18 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(169)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 169
add wave -position 4  sim:/cpustim/DUT/n_dff/q
add wave -position 6  sim:/cpustim/DUT/z_dff/q
add wave -position 8  sim:/cpustim/DUT/c_dff/q
add wave -position 10  sim:/cpustim/DUT/v_dff/q
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/oorji/Desktop/CSE469/lab3_new/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:25 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 12:57:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:57:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:26 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:57:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:27 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 12:57:28 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:28 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:57:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:28 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 12:57:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:57:30 on May 20,2025, Elapsed time: 0:08:12
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 12:57:30 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(169)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:55 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:02:55 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:55 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:02:55 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:55 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:02:55 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:55 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:02:55 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:55 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:02:56 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:56 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:02:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:57 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:02:58 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:02:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:02:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:02:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:02:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:02:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:58 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:02:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:03:02 on May 20,2025, Elapsed time: 0:05:32
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:03:02 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# [ALU FLAGS @ 15.00 ns] N=x Z=x C=0 V=0
# [ALU FLAGS @ 45.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 75.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 105.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 135.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 165.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 195.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 225.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 255.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 285.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 315.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 345.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 375.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 405.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 435.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 465.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 495.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 525.00 ns] N=0 Z=1 C=1 V=0
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# [ALU FLAGS @ 555.00 ns] N=0 Z=x C=0 V=0
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# [ALU FLAGS @ 585.00 ns] N=0 Z=x C=0 V=0
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(181)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 181
add wave -position end  sim:/cpustim/DUT/cu_inst/mem_read
add wave -position end  sim:/cpustim/DUT/cu_inst/mem_write
add wave -position end  sim:/cpustim/DUT/cu_inst/reg_write
add wave -position end  sim:/cpustim/DUT/cu_inst/mem_to_reg
add wave -position end  sim:/cpustim/DUT/cu_inst/reg2loc
add wave -position end  sim:/cpustim/DUT/cu_inst/flag_write
add wave -position end  sim:/cpustim/DUT/cu_inst/link_write
add wave -position end  sim:/cpustim/DUT/cu_inst/alu_src
add wave -position end  sim:/cpustim/DUT/cu_inst/imm_is_dtype
add wave -position end  sim:/cpustim/DUT/cu_inst/alu_op
add wave -position end  sim:/cpustim/DUT/cu_inst/take_branch
add wave -position end  sim:/cpustim/DUT/cu_inst/uncond_branch
add wave -position end  sim:/cpustim/DUT/cu_inst/reg_branch
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/oorji/Desktop/CSE469/lab3_new/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:04:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:04:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:04:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:04:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:04:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:04:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:27 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:04:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:04:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:28 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:04:29 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:04:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:04:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:04:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:04:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:29 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:04:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:04:31 on May 20,2025, Elapsed time: 0:01:29
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:04:31 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# [ALU FLAGS @ 15.00 ns] N=x Z=x C=0 V=0
# [ALU FLAGS @ 45.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 75.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 105.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 135.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 165.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 195.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 225.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 255.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 285.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 315.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 345.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 375.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 405.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 435.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 465.00 ns] N=0 Z=1 C=0 V=0
# [ALU FLAGS @ 495.00 ns] N=0 Z=0 C=0 V=0
# [ALU FLAGS @ 525.00 ns] N=0 Z=1 C=1 V=0
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# [ALU FLAGS @ 555.00 ns] N=0 Z=x C=0 V=0
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# [ALU FLAGS @ 585.00 ns] N=0 Z=x C=0 V=0
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(181)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 181
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:18 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:06:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:18 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:06:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:18 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:06:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:18 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:06:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:18 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:06:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:18 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:06:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:18 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:06:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:19 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:06:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:20 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:06:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:21 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:06:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:21 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:06:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:21 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:06:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:21 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:06:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:06:25 on May 20,2025, Elapsed time: 0:01:54
# Errors: 2, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:06:25 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 255 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 285 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 315 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 345 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 375 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 405 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 435 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 465 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 495 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 525 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(169)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 169
add wave -position 13  sim:/cpustim/DUT/pc_inst/pc_src
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/oorji/Desktop/CSE469/lab3_new/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:25 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:16:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:25 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:16:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:25 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:16:25 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:26 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:16:26 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:16:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:28 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:16:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:16:30 on May 20,2025, Elapsed time: 0:10:05
# Errors: 12, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:16:30 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 255 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 285 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 315 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 345 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 375 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 405 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 435 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 465 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 495 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 525 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 37
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(169)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 169
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:29:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:29:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:30 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:29:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:29:32 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:32 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:29:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:32 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:29:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:29:37 on May 20,2025, Elapsed time: 0:13:07
# Errors: 12, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:29:37 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(187)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 187
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:46 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:39:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:39:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:47 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:39:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:39:49 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:49 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:39:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:49 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:39:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:39:53 on May 20,2025, Elapsed time: 0:10:16
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:39:53 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(189)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 189
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:58 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:47:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:58 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:47:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:58 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:47:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:58 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:47:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:47:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:59 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:00 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:48:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:01 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:48:01 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:48:07 on May 20,2025, Elapsed time: 0:08:14
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:48:07 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# Finished 20 cycles at 0.60 ns ns
# ** Note: $stop    : ./cpu.sv(192)
#    Time: 600 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 192
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:37 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 13:50:37 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:50:38 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:50:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:39 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:50:40 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:40 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 13:50:40 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:40 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:50:40 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:40 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 13:50:40 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:50:45 on May 20,2025, Elapsed time: 0:02:38
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 13:50:45 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(191)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 191
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 14:00:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 14:00:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 14:00:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 14:00:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:00:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 14:00:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 14:00:16 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:16 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:17 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 14:00:17 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:00:18 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:18 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:00:19 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:19 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:00:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:19 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 14:00:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:19 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:00:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:19 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 14:00:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:00:21 on May 20,2025, Elapsed time: 0:09:36
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 14:00:21 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(191)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 191
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:57 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 14:00:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:57 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 14:00:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:57 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 14:00:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:57 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 14:00:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:57 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:00:57 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:57 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 14:00:58 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:58 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 14:00:59 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:59 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 14:01:00 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:01:02 on May 20,2025, Elapsed time: 0:00:41
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 14:01:02 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(191)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 191
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:46 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 14:01:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:46 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 14:01:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:46 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 14:01:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:46 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:47 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:01:47 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 14:01:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 14:01:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 14:01:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:01:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:01:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 14:01:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:01:48 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:48 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:01:49 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 14:01:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:01:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 14:01:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 14:01:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 14:01:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 14:01:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:49 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:01:50 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:01:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:01:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:01:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 14:01:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:01:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 14:01:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:01:55 on May 20,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 14:01:55 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(191)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 191
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:31 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 14:03:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:31 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 14:03:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:31 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 14:03:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:31 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 14:03:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:31 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:03:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:31 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 14:03:31 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:31 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 14:03:32 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:32 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 14:03:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:33 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:34 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:34 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:34 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:34 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:34 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:34 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:34 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 14:03:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:03:37 on May 20,2025, Elapsed time: 0:01:42
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 14:03:37 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# [FLAGS 195.00 ns] pc=0000000000000008 N=0 Z=0 V=0 C=0
# [FLAGS 285.00 ns] pc=0000000000000014 N=0 Z=1 V=0 C=1
# [FLAGS 375.00 ns] pc=0000000000000020 N=0 Z=0 V=0 C=1
# [FLAGS 495.00 ns] pc=0000000000000008 N=1 Z=0 V=0 C=0
# [FLAGS 585.00 ns] pc=0000000000000014 N=0 Z=1 V=0 C=1
# [FLAGS 675.00 ns] pc=0000000000000020 N=0 Z=0 V=0 C=1
# [FLAGS 795.00 ns] pc=0000000000000008 N=1 Z=0 V=0 C=0
# [FLAGS 885.00 ns] pc=0000000000000014 N=0 Z=1 V=0 C=1
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(198)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 198
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:27 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 14:14:27 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:14:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:14:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:14:30 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:30 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 14:14:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:30 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:14:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:30 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 14:14:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:14:34 on May 20,2025, Elapsed time: 0:10:57
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 14:14:34 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# [FLAGS 195.00 ns] pc=0000000000000008 N=0 Z=0 V=0 C=0
# [FLAGS 285.00 ns] pc=0000000000000014 N=0 Z=1 V=0 C=1
# [FLAGS 375.00 ns] pc=0000000000000020 N=0 Z=0 V=0 C=1
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(199)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 199
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:18 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 14:24:19 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:24:20 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:20 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:21 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:24:21 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:22 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 14:24:22 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:22 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:24:22 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:22 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 14:24:22 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:24:27 on May 20,2025, Elapsed time: 0:09:53
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 14:24:27 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# [FLAGS 225.00 ns] pc=000000000000000c N=0 Z=0 V=0 C=0
# [FLAGS 315.00 ns] pc=0000000000000018 N=0 Z=0 V=0 C=0
# [FLAGS 405.00 ns] pc=0000000000000024 N=0 Z=0 V=0 C=0
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(218)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 218
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:02 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 15:05:02 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:02 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 15:05:02 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:02 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 15:05:02 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:02 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 15:05:02 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:02 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:05:02 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 15:05:03 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:03 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:04 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 15:05:04 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:05 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 15:05:05 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:05:10 on May 20,2025, Elapsed time: 0:40:43
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 15:05:10 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(199)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 199
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 15:17:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 15:17:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 15:17:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 15:17:33 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:33 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:34 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 15:17:34 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 15:17:35 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:35 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:17:36 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:36 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(91): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# -- Compiling module cpustim
# End time: 15:17:37 on May 20,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 46
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 15:17:49 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:49 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 15:17:50 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:50 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:17:51 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:51 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:17:52 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:17:52 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 15:17:52 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:17:52 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:52 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 15:17:52 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:17:56 on May 20,2025, Elapsed time: 0:12:46
# Errors: 4, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 15:17:56 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
# ** Error: Assertion error.
#    Time: 435 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 465 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 495 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 525 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 615 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 645 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 675 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 705 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 735 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 765 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 795 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 825 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 855 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 885 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(201)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 201
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:23:28 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:23:29 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:29 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:23:30 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:30 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:23:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:30 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 15:23:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:30 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:23:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:30 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 15:23:30 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:23:31 on May 20,2025, Elapsed time: 0:05:35
# Errors: 16, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 15:23:31 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
# ** Error: Assertion error.
#    Time: 435 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 465 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 495 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 525 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 555 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 585 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 615 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 645 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 675 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 705 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 735 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 765 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 795 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 825 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 855 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# ** Error: Assertion error.
#    Time: 885 ns  Scope: cpustim.DUT.imem File: ./instructmem.sv Line: 36
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(201)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 201
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:06 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 15:28:06 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:28:07 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:08 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 15:28:08 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:28:12 on May 20,2025, Elapsed time: 0:04:41
# Errors: 16, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 15:28:12 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9109 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(201)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 201
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:44 on May 20,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 16:04:44 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:04:45 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:45 on May 20,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:04:46 on May 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:46 on May 20,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 16:04:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:46 on May 20,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 16:04:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:46 on May 20,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 16:04:46 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:04:49 on May 20,2025, Elapsed time: 0:36:37
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 16:04:49 on May 20,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.and_64bit
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux4_1
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9245 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test06_BlBr.arm
# Finished 20 cycles at 0.90 ns ns
# ** Note: $stop    : ./cpu.sv(207)
#    Time: 900 ns  Iteration: 0  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 207
