// Seed: 1351927624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1
);
  assign id_0 = 1;
  wor   id_3 = 1'b0 - 1;
  uwire id_4;
  tri1  id_5;
  assign id_5 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
module module_2;
  wand id_2;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3
  );
  generate
    assign id_2 = 1 - id_2;
  endgenerate
endmodule
