Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Nov 16 11:09:01 2023
| Host         : fox-4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stop_watch_control_sets_placed.rpt
| Design       : stop_watch
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              64 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              34 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | Counter_1/cnt_int_q[6]_i_1_n_0 | rst_IBUF         |                3 |              7 |
|  clk_IBUF_BUFG | FSM_1/cnt_frac_q_reg[6][0]     | rst_IBUF         |                3 |              7 |
|  clk_IBUF_BUFG | FSM_1/E[0]                     | rst_IBUF         |                5 |             20 |
|  clk_IBUF_BUFG |                                | rst_IBUF         |               19 |             64 |
+----------------+--------------------------------+------------------+------------------+----------------+


