<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Binaru_Skaitlu_Spele_IDP.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Binaru_Skaitlu_Spele.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Binaru_Skaitlu_Spele.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Binaru_Skaitlu_Spele.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Binaru_Skaitlu_Spele.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Binaru_Skaitlu_Spele.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Binaru_Skaitlu_Spele.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Binaru_Skaitlu_Spele.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Binaru_Skaitlu_Spele.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Binaru_Skaitlu_Spele.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Binaru_Skaitlu_Spele.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Binaru_Skaitlu_Spele_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Binaru_Skaitlu_Spele_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Binaru_Skaitlu_Spele_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Binaru_Skaitlu_Spele_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Binaru_Skaitlu_Spele_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Binaru_Skaitlu_Spele_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Binaru_Skaitlu_Spele_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Button_Test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Button_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Speles_Logika_Test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Speles_Logika_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1547577048" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1547577048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547663761" xil_pn:in_ck="1784665739933439335" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1547663761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Binaru_Skaitlu_Spele.v"/>
      <outfile xil_pn:name="Binaru_Skaitlu_Spele_Test.v"/>
      <outfile xil_pn:name="Button.v"/>
      <outfile xil_pn:name="Button_Test.v"/>
      <outfile xil_pn:name="Displejs.v"/>
      <outfile xil_pn:name="Displejs_test.v"/>
      <outfile xil_pn:name="Generators.v"/>
      <outfile xil_pn:name="Generators_Test.v"/>
      <outfile xil_pn:name="Salidzinatajs.v"/>
      <outfile xil_pn:name="Salidzinatajs_Test.v"/>
      <outfile xil_pn:name="Speles_Logika.v"/>
      <outfile xil_pn:name="Speles_Logika_Test.v"/>
      <outfile xil_pn:name="Timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1547663272" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8171479529815742028" xil_pn:start_ts="1547663272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547663272" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8888003586069944718" xil_pn:start_ts="1547663272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547578249" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8339537298035104602" xil_pn:start_ts="1547578249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1547663761" xil_pn:in_ck="1784665739933439335" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1547663761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Binaru_Skaitlu_Spele.v"/>
      <outfile xil_pn:name="Binaru_Skaitlu_Spele_Test.v"/>
      <outfile xil_pn:name="Button.v"/>
      <outfile xil_pn:name="Button_Test.v"/>
      <outfile xil_pn:name="Displejs.v"/>
      <outfile xil_pn:name="Displejs_test.v"/>
      <outfile xil_pn:name="Generators.v"/>
      <outfile xil_pn:name="Generators_Test.v"/>
      <outfile xil_pn:name="Salidzinatajs.v"/>
      <outfile xil_pn:name="Salidzinatajs_Test.v"/>
      <outfile xil_pn:name="Speles_Logika.v"/>
      <outfile xil_pn:name="Speles_Logika_Test.v"/>
      <outfile xil_pn:name="Timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1547663764" xil_pn:in_ck="1784665739933439335" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-183045455457070151" xil_pn:start_ts="1547663761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Binaru_Skaitlu_Spele_beh.prj"/>
      <outfile xil_pn:name="Binaru_Skaitlu_Spele_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1547663764" xil_pn:in_ck="7671456173782112605" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9172663564633376317" xil_pn:start_ts="1547663764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Binaru_Skaitlu_Spele_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
