Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 12 22:57:02 2022
| Host         : DESKTOP-58E2NJ4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file advios_control_sets_placed.rpt
| Design       : advios
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
| Clock Signal |                  Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk         |                                                 |                                                 |                1 |              1 |
|  clk         | grp_advios_controlLeds_fu_72/E[0]               |                                                 |                2 |              4 |
|  clk         | grp_advios_makePulse_fu_88/E[0]                 | reset                                           |                1 |              4 |
|  clk         |                                                 | reset                                           |                2 |              5 |
|  clk         | grp_advios_makePulse_fu_88/i_reg_100[0]_i_2_n_2 | grp_advios_makePulse_fu_88/i_reg_100[0]_i_1_n_2 |                7 |             27 |
+--------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


