#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 28 11:42:58 2019
# Process ID: 7673
# Current directory: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1
# Command line: vivado -log design_1_network_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_network_0_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_network_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_network_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7689 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1454.477 ; gain = 70.883 ; free physical = 1355 ; free virtual = 6665
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_network_0_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 37'b0000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 37'b0000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 37'b0000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 37'b0000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 37'b0000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 37'b0000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 37'b0000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 37'b0000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 37'b0000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 37'b0000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 37'b0000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 37'b0000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 37'b0000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 37'b0000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 37'b0000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 37'b0000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 37'b0000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 37'b0000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 37'b0000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 37'b0000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 37'b0000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 37'b0000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 37'b0000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 37'b0000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 37'b0000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 37'b0000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 37'b0000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 37'b0000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 37'b0000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 37'b0000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 37'b0000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 37'b0000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 37'b0000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 37'b0001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 37'b0010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 37'b0100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 37'b1000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:140]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_0_array.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 900 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 900 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_0_array.v:25]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_0_array.v:28]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_0_array_ram' (1#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_0_array' (2#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_0_array.v:58]
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_0_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12544 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12544 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_0_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Conv2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_0_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_0_array_ram' (3#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_0_array' (4#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_0_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_0_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 3136 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3136 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_0_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_MaxPooling2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_0_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_0_array_ram' (5#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_0_array' (6#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_0_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_1_array.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_1_array.v:25]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_1_array.v:28]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_1_array_ram' (7#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_1_array' (8#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_1_array.v:58]
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_1_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1568 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_1_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Conv2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_1_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_1_array_ram' (9#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_1_array' (10#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_1_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_1_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 392 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 392 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_1_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_MaxPooling2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_1_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_1_array_ram' (11#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_1_array' (12#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_MaxPooling2D_1_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_2_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_2_array.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 648 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_2_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_2_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 648 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_2_array.v:25]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_2_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_2_array.v:28]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_2_array_ram' (13#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_2_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_2_array' (14#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_2_array.v:58]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_3_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_3_array.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_3_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_3_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_3_array.v:25]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_3_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_3_array.v:28]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_3_array_ram' (15#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_3_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_3_array' (16#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_3_array.v:58]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_4_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_4_array.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_4_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_4_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_4_array.v:25]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_4_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_4_array.v:28]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_4_array_ram' (17#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_4_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_4_array' (18#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Padding2D_4_array.v:58]
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_4_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_4_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_4_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_4_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_4_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Conv2D_4_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_4_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_4_array_ram' (19#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_4_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_4_array' (20#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_Conv2D_4_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (21#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'network_input_0_array_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_input_0_array_0.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_input_0_array_0_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_input_0_array_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_input_0_array_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_input_0_array_0_ram' (22#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_input_0_array_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_input_0_array_0' (23#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_input_0_array_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'network_out_0_keep_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_keep_V.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_out_0_keep_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_keep_V.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_keep_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_keep_V_ram' (24#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_keep_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_keep_V' (25#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_keep_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'network_out_0_id_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_id_V.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_out_0_id_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_id_V.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_id_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_id_V_ram' (26#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_id_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_id_V' (27#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_out_0_id_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:92]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:42]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:9]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_3_Conv2D_2_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_b_rom' (28#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_b' (29#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_w' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:70]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_w_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:28]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_3_Conv2D_2_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:31]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_3_Conv2D_2_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:32]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_w_rom' (30#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_w' (31#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:70]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_1_1_DSP48_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_1_1_DSP48_1' (32#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_1_1' (33#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:998]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3' (34#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:92]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:42]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:9]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_1_Conv2D_0_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_b_rom' (35#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_b' (36#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:70]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:28]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_1_Conv2D_0_w_0_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:31]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_1_Conv2D_0_w_0_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:32]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0_rom' (37#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0' (38#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:998]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1' (39#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:92]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:42]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_2_Conv2D_1_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_b_rom' (40#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_b' (41#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_w' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:70]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_w_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:28]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_2_Conv2D_1_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:31]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_2_Conv2D_1_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:32]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_w_rom' (42#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_w' (43#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:70]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_13s_16s_29_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_13s_16s_29_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_13s_16s_29_1_1_DSP48_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_13s_16s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_13s_16s_29_1_1_DSP48_3' (44#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_13s_16s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_13s_16s_29_1_1' (45#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_13s_16s_29_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:982]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2' (46#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:92]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:42]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_228_Conv2D_3_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_b_rom' (47#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_b' (48#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_w' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:70]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_w_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:28]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_228_Conv2D_3_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:31]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_228_Conv2D_3_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:32]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_w_rom' (49#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_w' (50#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:982]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228' (51#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:91]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_Conv2D_4_w_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:70]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_Conv2D_4_w_0_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:28]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_Conv2D_4_w_0_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:31]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_Conv2D_4_w_0_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:32]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_Conv2D_4_w_0_rom' (52#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_Conv2D_4_w_0' (53#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:932]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16' (54#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:71]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:173]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16ns_16ns_32_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16ns_16ns_32_1_1_DSP48_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16ns_16ns_32_1_1_DSP48_2' (55#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16ns_16ns_32_1_1' (56#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16' (57#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:71]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:173]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_3' (58#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:71]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:173]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_1' (59#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:71]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:173]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_2' (60#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:71]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16_1' (61#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:71]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16' (62#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:64]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16' (63#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:64]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16_1' (64#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_4.v:61]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_4.v:115]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_4.v:118]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_4.v:121]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_5ns_16ns_21_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_5ns_16ns_21_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_5ns_16ns_21_1_1_DSP48_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_5ns_16ns_21_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_5ns_16ns_21_1_1_DSP48_0' (65#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_5ns_16ns_21_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_5ns_16ns_21_1_1' (66#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network_mul_mul_5ns_16ns_21_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_4' (67#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_4.v:10]
INFO: [Synth 8-4471] merging register 'reg_887_reg[15:0]' into 'reg_881_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1200]
INFO: [Synth 8-4471] merging register 'reg_905_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1322]
INFO: [Synth 8-4471] merging register 'reg_911_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1222]
INFO: [Synth 8-4471] merging register 'reg_917_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1223]
INFO: [Synth 8-4471] merging register 'reg_923_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1225]
INFO: [Synth 8-4471] merging register 'reg_929_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1226]
INFO: [Synth 8-4471] merging register 'reg_947_reg[15:0]' into 'reg_941_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1364]
INFO: [Synth 8-4471] merging register 'reg_959_reg[15:0]' into 'reg_953_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1171]
INFO: [Synth 8-4471] merging register 'reg_965_reg[15:0]' into 'reg_941_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1173]
INFO: [Synth 8-4471] merging register 'reg_971_reg[15:0]' into 'reg_941_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1174]
INFO: [Synth 8-4471] merging register 'reg_977_reg[15:0]' into 'reg_935_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1341]
INFO: [Synth 8-4471] merging register 'reg_983_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1342]
INFO: [Synth 8-4471] merging register 'reg_989_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1343]
INFO: [Synth 8-4471] merging register 'reg_995_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1248]
INFO: [Synth 8-4471] merging register 'reg_1001_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1249]
INFO: [Synth 8-4471] merging register 'reg_1007_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1251]
INFO: [Synth 8-4471] merging register 'reg_1013_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1252]
INFO: [Synth 8-4471] merging register 'reg_1019_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1299]
INFO: [Synth 8-4471] merging register 'reg_1025_reg[15:0]' into 'reg_881_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1300]
INFO: [Synth 8-4471] merging register 'reg_1031_reg[15:0]' into 'reg_881_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1301]
INFO: [Synth 8-4471] merging register 'reg_1037_reg[15:0]' into 'reg_875_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1274]
INFO: [Synth 8-4471] merging register 'reg_1043_reg[15:0]' into 'reg_875_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1275]
WARNING: [Synth 8-6014] Unused sequential element reg_887_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1200]
WARNING: [Synth 8-6014] Unused sequential element reg_905_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1322]
WARNING: [Synth 8-6014] Unused sequential element reg_911_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1222]
WARNING: [Synth 8-6014] Unused sequential element reg_917_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1223]
WARNING: [Synth 8-6014] Unused sequential element reg_923_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1225]
WARNING: [Synth 8-6014] Unused sequential element reg_929_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1226]
WARNING: [Synth 8-6014] Unused sequential element reg_947_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1364]
WARNING: [Synth 8-6014] Unused sequential element reg_959_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1171]
WARNING: [Synth 8-6014] Unused sequential element reg_965_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1173]
WARNING: [Synth 8-6014] Unused sequential element reg_971_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1174]
WARNING: [Synth 8-6014] Unused sequential element reg_977_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1341]
WARNING: [Synth 8-6014] Unused sequential element reg_983_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1342]
WARNING: [Synth 8-6014] Unused sequential element reg_989_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1343]
WARNING: [Synth 8-6014] Unused sequential element reg_995_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1248]
WARNING: [Synth 8-6014] Unused sequential element reg_1001_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1249]
WARNING: [Synth 8-6014] Unused sequential element reg_1007_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1251]
WARNING: [Synth 8-6014] Unused sequential element reg_1013_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1252]
WARNING: [Synth 8-6014] Unused sequential element reg_1019_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1299]
WARNING: [Synth 8-6014] Unused sequential element reg_1025_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1300]
WARNING: [Synth 8-6014] Unused sequential element reg_1031_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1301]
WARNING: [Synth 8-6014] Unused sequential element reg_1037_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1274]
WARNING: [Synth 8-6014] Unused sequential element reg_1043_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:1275]
INFO: [Synth 8-6155] done synthesizing module 'network' (68#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_network_0_0' (69#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
WARNING: [Synth 8-3331] design conv2d_fix16_Conv2D_4_w_0 has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_228_Conv2D_3_w has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_228_Conv2D_3_b has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_2_Conv2D_1_w has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_2_Conv2D_1_b has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_1_Conv2D_0_w_0 has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_1_Conv2D_0_b has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_3_Conv2D_2_w has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_3_Conv2D_2_b has unconnected port reset
WARNING: [Synth 8-3331] design network_out_0_id_V has unconnected port reset
WARNING: [Synth 8-3331] design network_out_0_keep_V has unconnected port reset
WARNING: [Synth 8-3331] design network_input_0_array_0 has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network_Conv2D_4_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_4_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Conv2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network_MaxPooling2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_3_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Conv2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_MaxPooling2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_2_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network has unconnected port input_data_TUSER[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.516 ; gain = 174.922 ; free physical = 1317 ; free virtual = 6628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.516 ; gain = 174.922 ; free physical = 1332 ; free virtual = 6643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.516 ; gain = 174.922 ; free physical = 1332 ; free virtual = 6643
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.508 ; gain = 0.000 ; free physical = 1019 ; free virtual = 6330
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.508 ; gain = 0.000 ; free physical = 1015 ; free virtual = 6326
Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1910.508 ; gain = 3.000 ; free physical = 1015 ; free virtual = 6326
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.508 ; gain = 526.914 ; free physical = 1134 ; free virtual = 6445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.508 ; gain = 526.914 ; free physical = 1134 ; free virtual = 6445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.508 ; gain = 526.914 ; free physical = 1136 ; free virtual = 6447
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'tmp_103_reg_1060_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:1008]
INFO: [Synth 8-4471] merging register 'tmp_104_reg_1065_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:988]
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1070_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:1018]
INFO: [Synth 8-4471] merging register 'tmp_106_reg_1077_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:986]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_1123_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:1016]
INFO: [Synth 8-4471] merging register 'tmp_109_reg_1146_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:1066]
INFO: [Synth 8-4471] merging register 'tmp_127_0_2_cast_reg_1165_reg[31:17]' into 'tmp_127_0_1_cast_reg_1158_reg[31:17]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:1084]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:744]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:742]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:756]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_1133_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:612]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_reg_1311_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:510]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_2_reg_1321_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:509]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_1_reg_1316_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:508]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_2_reg_1249_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:627]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_1_reg_1242_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:626]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_reg_1198_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:620]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_1070_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:644]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_1060_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:642]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_reg_1146_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:551]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_2_cast_reg_1165_reg' and it is trimmed from '17' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:553]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_1_cast_reg_1158_reg' and it is trimmed from '17' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:552]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1060_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:1008]
INFO: [Synth 8-4471] merging register 'tmp_106_reg_1065_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:988]
INFO: [Synth 8-4471] merging register 'tmp_107_reg_1070_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:1018]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_1077_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:986]
INFO: [Synth 8-4471] merging register 'tmp_113_reg_1123_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:1016]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_1146_reg[31:16]' into 'tmp_s_reg_1055_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:1084]
INFO: [Synth 8-4471] merging register 'tmp_127_0_2_cast_reg_1165_reg[31:17]' into 'tmp_127_0_1_cast_reg_1158_reg[31:17]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:1078]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:744]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:742]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:756]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_1133_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:612]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_reg_1311_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:509]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_2_reg_1321_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:508]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_1_reg_1316_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:507]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_2_reg_1249_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:627]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_1_reg_1242_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:626]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_reg_1198_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:620]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_reg_1070_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:644]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_1060_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:642]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_1146_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:551]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_2_cast_reg_1165_reg' and it is trimmed from '17' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:553]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_1_cast_reg_1158_reg' and it is trimmed from '17' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:552]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1094_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:992]
INFO: [Synth 8-4471] merging register 'tmp_106_reg_1099_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:972]
INFO: [Synth 8-4471] merging register 'tmp_107_reg_1104_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:1002]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_1111_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:970]
INFO: [Synth 8-4471] merging register 'tmp_113_reg_1157_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_1180_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:1068]
INFO: [Synth 8-4471] merging register 'tmp_127_0_2_cast_reg_1199_reg[31:17]' into 'tmp_127_0_1_cast_reg_1192_reg[31:17]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:1062]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:764]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:762]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:778]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:776]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_1167_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:592]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_reg_1344_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:633]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_2_reg_1354_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:632]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_1_reg_1349_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:631]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_2_reg_1287_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:607]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_1_reg_1280_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_reg_1232_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:600]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_reg_1104_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:616]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_1094_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:614]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_1180_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:507]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_2_cast_reg_1199_reg' and it is trimmed from '17' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:509]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_1_cast_reg_1192_reg' and it is trimmed from '17' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_2.v:508]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1094_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:992]
INFO: [Synth 8-4471] merging register 'tmp_106_reg_1099_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:972]
INFO: [Synth 8-4471] merging register 'tmp_107_reg_1104_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:1002]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_1111_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:970]
INFO: [Synth 8-4471] merging register 'tmp_113_reg_1157_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_1180_reg[31:16]' into 'tmp_s_reg_1089_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:1052]
INFO: [Synth 8-4471] merging register 'tmp_127_0_2_cast_reg_1199_reg[31:17]' into 'tmp_127_0_1_cast_reg_1192_reg[31:17]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:1070]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:726]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:724]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:740]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:738]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_1167_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:592]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_reg_1344_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:633]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_2_reg_1354_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:632]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_1_reg_1349_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:631]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_2_reg_1287_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:607]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_1_reg_1280_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_reg_1232_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:600]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_reg_1104_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:616]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_1094_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:614]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_1180_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:557]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_2_cast_reg_1199_reg' and it is trimmed from '17' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:559]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_1_cast_reg_1192_reg' and it is trimmed from '17' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_228.v:558]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1072_reg[31:16]' into 'tmp_s_reg_1067_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:942]
INFO: [Synth 8-4471] merging register 'tmp_106_reg_1077_reg[31:16]' into 'tmp_s_reg_1067_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:922]
INFO: [Synth 8-4471] merging register 'tmp_107_reg_1082_reg[31:16]' into 'tmp_s_reg_1067_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:952]
INFO: [Synth 8-4471] merging register 'tmp_108_reg_1089_reg[31:16]' into 'tmp_s_reg_1067_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:920]
INFO: [Synth 8-4471] merging register 'tmp_113_reg_1120_reg[31:16]' into 'tmp_s_reg_1067_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:950]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_1143_reg[31:16]' into 'tmp_s_reg_1067_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:1016]
INFO: [Synth 8-4471] merging register 'tmp_127_0_2_cast_reg_1162_reg[31:17]' into 'tmp_127_0_1_cast_reg_1155_reg[31:17]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:1010]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:687]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:685]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:701]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:699]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_reg_1195_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:569]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_reg_1307_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:602]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_2_reg_1317_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:601]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_128_2_1_reg_1312_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:600]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_2_reg_1250_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:576]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_1_reg_1243_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_1130_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:561]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_reg_1082_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:585]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_1072_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:583]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_1143_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:526]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_2_cast_reg_1162_reg' and it is trimmed from '17' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:528]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_0_1_cast_reg_1155_reg' and it is trimmed from '17' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16.v:527]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_16_reg_544_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:520]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_556_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:522]
INFO: [Synth 8-4471] merging register 'tmp_43_reg_633_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_594_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:312]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_628_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_672_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:318]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_532_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:306]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_633_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:324]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_16_reg_544_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:520]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_556_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:522]
INFO: [Synth 8-4471] merging register 'tmp_34_reg_633_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:594]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_594_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:312]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_628_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_672_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:331]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_532_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:306]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_34_reg_633_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:325]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_16_reg_544_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:520]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_556_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:522]
INFO: [Synth 8-4471] merging register 'tmp_43_reg_633_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_594_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:312]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_628_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_672_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:318]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_532_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:306]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_633_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:324]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_16_reg_544_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:520]
INFO: [Synth 8-4471] merging register 'tmp_18_reg_556_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:522]
INFO: [Synth 8-4471] merging register 'tmp_43_reg_633_reg[31:16]' into 'tmp_s_reg_532_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:606]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_594_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:312]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_628_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_672_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:318]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_532_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:306]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_633_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:324]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_73_reg_407_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:488]
INFO: [Synth 8-4471] merging register 'tmp_74_reg_412_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:472]
INFO: [Synth 8-4471] merging register 'tmp_75_reg_417_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_458_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_83_reg_504_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_499_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_75_reg_417_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_407_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16_1.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_81_reg_407_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:488]
INFO: [Synth 8-4471] merging register 'tmp_82_reg_412_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:472]
INFO: [Synth 8-4471] merging register 'tmp_83_reg_417_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_458_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_94_reg_504_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_499_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_83_reg_417_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_407_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/max_pooling2d_fix16.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_2_reg_298_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:350]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_303_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:340]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_308_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_372_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_354_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_349_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_308_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_298_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16.v:216]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_2_reg_298_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:350]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_303_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:340]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_308_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_372_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_354_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_349_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_308_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_298_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/up_sampling2d_fix16_1.v:216]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond6_fu_340_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_304_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_197_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_340_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_304_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_197_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_6_reg_1540_reg[1:0]' into 'tmp_3_reg_1454_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:3757]
INFO: [Synth 8-4471] merging register 'tmp_11_reg_1553_reg[1:0]' into 'tmp_3_reg_1454_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:3693]
INFO: [Synth 8-4471] merging register 'tmp_14_reg_1558_reg[1:0]' into 'tmp_3_reg_1454_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/network.v:3697]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1378_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.508 ; gain = 526.914 ; free physical = 1102 ; free virtual = 6415
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_3_fu_486/network_mul_mul_16s_14s_30_1_1_U78' (network_mul_mul_16s_14s_30_1_1) to 'inst/grp_conv2d_fix16_3_fu_486/network_mul_mul_16s_14s_30_1_1_U82'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_3_fu_486/network_mul_mul_16s_14s_30_1_1_U78' (network_mul_mul_16s_14s_30_1_1) to 'inst/grp_conv2d_fix16_3_fu_486/network_mul_mul_16s_14s_30_1_1_U84'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_3_fu_486/network_mul_mul_16s_14s_30_1_1_U83' (network_mul_mul_16s_14s_30_1_1) to 'inst/grp_conv2d_fix16_3_fu_486/network_mul_mul_16s_14s_30_1_1_U85'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_1_fu_504/network_mul_mul_16s_14s_30_1_1_U7' (network_mul_mul_16s_14s_30_1_1) to 'inst/grp_conv2d_fix16_1_fu_504/network_mul_mul_16s_14s_30_1_1_U11'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_1_fu_504/network_mul_mul_16s_14s_30_1_1_U7' (network_mul_mul_16s_14s_30_1_1) to 'inst/grp_conv2d_fix16_1_fu_504/network_mul_mul_16s_14s_30_1_1_U13'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_1_fu_504/network_mul_mul_16s_14s_30_1_1_U12' (network_mul_mul_16s_14s_30_1_1) to 'inst/grp_conv2d_fix16_1_fu_504/network_mul_mul_16s_14s_30_1_1_U14'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U43' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U45'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U43' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U47'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U43' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U49'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U44' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U46'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U44' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U48'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U44' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_2_fu_522/network_mul_mul_13s_16s_29_1_1_U50'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U112' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U114'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U112' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U116'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U112' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U118'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U113' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U115'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U113' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U117'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U113' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_228_fu_540/network_mul_mul_13s_16s_29_1_1_U119'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U146' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U148'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U146' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U150'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U146' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U152'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U147' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U149'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U147' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U151'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U147' (network_mul_mul_13s_16s_29_1_1) to 'inst/grp_conv2d_fix16_fu_558/network_mul_mul_13s_16s_29_1_1_U153'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 78    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 21    
	   2 Input     16 Bit       Adders := 64    
	   4 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 5     
	   2 Input     14 Bit       Adders := 7     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 23    
	   3 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 22    
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 112   
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 17    
	               16 Bit    Registers := 234   
	               15 Bit    Registers := 36    
	               14 Bit    Registers := 24    
	               13 Bit    Registers := 18    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 67    
+---Multipliers : 
	                17x32  Multipliers := 4     
+---RAMs : 
	             225K Bit         RAMs := 1     
	             196K Bit         RAMs := 2     
	              64K Bit         RAMs := 1     
	              49K Bit         RAMs := 2     
	              32K Bit         RAMs := 1     
	              24K Bit         RAMs := 2     
	              14K Bit         RAMs := 1     
	              12K Bit         RAMs := 2     
	              10K Bit         RAMs := 1     
	               6K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 15    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	  20 Input     19 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 21    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 14    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 35    
	   2 Input     10 Bit        Muxes := 36    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 69    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_Padding2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module network_Conv2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             196K Bit         RAMs := 1     
Module network_MaxPooling2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              49K Bit         RAMs := 1     
Module network_Padding2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module network_Conv2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module network_MaxPooling2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module network_Padding2D_2_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module network_Padding2D_3_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module network_Padding2D_4_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_Conv2D_4_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module network_input_0_array_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_out_0_keep_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module network_out_0_id_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module conv2d_fix16_3_Conv2D_2_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module conv2d_fix16_3_Conv2D_2_w_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module conv2d_fix16_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 7     
	   4 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 13    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 30    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
+---Muxes : 
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 14    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module conv2d_fix16_1_Conv2D_0_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module conv2d_fix16_1_Conv2D_0_w_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module conv2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 7     
	   4 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 13    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 30    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 5     
	               10 Bit    Registers := 4     
+---Muxes : 
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module conv2d_fix16_2_Conv2D_1_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module conv2d_fix16_2_Conv2D_1_w_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module conv2d_fix16_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 11    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 19    
	               15 Bit    Registers := 11    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
+---Muxes : 
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module conv2d_fix16_228_Conv2D_3_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module conv2d_fix16_228_Conv2D_3_w_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module conv2d_fix16_228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 11    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 19    
	               15 Bit    Registers := 11    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 6     
+---Muxes : 
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module conv2d_fix16_Conv2D_4_w_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module conv2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 11    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 2     
+---Muxes : 
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module padding2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module padding2d_fix16_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module padding2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 4     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module padding2d_fix16_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module max_pooling2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module max_pooling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module up_sampling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module up_sampling2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module padding2d_fix16_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond2_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1378_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tmp4_reg_1191_reg[31:0]' into 'tmp4_reg_1191_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:531]
INFO: [Synth 8-4471] merging register 'tmp4_2_reg_1210_reg[31:0]' into 'tmp4_2_reg_1210_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:619]
INFO: [Synth 8-4471] merging register 'tmp_127_0_1_cast_reg_1158_reg[9:0]' into 'tmp_127_0_1_cast_reg_1158_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:552]
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1070_reg[9:0]' into 'tmp_105_reg_1070_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:644]
INFO: [Synth 8-4471] merging register 'tmp_109_reg_1146_reg[9:0]' into 'tmp_109_reg_1146_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:551]
INFO: [Synth 8-4471] merging register 'tmp_127_0_2_cast_reg_1165_reg[9:0]' into 'tmp_127_0_2_cast_reg_1165_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:553]
INFO: [Synth 8-4471] merging register 'tmp4_2_reg_1210_reg[31:0]' into 'tmp4_2_reg_1210_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:619]
INFO: [Synth 8-4471] merging register 'out_w_reg_337_reg[15:0]' into 'out_w_reg_337_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:467]
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1070_reg[9:0]' into 'tmp_105_reg_1070_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:644]
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1070_reg[9:0]' into 'tmp_105_reg_1070_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:644]
INFO: [Synth 8-4471] merging register 'tmp_105_reg_1070_reg[9:0]' into 'tmp_105_reg_1070_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:644]
INFO: [Synth 8-4471] merging register 'tmp5_2_reg_1249_reg[9:0]' into 'tmp5_2_reg_1249_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:627]
INFO: [Synth 8-4471] merging register 'tmp5_2_reg_1249_reg[9:0]' into 'tmp5_2_reg_1249_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:627]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_5_reg_1110_reg[10:0]' into 'Conv2D_2_b_load_cast_reg_1105_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_3.v:500]
DSP Report: Generating DSP tmp_110_fu_488_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_103_reg_1060_reg is absorbed into DSP tmp_110_fu_488_p2.
DSP Report: register tmp_reg_1128_reg is absorbed into DSP tmp_110_fu_488_p2.
DSP Report: register out_w_reg_337_reg is absorbed into DSP tmp_110_fu_488_p2.
DSP Report: register tmp3_reg_1133_reg is absorbed into DSP tmp_110_fu_488_p2.
DSP Report: operator tmp_110_fu_488_p2 is absorbed into DSP tmp_110_fu_488_p2.
DSP Report: operator tmp3_fu_465_p2 is absorbed into DSP tmp_110_fu_488_p2.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U83/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_382_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U83/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_378_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U83/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U83/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U83/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U86/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_386_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U86/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U86/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U86/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U86/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U78/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_374_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U78/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U78/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U78/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U78/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U80/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_382_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U80/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U80/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U80/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U80/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U81/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_386_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U81/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register Padding2D_2_array_lo_3_reg_1286_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U81/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U81/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U81/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U79/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_374_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U79/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_378_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U79/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U79/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U79/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp5_reg_1198_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp4_reg_1191_reg is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: register tmp_105_reg_1070_reg is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: register tmp5_reg_1198_reg is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: operator tmp5_fu_549_p2 is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: Generating DSP tmp5_1_reg_1242_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp4_1_reg_1205_reg is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: register tmp_105_reg_1070_reg is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: register tmp5_1_reg_1242_reg is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: operator tmp5_1_fu_596_p2 is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: Generating DSP tmp_128_2_reg_1311_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1210_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp_109_reg_1146_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp_105_reg_1070_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp_128_2_reg_1311_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp5_2_reg_1249_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: operator tmp_128_2_fu_707_p2 is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: operator tmp5_2_fu_600_p2 is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: Generating DSP tmp_128_2_2_reg_1321_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1210_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp_127_0_2_cast_reg_1165_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp_105_reg_1070_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp_128_2_2_reg_1321_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp5_2_reg_1249_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: operator tmp_128_2_2_fu_715_p2 is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: operator tmp5_2_fu_600_p2 is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: Generating DSP tmp_128_2_1_reg_1316_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_127_0_1_cast_reg_1158_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp4_2_reg_1210_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp_105_reg_1070_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp_128_2_1_reg_1316_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp5_2_reg_1249_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: operator tmp_128_2_1_fu_711_p2 is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: operator tmp5_2_fu_600_p2 is absorbed into DSP tmp_128_2_1_reg_1316_reg.
INFO: [Synth 8-4471] merging register 'tmp4_reg_1191_reg[31:0]' into 'tmp4_reg_1191_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:531]
INFO: [Synth 8-4471] merging register 'tmp4_2_reg_1210_reg[31:0]' into 'tmp4_2_reg_1210_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/conv2d_fix16_1.v:619]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP tmp_115_fu_488_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_105_reg_1060_reg is absorbed into DSP tmp_115_fu_488_p2.
DSP Report: register tmp_reg_1128_reg is absorbed into DSP tmp_115_fu_488_p2.
DSP Report: register out_w_reg_337_reg is absorbed into DSP tmp_115_fu_488_p2.
DSP Report: register tmp3_reg_1133_reg is absorbed into DSP tmp_115_fu_488_p2.
DSP Report: operator tmp_115_fu_488_p2 is absorbed into DSP tmp_115_fu_488_p2.
DSP Report: operator tmp3_fu_465_p2 is absorbed into DSP tmp_115_fu_488_p2.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_382_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_378_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U15/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_386_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U15/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U15/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U15/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U15/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U7/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_374_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U7/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U7/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U7/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U7/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_382_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U10/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_386_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U10/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register Padding2D_0_array_lo_3_reg_1286_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U10/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U10/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U10/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U8/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register reg_374_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U8/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: register reg_378_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U8/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U8/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U8/network_mul_mul_16s_14s_30_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp5_reg_1198_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp4_reg_1191_reg is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: register tmp_107_reg_1070_reg is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: register tmp5_reg_1198_reg is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: operator tmp5_fu_549_p2 is absorbed into DSP tmp5_reg_1198_reg.
DSP Report: Generating DSP tmp5_1_reg_1242_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp4_1_reg_1205_reg is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: register tmp_107_reg_1070_reg is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: register tmp5_1_reg_1242_reg is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: operator tmp5_1_fu_596_p2 is absorbed into DSP tmp5_1_reg_1242_reg.
DSP Report: Generating DSP tmp_128_2_reg_1311_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1210_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp_114_reg_1146_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp_107_reg_1070_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp_128_2_reg_1311_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: register tmp5_2_reg_1249_reg is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: operator tmp_128_2_fu_707_p2 is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: operator tmp5_2_fu_600_p2 is absorbed into DSP tmp_128_2_reg_1311_reg.
DSP Report: Generating DSP tmp_128_2_2_reg_1321_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1210_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp_127_0_2_cast_reg_1165_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp_107_reg_1070_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp_128_2_2_reg_1321_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: register tmp5_2_reg_1249_reg is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: operator tmp_128_2_2_fu_715_p2 is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: operator tmp5_2_fu_600_p2 is absorbed into DSP tmp_128_2_2_reg_1321_reg.
DSP Report: Generating DSP tmp_128_2_1_reg_1316_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_127_0_1_cast_reg_1158_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp4_2_reg_1210_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp_107_reg_1070_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp_128_2_1_reg_1316_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: register tmp5_2_reg_1249_reg is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: operator tmp_128_2_1_fu_711_p2 is absorbed into DSP tmp_128_2_1_reg_1316_reg.
DSP Report: operator tmp5_2_fu_600_p2 is absorbed into DSP tmp_128_2_1_reg_1316_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP tmp_115_fu_484_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_105_reg_1094_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: register tmp_reg_1162_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: register out_w_reg_337_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: register tmp3_reg_1167_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: operator tmp_115_fu_484_p2 is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: operator tmp3_fu_461_p2 is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U43/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register reg_374_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U43/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U43/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U43/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U43/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U44/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register reg_382_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U44/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_378_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U44/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U44/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U44/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U51/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_1_w_load_8_reg_1409_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U51/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U51/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U51/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U51/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp5_reg_1232_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: register tmp4_reg_1225_reg is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: register tmp5_reg_1232_reg is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: operator tmp5_fu_545_p2 is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: Generating DSP tmp5_1_reg_1280_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: register tmp4_1_reg_1239_reg is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: register tmp5_1_reg_1280_reg is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: operator tmp5_1_fu_603_p2 is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: Generating DSP tmp_128_2_reg_1344_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1244_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp_114_reg_1180_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp_128_2_reg_1344_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp5_2_reg_1287_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: operator tmp_128_2_fu_721_p2 is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: operator tmp5_2_fu_607_p2 is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: Generating DSP tmp_128_2_2_reg_1354_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1244_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp_127_0_2_cast_reg_1199_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp_128_2_2_reg_1354_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp5_2_reg_1287_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: operator tmp_128_2_2_fu_729_p2 is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: operator tmp5_2_fu_607_p2 is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: Generating DSP tmp_128_2_1_reg_1349_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_127_0_1_cast_reg_1192_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp4_2_reg_1244_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp_128_2_1_reg_1349_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp5_2_reg_1287_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: operator tmp_128_2_1_fu_725_p2 is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: operator tmp5_2_fu_607_p2 is absorbed into DSP tmp_128_2_1_reg_1349_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP tmp_115_fu_484_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_105_reg_1094_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: register tmp_reg_1162_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: register out_w_reg_337_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: register tmp3_reg_1167_reg is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: operator tmp_115_fu_484_p2 is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: operator tmp3_fu_461_p2 is absorbed into DSP tmp_115_fu_484_p2.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U112/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register reg_374_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U112/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U112/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U112/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U112/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U113/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register reg_382_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U113/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_378_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U113/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U113/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U113/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U120/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_3_w_load_8_reg_1409_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U120/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_370_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U120/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U120/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U120/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp5_reg_1232_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: register tmp4_reg_1225_reg is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: register tmp5_reg_1232_reg is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: operator tmp5_fu_545_p2 is absorbed into DSP tmp5_reg_1232_reg.
DSP Report: Generating DSP tmp5_1_reg_1280_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: register tmp4_1_reg_1239_reg is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: register tmp5_1_reg_1280_reg is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: operator tmp5_1_fu_603_p2 is absorbed into DSP tmp5_1_reg_1280_reg.
DSP Report: Generating DSP tmp_128_2_reg_1344_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1244_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp_114_reg_1180_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp_128_2_reg_1344_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: register tmp5_2_reg_1287_reg is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: operator tmp_128_2_fu_721_p2 is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: operator tmp5_2_fu_607_p2 is absorbed into DSP tmp_128_2_reg_1344_reg.
DSP Report: Generating DSP tmp_128_2_2_reg_1354_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1244_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp_127_0_2_cast_reg_1199_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp_128_2_2_reg_1354_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: register tmp5_2_reg_1287_reg is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: operator tmp_128_2_2_fu_729_p2 is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: operator tmp5_2_fu_607_p2 is absorbed into DSP tmp_128_2_2_reg_1354_reg.
DSP Report: Generating DSP tmp_128_2_1_reg_1349_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_127_0_1_cast_reg_1192_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp4_2_reg_1244_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp_107_reg_1104_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp_128_2_1_reg_1349_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: register tmp5_2_reg_1287_reg is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: operator tmp_128_2_1_fu_725_p2 is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: operator tmp5_2_fu_607_p2 is absorbed into DSP tmp_128_2_1_reg_1349_reg.
DSP Report: Generating DSP tmp_115_fu_460_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_105_reg_1072_reg is absorbed into DSP tmp_115_fu_460_p2.
DSP Report: register tmp_reg_1125_reg is absorbed into DSP tmp_115_fu_460_p2.
DSP Report: register out_w_reg_326_reg is absorbed into DSP tmp_115_fu_460_p2.
DSP Report: register tmp3_reg_1130_reg is absorbed into DSP tmp_115_fu_460_p2.
DSP Report: operator tmp_115_fu_460_p2 is absorbed into DSP tmp_115_fu_460_p2.
DSP Report: operator tmp3_fu_437_p2 is absorbed into DSP tmp_115_fu_460_p2.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U146/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register reg_363_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U146/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_359_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U146/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U146/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U146/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U147/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register reg_371_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U147/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_367_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U147/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U147/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U147/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_13s_16s_29_1_1_U154/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_4_w_0_load_8_reg_1372_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U154/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: register reg_359_reg is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U154/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_13s_16s_29_1_1_U154/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_13s_16s_29_1_1_U154/network_mul_mul_13s_16s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp5_reg_1195_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_107_reg_1082_reg is absorbed into DSP tmp5_reg_1195_reg.
DSP Report: register tmp4_reg_1188_reg is absorbed into DSP tmp5_reg_1195_reg.
DSP Report: register tmp5_reg_1195_reg is absorbed into DSP tmp5_reg_1195_reg.
DSP Report: operator tmp5_fu_521_p2 is absorbed into DSP tmp5_reg_1195_reg.
DSP Report: Generating DSP tmp5_1_reg_1243_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_107_reg_1082_reg is absorbed into DSP tmp5_1_reg_1243_reg.
DSP Report: register tmp4_1_reg_1202_reg is absorbed into DSP tmp5_1_reg_1243_reg.
DSP Report: register tmp5_1_reg_1243_reg is absorbed into DSP tmp5_1_reg_1243_reg.
DSP Report: operator tmp5_1_fu_579_p2 is absorbed into DSP tmp5_1_reg_1243_reg.
DSP Report: Generating DSP tmp_128_2_reg_1307_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1207_reg is absorbed into DSP tmp_128_2_reg_1307_reg.
DSP Report: register tmp_114_reg_1143_reg is absorbed into DSP tmp_128_2_reg_1307_reg.
DSP Report: register tmp_107_reg_1082_reg is absorbed into DSP tmp_128_2_reg_1307_reg.
DSP Report: register tmp_128_2_reg_1307_reg is absorbed into DSP tmp_128_2_reg_1307_reg.
DSP Report: register tmp5_2_reg_1250_reg is absorbed into DSP tmp_128_2_reg_1307_reg.
DSP Report: operator tmp_128_2_fu_697_p2 is absorbed into DSP tmp_128_2_reg_1307_reg.
DSP Report: operator tmp5_2_fu_583_p2 is absorbed into DSP tmp_128_2_reg_1307_reg.
DSP Report: Generating DSP tmp_128_2_2_reg_1317_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp4_2_reg_1207_reg is absorbed into DSP tmp_128_2_2_reg_1317_reg.
DSP Report: register tmp_127_0_2_cast_reg_1162_reg is absorbed into DSP tmp_128_2_2_reg_1317_reg.
DSP Report: register tmp_107_reg_1082_reg is absorbed into DSP tmp_128_2_2_reg_1317_reg.
DSP Report: register tmp_128_2_2_reg_1317_reg is absorbed into DSP tmp_128_2_2_reg_1317_reg.
DSP Report: register tmp5_2_reg_1250_reg is absorbed into DSP tmp_128_2_2_reg_1317_reg.
DSP Report: operator tmp_128_2_2_fu_705_p2 is absorbed into DSP tmp_128_2_2_reg_1317_reg.
DSP Report: operator tmp5_2_fu_583_p2 is absorbed into DSP tmp_128_2_2_reg_1317_reg.
DSP Report: Generating DSP tmp_128_2_1_reg_1312_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_127_0_1_cast_reg_1155_reg is absorbed into DSP tmp_128_2_1_reg_1312_reg.
DSP Report: register tmp4_2_reg_1207_reg is absorbed into DSP tmp_128_2_1_reg_1312_reg.
DSP Report: register tmp_107_reg_1082_reg is absorbed into DSP tmp_128_2_1_reg_1312_reg.
DSP Report: register tmp_128_2_1_reg_1312_reg is absorbed into DSP tmp_128_2_1_reg_1312_reg.
DSP Report: register tmp5_2_reg_1250_reg is absorbed into DSP tmp_128_2_1_reg_1312_reg.
DSP Report: operator tmp_128_2_1_fu_701_p2 is absorbed into DSP tmp_128_2_1_reg_1312_reg.
DSP Report: operator tmp5_2_fu_583_p2 is absorbed into DSP tmp_128_2_1_reg_1312_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16.v:572]
DSP Report: Generating DSP tmp3_reg_628_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_s_reg_532_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp_reg_616_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp3_reg_628_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: operator tmp3_fu_368_p2 is absorbed into DSP tmp3_reg_628_reg.
DSP Report: Generating DSP tmp_42_reg_672_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: register tmp_42_reg_672_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: operator network_mul_mul_16ns_16ns_32_1_1_U138/network_mul_mul_16ns_16ns_32_1_1_DSP48_2_U/p is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: Generating DSP tmp_24_reg_594_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: Generating DSP tmp_33_fu_364_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: register B is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: Generating DSP tmp_33_reg_621_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register A is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: register B is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: register tmp_33_reg_621_reg is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: Generating DSP tmp_35_fu_319_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register width_reg_163_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: operator tmp_35_fu_319_p2 is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_35_fu_319_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_3.v:578]
DSP Report: Generating DSP tmp3_reg_628_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_s_reg_532_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp_reg_616_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp3_reg_628_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: operator tmp3_fu_368_p2 is absorbed into DSP tmp3_reg_628_reg.
DSP Report: Generating DSP tmp_42_reg_672_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: register tmp_42_reg_672_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: operator network_mul_mul_16ns_16ns_32_1_1_U34/network_mul_mul_16ns_16ns_32_1_1_DSP48_2_U/p is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: Generating DSP tmp_24_reg_594_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: Generating DSP tmp_32_fu_364_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_32_fu_364_p2.
DSP Report: register B is absorbed into DSP tmp_32_fu_364_p2.
DSP Report: operator tmp_32_fu_364_p2 is absorbed into DSP tmp_32_fu_364_p2.
DSP Report: operator tmp_32_fu_364_p2 is absorbed into DSP tmp_32_fu_364_p2.
DSP Report: Generating DSP tmp_32_reg_621_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register A is absorbed into DSP tmp_32_reg_621_reg.
DSP Report: register B is absorbed into DSP tmp_32_reg_621_reg.
DSP Report: register tmp_32_reg_621_reg is absorbed into DSP tmp_32_reg_621_reg.
DSP Report: operator tmp_32_fu_364_p2 is absorbed into DSP tmp_32_reg_621_reg.
DSP Report: operator tmp_32_fu_364_p2 is absorbed into DSP tmp_32_reg_621_reg.
DSP Report: Generating DSP tmp_27_fu_319_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_27_fu_319_p2.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_27_fu_319_p2.
DSP Report: register width_reg_163_reg is absorbed into DSP tmp_27_fu_319_p2.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_27_fu_319_p2.
DSP Report: operator tmp_27_fu_319_p2 is absorbed into DSP tmp_27_fu_319_p2.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_27_fu_319_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_1.v:572]
DSP Report: Generating DSP tmp3_reg_628_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_s_reg_532_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp_reg_616_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp3_reg_628_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: operator tmp3_fu_368_p2 is absorbed into DSP tmp3_reg_628_reg.
DSP Report: Generating DSP tmp_42_reg_672_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: register tmp_42_reg_672_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: operator network_mul_mul_16ns_16ns_32_1_1_U104/network_mul_mul_16ns_16ns_32_1_1_DSP48_2_U/p is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: Generating DSP tmp_24_reg_594_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: Generating DSP tmp_33_fu_364_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: register B is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: Generating DSP tmp_33_reg_621_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register A is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: register B is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: register tmp_33_reg_621_reg is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: Generating DSP tmp_35_fu_319_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register width_reg_163_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: operator tmp_35_fu_319_p2 is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_35_fu_319_p2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/fe20/hdl/verilog/padding2d_fix16_2.v:572]
DSP Report: Generating DSP tmp3_reg_628_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_s_reg_532_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp_reg_616_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: register tmp3_reg_628_reg is absorbed into DSP tmp3_reg_628_reg.
DSP Report: operator tmp3_fu_368_p2 is absorbed into DSP tmp3_reg_628_reg.
DSP Report: Generating DSP tmp_42_reg_672_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: register tmp_42_reg_672_reg is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: operator network_mul_mul_16ns_16ns_32_1_1_U70/network_mul_mul_16ns_16ns_32_1_1_DSP48_2_U/p is absorbed into DSP tmp_42_reg_672_reg.
DSP Report: Generating DSP tmp_24_reg_594_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_24_reg_594_reg.
DSP Report: Generating DSP tmp_33_fu_364_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: register B is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_fu_364_p2.
DSP Report: Generating DSP tmp_33_reg_621_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register A is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: register B is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: register tmp_33_reg_621_reg is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: operator tmp_33_fu_364_p2 is absorbed into DSP tmp_33_reg_621_reg.
DSP Report: Generating DSP tmp_35_fu_319_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_17_reg_549_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register phi_mul2_reg_151_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register width_reg_163_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: register tmp_24_reg_594_reg is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: operator tmp_35_fu_319_p2 is absorbed into DSP tmp_35_fu_319_p2.
DSP Report: operator tmp_24_fu_295_p2 is absorbed into DSP tmp_35_fu_319_p2.
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_83_reg_504_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_73_reg_407_reg is absorbed into DSP tmp_83_reg_504_reg.
DSP Report: register tmp2_reg_494_reg is absorbed into DSP tmp_83_reg_504_reg.
DSP Report: register tmp_83_reg_504_reg is absorbed into DSP tmp_83_reg_504_reg.
DSP Report: register tmp3_reg_499_reg is absorbed into DSP tmp_83_reg_504_reg.
DSP Report: operator tmp_83_fu_328_p2 is absorbed into DSP tmp_83_reg_504_reg.
DSP Report: operator tmp3_fu_324_p2 is absorbed into DSP tmp_83_reg_504_reg.
DSP Report: Generating DSP MaxPooling2D_0_array_1_reg_476_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_reg_448_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register tmp_75_reg_417_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register out_w_reg_149_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register MaxPooling2D_0_array_1_reg_476_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register tmp1_reg_458_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: operator tmp_80_fu_283_p2 is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: operator tmp1_fu_252_p2 is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_94_reg_504_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_81_reg_407_reg is absorbed into DSP tmp_94_reg_504_reg.
DSP Report: register tmp2_reg_494_reg is absorbed into DSP tmp_94_reg_504_reg.
DSP Report: register tmp_94_reg_504_reg is absorbed into DSP tmp_94_reg_504_reg.
DSP Report: register tmp3_reg_499_reg is absorbed into DSP tmp_94_reg_504_reg.
DSP Report: operator tmp_94_fu_328_p2 is absorbed into DSP tmp_94_reg_504_reg.
DSP Report: operator tmp3_fu_324_p2 is absorbed into DSP tmp_94_reg_504_reg.
DSP Report: Generating DSP MaxPooling2D_1_array_1_reg_476_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_reg_448_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register tmp_83_reg_417_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register out_w_reg_149_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register MaxPooling2D_1_array_1_reg_476_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register tmp1_reg_458_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: operator tmp_91_fu_283_p2 is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: operator tmp1_fu_252_p2 is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: Generating DSP tmp_10_fu_255_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_reg_339_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register tmp_2_reg_298_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register C is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register tmp1_reg_349_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: operator tmp_10_fu_255_p2 is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: operator tmp1_fu_222_p2 is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: Generating DSP tmp_13_reg_372_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp2_reg_344_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp_4_reg_308_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register out_w_reg_133_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp_13_reg_372_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp3_reg_354_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: operator tmp_13_fu_269_p2 is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: operator tmp3_fu_226_p2 is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: Generating DSP tmp_5_fu_255_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_reg_339_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register tmp_2_reg_298_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register C is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register tmp1_reg_349_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: operator tmp_5_fu_255_p2 is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: operator tmp1_fu_222_p2 is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: Generating DSP tmp_10_reg_372_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp2_reg_344_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp_4_reg_308_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register out_w_reg_133_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp_10_reg_372_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp3_reg_354_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: operator tmp_10_fu_269_p2 is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: operator tmp3_fu_226_p2 is absorbed into DSP tmp_10_reg_372_reg.
INFO: [Synth 8-5546] ROM "exitcond8_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_304_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_340_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP tmp_17_reg_451_reg, operation Mode is: (A2*B)'.
DSP Report: register tmp_15_cast_reg_388_reg is absorbed into DSP tmp_17_reg_451_reg.
DSP Report: register tmp_17_reg_451_reg is absorbed into DSP tmp_17_reg_451_reg.
DSP Report: operator network_mul_mul_5ns_16ns_21_1_1_U2/network_mul_mul_5ns_16ns_21_1_1_DSP48_0_U/p is absorbed into DSP tmp_17_reg_451_reg.
DSP Report: Generating DSP tmp_15_reg_405_reg, operation Mode is: (A2*B)'.
DSP Report: register tmp_15_cast_reg_388_reg is absorbed into DSP tmp_15_reg_405_reg.
DSP Report: register tmp_15_reg_405_reg is absorbed into DSP tmp_15_reg_405_reg.
DSP Report: operator network_mul_mul_5ns_16ns_21_1_1_U1/network_mul_mul_5ns_16ns_21_1_1_DSP48_0_U/p is absorbed into DSP tmp_15_reg_405_reg.
INFO: [Synth 8-5546] ROM "exitcond2_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1378_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design padding2d_fix16_4 has unconnected port output_width[15]
WARNING: [Synth 8-3331] design padding2d_fix16_4 has unconnected port output_width[14]
WARNING: [Synth 8-3331] design padding2d_fix16_4 has unconnected port output_width[13]
WARNING: [Synth 8-3331] design padding2d_fix16_4 has unconnected port output_width[12]
WARNING: [Synth 8-3331] design padding2d_fix16_4 has unconnected port output_width[11]
WARNING: [Synth 8-3331] design padding2d_fix16_4 has unconnected port output_width[10]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[9]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design max_pooling2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design max_pooling2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[0]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[9]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[10]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[11]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[12]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[13]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[14]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[15]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[1]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[2]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[3]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[4]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[5]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[6]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[7]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_106_reg_1065_reg[9]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[5]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[6]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[7]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_108_reg_1077_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[1]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[2]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[3]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_108_reg_1077_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_108_reg_1077_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[0]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[10]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[11]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[12]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[13]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[14]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[15]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[16]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[17]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[18]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[19]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[20]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp3_reg_412_reg[1]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[5]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[6]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[7]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[8]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp_26_cast_reg_417_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_4_fu_678/\tmp_26_cast_reg_417_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_127_0_2_cast_reg_1165_reg[0]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_114_reg_1146_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[31]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[30]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[29]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[28]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[27]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[26]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[25]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[24]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[23]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[22]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[21]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[20]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[19]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[18]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[17]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_s_reg_532_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_1_fu_626/tmp_90_cast_reg_471_reg[0]' (FDR) to 'inst/grp_max_pooling2d_fix16_1_fu_626/tmp_87_cast_reg_453_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_626/\tmp_87_cast_reg_453_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[0]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[11]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[12]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[13]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[14]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[15]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[1]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[2]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[3]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_108_reg_1111_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[5]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[6]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[7]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[9]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_108_reg_1111_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_108_reg_1111_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/Conv2D_1_b_U/conv2d_fix16_2_Conv2D_1_b_rom_U/q0_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/Conv2D_1_b_U/conv2d_fix16_2_Conv2D_1_b_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[31]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[30]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[29]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[28]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[27]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[26]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[25]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[24]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[23]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[22]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[21]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[20]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[19]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[18]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[17]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_532_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_s_reg_532_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/Conv2D_1_b_load_cast_reg_1139_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/Conv2D_1_b_load_cast_reg_1139_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_639/tmp_90_cast_reg_471_reg[0]' (FDR) to 'inst/grp_max_pooling2d_fix16_fu_639/tmp_88_cast_reg_453_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_639/\tmp_88_cast_reg_453_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[7]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[10]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[11]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[12]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[13]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[14]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[15]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[9]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[0]' (FDE) to 'inst/grp_conv2d_fix16_3_fu_486/tmp_106_reg_1077_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_3_fu_486/\tmp_106_reg_1077_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_3_fu_486/\tmp_106_reg_1077_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_s_reg_532_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_228_fu_540/\tmp_108_reg_1111_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_228_fu_540/\tmp_108_reg_1111_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_s_reg_532_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_s_reg_1067_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_s_reg_1067_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_67_cast_reg_1563_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_3_reg_1454_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/network_AXILiteS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_s_reg_1055_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_s_reg_1055_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_626/\tmp_74_reg_412_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_626/\tmp_74_reg_412_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_s_reg_1089_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_s_reg_1089_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_21_reg_571_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_21_reg_571_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_fu_639/\tmp_82_reg_412_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_639/\tmp_82_reg_412_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_3_fu_486/\tmp_s_reg_1055_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_3_fu_486/\tmp_s_reg_1055_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_21_reg_571_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_21_reg_571_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_1_fu_665/\tmp_3_reg_303_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_1_fu_665/\tmp_3_reg_303_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_228_fu_540/\tmp_s_reg_1089_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_228_fu_540/\tmp_s_reg_1089_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_21_reg_571_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_21_reg_571_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_fu_652/\tmp_3_reg_303_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_652/\tmp_3_reg_303_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_106_reg_1077_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_106_reg_1077_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_19_reg_561_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_21_reg_571_reg[16] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[47]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[46]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[45]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[44]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[43]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[42]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[41]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[40]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[39]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[38]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[37]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[36]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[35]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[34]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[33]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[32]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[31]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[30]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[29]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[28]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[27]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[26]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[25]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[24]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[23]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[22]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[21]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[20]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[19]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[18]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[17]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[16]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[15]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[14]) is unused and will be removed from module padding2d_fix16.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[47]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[46]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[45]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[44]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[43]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[42]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[41]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[40]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[39]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[38]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[37]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[36]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[35]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[34]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[33]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[32]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[31]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[30]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[29]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[28]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[27]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[26]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[25]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[24]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[23]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[22]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[21]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[20]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[19]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[18]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[17]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[16]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[15]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[14]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[13]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_32_reg_621_reg[12]) is unused and will be removed from module padding2d_fix16_3.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[47]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[46]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[45]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[44]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[43]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[42]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[41]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[40]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[39]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[38]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[37]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[36]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[35]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[34]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[33]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[32]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[31]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[30]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[29]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[28]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[27]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[26]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[25]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[24]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[23]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[22]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[21]) is unused and will be removed from module padding2d_fix16_1.
WARNING: [Synth 8-3332] Sequential element (tmp_33_reg_621_reg[20]) is unused and will be removed from module padding2d_fix16_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_19_reg_561_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_21_reg_571_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_21_reg_571_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_21_reg_571_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_19_reg_561_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_21_reg_571_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_21_reg_571_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_21_reg_571_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1910.508 ; gain = 526.914 ; free physical = 1055 ; free virtual = 6385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------------+------------+---------------+----------------+
|Module Name                     | RTL Object | Depth x Width | Implemented As | 
+--------------------------------+------------+---------------+----------------+
|conv2d_fix16_3_Conv2D_2_b_rom   | p_0_out    | 8x11          | LUT            | 
|conv2d_fix16_1_Conv2D_0_b_rom   | p_0_out    | 16x11         | LUT            | 
|conv2d_fix16_2_Conv2D_1_b_rom   | p_0_out    | 8x12          | LUT            | 
|conv2d_fix16_228_Conv2D_3_b_rom | p_0_out    | 16x12         | LUT            | 
+--------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_Padding2D_0_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Padding2D_1_array_ram:    | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Padding2D_2_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_Padding2D_3_array_ram:    | ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Padding2D_4_array_ram:    | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|network_Conv2D_4_array_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_input_0_array_0_ram:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_fix16_3        | C'+(A2*B2)'      | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_3        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_3        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_3        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_3        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_3        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_3        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_3        | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_3        | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_3        | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_3        | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_3        | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_1        | C'+(A2*B2)'      | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_1        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_1        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_1        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_1        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_1        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_1        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_1        | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_1        | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_1        | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_1        | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_1        | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_2        | C'+(A2*B2)'      | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_2        | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_2        | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_2        | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_2        | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_2        | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_2        | (C'+(A2*B2)')'   | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_2        | (C'+(A2*B2)')'   | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_2        | (C'+(A2*B2)')'   | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_228      | C'+(A2*B2)'      | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_228      | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_228      | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_228      | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_228      | (A2*B2)'         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_228      | (A2*B2)'         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_228      | (C'+(A2*B2)')'   | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_228      | (C'+(A2*B2)')'   | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16_228      | (C'+(A2*B2)')'   | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16          | C'+(A2*B2)'      | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16          | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16          | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16          | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16          | (A2*B2)'         | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16          | (A2*B2)'         | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16          | (C'+(A2*B2)')'   | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16          | (C'+(A2*B2)')'   | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|conv2d_fix16          | (C'+(A2*B2)')'   | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|padding2d_fix16       | (A2*B2)'         | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16       | (A*B2)'          | 14     | 14     | -      | -      | 14     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16       | (A2*B2)'         | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16       | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16       | (PCIN>>17)+A2*B2 | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|padding2d_fix16       | C'+(A2*B2)'      | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|padding2d_fix16_3     | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_3     | (A*B2)'          | 12     | 12     | -      | -      | 12     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_3     | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_3     | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_3     | (PCIN>>17)+A2*B2 | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|padding2d_fix16_3     | C'+(A2*B2)'      | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|padding2d_fix16_1     | (A2*B2)'         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_1     | (A*B2)'          | 11     | 11     | -      | -      | 11     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_1     | (A2*B2)'         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_1     | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_1     | (PCIN>>17)+A2*B2 | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|padding2d_fix16_1     | C'+(A2*B2)'      | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|padding2d_fix16_2     | (A2*B2)'         | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_2     | (A*B2)'          | 10     | 10     | -      | -      | 10     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_2     | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_2     | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_2     | (PCIN>>17)+A2*B2 | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|padding2d_fix16_2     | C'+(A2*B2)'      | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16_1 | (C+(A2*B2)')'    | 14     | 14     | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16_1 | (C'+(A2*B2)')'   | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16   | (C+(A2*B2)')'    | 11     | 11     | 11     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16   | (C'+(A2*B2)')'   | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16   | C'+(A2*B2)'      | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16   | (C'+(A2*B2)')'   | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16_1 | C'+(A2*B2)'      | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16_1 | (C'+(A2*B2)')'   | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|padding2d_fix16_4     | (A2*B)'          | 10     | 5      | -      | -      | 10     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_4     | (A2*B)'          | 10     | 5      | -      | -      | 10     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_0/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4/Conv2D_1_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5/MaxPooling2D_1_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_7/Conv2D_2_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8/UpSampling2D_0_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_9/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_9/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_13/Conv2D_4_array_U/network_Conv2D_4_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_14/input_0_array_0_U/network_input_0_array_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/out_0_keep_V_U/network_out_0_keep_V_ram_U/i_/out_0_keep_V_U/network_out_0_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/out_0_strb_V_U/network_out_0_keep_V_ram_U/i_/out_0_strb_V_U/network_out_0_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_3_fu_486/conv2d_fix16_3_Conv2D_2_w_rom_Ui_0/Conv2D_2_w_U/conv2d_fix16_3_Conv2D_2_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_3_fu_486/conv2d_fix16_3_Conv2D_2_w_rom_Ui_1/Conv2D_2_w_U/conv2d_fix16_3_Conv2D_2_w_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_3_fu_486/conv2d_fix16_3_Conv2D_2_w_rom_Ui_2/Conv2D_2_w_U/conv2d_fix16_3_Conv2D_2_w_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_1_fu_504/conv2d_fix16_1_Conv2D_0_w_0_rom_Ui_0/Conv2D_0_w_0_U/conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_1_fu_504/conv2d_fix16_1_Conv2D_0_w_0_rom_Ui_1/Conv2D_0_w_0_U/conv2d_fix16_1_Conv2D_0_w_0_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_1_fu_504/conv2d_fix16_1_Conv2D_0_w_0_rom_Ui_2/Conv2D_0_w_0_U/conv2d_fix16_1_Conv2D_0_w_0_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_2_fu_522/conv2d_fix16_2_Conv2D_1_w_rom_Ui_0/Conv2D_1_w_U/conv2d_fix16_2_Conv2D_1_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_2_fu_522/conv2d_fix16_2_Conv2D_1_w_rom_Ui_1/Conv2D_1_w_U/conv2d_fix16_2_Conv2D_1_w_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_2_fu_522/conv2d_fix16_2_Conv2D_1_w_rom_Ui_2/Conv2D_1_w_U/conv2d_fix16_2_Conv2D_1_w_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_228_fu_540/conv2d_fix16_228_Conv2D_3_w_rom_Ui_0/Conv2D_3_w_U/conv2d_fix16_228_Conv2D_3_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_228_fu_540/conv2d_fix16_228_Conv2D_3_w_rom_Ui_1/Conv2D_3_w_U/conv2d_fix16_228_Conv2D_3_w_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_228_fu_540/conv2d_fix16_228_Conv2D_3_w_rom_Ui_2/Conv2D_3_w_U/conv2d_fix16_228_Conv2D_3_w_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_fu_558/conv2d_fix16_Conv2D_4_w_0_rom_Ui_0/Conv2D_4_w_0_U/conv2d_fix16_Conv2D_4_w_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_fu_558/conv2d_fix16_Conv2D_4_w_0_rom_Ui_1/Conv2D_4_w_0_U/conv2d_fix16_Conv2D_4_w_0_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_fu_558/conv2d_fix16_Conv2D_4_w_0_rom_Ui_2/Conv2D_4_w_0_U/conv2d_fix16_Conv2D_4_w_0_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1944.508 ; gain = 560.914 ; free physical = 868 ; free virtual = 6205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2002.547 ; gain = 618.953 ; free physical = 829 ; free virtual = 6166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_Padding2D_0_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Padding2D_1_array_ram:    | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Padding2D_2_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_Padding2D_3_array_ram:    | ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Padding2D_4_array_ram:    | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|network_Conv2D_4_array_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_input_0_array_0_ram:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_1_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_1_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_2_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_0_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 827 ; free virtual = 6165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net Padding2D_4_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net UpSampling2D_1_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv2D_0_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 824 ; free virtual = 6162
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 824 ; free virtual = 6162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 824 ; free virtual = 6162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 824 ; free virtual = 6162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 824 ; free virtual = 6162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 824 ; free virtual = 6162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   951|
|2     |DSP48E1    |     9|
|3     |DSP48E1_1  |    10|
|4     |DSP48E1_10 |     5|
|5     |DSP48E1_2  |    11|
|6     |DSP48E1_3  |     2|
|7     |DSP48E1_4  |    10|
|8     |DSP48E1_5  |    11|
|9     |DSP48E1_7  |     4|
|10    |DSP48E1_8  |     9|
|11    |DSP48E1_9  |    10|
|12    |LUT1       |   338|
|13    |LUT2       |  1333|
|14    |LUT3       |   999|
|15    |LUT4       |   668|
|16    |LUT5       |   473|
|17    |LUT6       |   407|
|18    |MUXF7      |    58|
|19    |RAM16X1S   |     2|
|20    |RAM256X1S  |     6|
|21    |RAMB18E1   |     2|
|22    |RAMB18E1_1 |     3|
|23    |RAMB18E1_2 |     3|
|24    |RAMB18E1_3 |     2|
|25    |RAMB18E1_4 |     2|
|26    |RAMB18E1_5 |     2|
|27    |RAMB36E1   |    16|
|28    |RAMB36E1_1 |     4|
|29    |RAMB36E1_2 |     2|
|30    |RAMB36E1_3 |     2|
|31    |RAMB36E1_4 |     1|
|32    |RAMB36E1_5 |     8|
|33    |RAMB36E1_6 |     2|
|34    |RAMB36E1_7 |     2|
|35    |FDRE       |  4458|
|36    |FDSE       |    25|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------------------+------+
|      |Instance                                         |Module                                    |Cells |
+------+-------------------------------------------------+------------------------------------------+------+
|1     |top                                              |                                          |  9850|
|2     |  inst                                           |network                                   |  9850|
|3     |    Conv2D_0_array_U                             |network_Conv2D_0_array                    |    51|
|4     |      network_Conv2D_0_array_ram_U               |network_Conv2D_0_array_ram_49             |    51|
|5     |    Conv2D_1_array_U                             |network_Conv2D_1_array                    |    61|
|6     |      network_Conv2D_1_array_ram_U               |network_Conv2D_1_array_ram_48             |    61|
|7     |    Conv2D_2_array_U                             |network_MaxPooling2D_1_array              |    26|
|8     |      network_MaxPooling2D_1_array_ram_U         |network_MaxPooling2D_1_array_ram_47       |    26|
|9     |    Conv2D_3_array_U                             |network_MaxPooling2D_0_array              |    44|
|10    |      network_MaxPooling2D_0_array_ram_U         |network_MaxPooling2D_0_array_ram_46       |    44|
|11    |    Conv2D_4_array_U                             |network_Conv2D_4_array                    |    55|
|12    |      network_Conv2D_4_array_ram_U               |network_Conv2D_4_array_ram                |    55|
|13    |    MaxPooling2D_0_array_U                       |network_MaxPooling2D_0_array_0            |     2|
|14    |      network_MaxPooling2D_0_array_ram_U         |network_MaxPooling2D_0_array_ram          |     2|
|15    |    MaxPooling2D_1_array_U                       |network_MaxPooling2D_1_array_1            |     1|
|16    |      network_MaxPooling2D_1_array_ram_U         |network_MaxPooling2D_1_array_ram          |     1|
|17    |    Padding2D_0_array_U                          |network_Padding2D_0_array                 |     1|
|18    |      network_Padding2D_0_array_ram_U            |network_Padding2D_0_array_ram             |     1|
|19    |    Padding2D_1_array_U                          |network_Padding2D_1_array                 |     2|
|20    |      network_Padding2D_1_array_ram_U            |network_Padding2D_1_array_ram             |     2|
|21    |    Padding2D_2_array_U                          |network_Padding2D_2_array                 |     1|
|22    |      network_Padding2D_2_array_ram_U            |network_Padding2D_2_array_ram             |     1|
|23    |    Padding2D_3_array_U                          |network_Padding2D_3_array                 |     1|
|24    |      network_Padding2D_3_array_ram_U            |network_Padding2D_3_array_ram             |     1|
|25    |    Padding2D_4_array_U                          |network_Padding2D_4_array                 |     8|
|26    |      network_Padding2D_4_array_ram_U            |network_Padding2D_4_array_ram             |     8|
|27    |    UpSampling2D_0_array_U                       |network_Conv2D_1_array_2                  |     1|
|28    |      network_Conv2D_1_array_ram_U               |network_Conv2D_1_array_ram                |     1|
|29    |    UpSampling2D_1_array_U                       |network_Conv2D_0_array_3                  |     8|
|30    |      network_Conv2D_0_array_ram_U               |network_Conv2D_0_array_ram                |     8|
|31    |    grp_conv2d_fix16_1_fu_504                    |conv2d_fix16_1                            |   988|
|32    |      Conv2D_0_b_U                               |conv2d_fix16_1_Conv2D_0_b                 |    22|
|33    |        conv2d_fix16_1_Conv2D_0_b_rom_U          |conv2d_fix16_1_Conv2D_0_b_rom             |    22|
|34    |      Conv2D_0_w_0_U                             |conv2d_fix16_1_Conv2D_0_w_0               |    50|
|35    |        conv2d_fix16_1_Conv2D_0_w_0_rom_U        |conv2d_fix16_1_Conv2D_0_w_0_rom           |    50|
|36    |      network_mul_mul_16s_14s_30_1_1_U10         |network_mul_mul_16s_14s_30_1_1_34         |    13|
|37    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_45 |    13|
|38    |      network_mul_mul_16s_14s_30_1_1_U12         |network_mul_mul_16s_14s_30_1_1_35         |     1|
|39    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_44 |     1|
|40    |      network_mul_mul_16s_14s_30_1_1_U15         |network_mul_mul_16s_14s_30_1_1_36         |     1|
|41    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_43 |     1|
|42    |      network_mul_mul_16s_14s_30_1_1_U7          |network_mul_mul_16s_14s_30_1_1_37         |     1|
|43    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_42 |     1|
|44    |      network_mul_mul_16s_14s_30_1_1_U8          |network_mul_mul_16s_14s_30_1_1_38         |    14|
|45    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_41 |    14|
|46    |      network_mul_mul_16s_14s_30_1_1_U9          |network_mul_mul_16s_14s_30_1_1_39         |     9|
|47    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_40 |     9|
|48    |    grp_conv2d_fix16_228_fu_540                  |conv2d_fix16_228                          |  1022|
|49    |      Conv2D_3_b_U                               |conv2d_fix16_228_Conv2D_3_b               |    24|
|50    |        conv2d_fix16_228_Conv2D_3_b_rom_U        |conv2d_fix16_228_Conv2D_3_b_rom           |    24|
|51    |      Conv2D_3_w_U                               |conv2d_fix16_228_Conv2D_3_w               |    75|
|52    |        conv2d_fix16_228_Conv2D_3_w_rom_U        |conv2d_fix16_228_Conv2D_3_w_rom           |    75|
|53    |      network_mul_mul_13s_16s_29_1_1_U112        |network_mul_mul_13s_16s_29_1_1_28         |     1|
|54    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_33 |     1|
|55    |      network_mul_mul_13s_16s_29_1_1_U113        |network_mul_mul_13s_16s_29_1_1_29         |     2|
|56    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_32 |     2|
|57    |      network_mul_mul_13s_16s_29_1_1_U120        |network_mul_mul_13s_16s_29_1_1_30         |     3|
|58    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_31 |     3|
|59    |    grp_conv2d_fix16_2_fu_522                    |conv2d_fix16_2                            |  1013|
|60    |      Conv2D_1_b_U                               |conv2d_fix16_2_Conv2D_1_b                 |    22|
|61    |        conv2d_fix16_2_Conv2D_1_b_rom_U          |conv2d_fix16_2_Conv2D_1_b_rom             |    22|
|62    |      Conv2D_1_w_U                               |conv2d_fix16_2_Conv2D_1_w                 |    75|
|63    |        conv2d_fix16_2_Conv2D_1_w_rom_U          |conv2d_fix16_2_Conv2D_1_w_rom             |    75|
|64    |      network_mul_mul_13s_16s_29_1_1_U43         |network_mul_mul_13s_16s_29_1_1_22         |     1|
|65    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_27 |     1|
|66    |      network_mul_mul_13s_16s_29_1_1_U44         |network_mul_mul_13s_16s_29_1_1_23         |     2|
|67    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_26 |     2|
|68    |      network_mul_mul_13s_16s_29_1_1_U51         |network_mul_mul_13s_16s_29_1_1_24         |     3|
|69    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_25 |     3|
|70    |    grp_conv2d_fix16_3_fu_486                    |conv2d_fix16_3                            |   976|
|71    |      Conv2D_2_b_U                               |conv2d_fix16_3_Conv2D_2_b                 |    22|
|72    |        conv2d_fix16_3_Conv2D_2_b_rom_U          |conv2d_fix16_3_Conv2D_2_b_rom             |    22|
|73    |      Conv2D_2_w_U                               |conv2d_fix16_3_Conv2D_2_w                 |    58|
|74    |        conv2d_fix16_3_Conv2D_2_w_rom_U          |conv2d_fix16_3_Conv2D_2_w_rom             |    58|
|75    |      network_mul_mul_16s_14s_30_1_1_U78         |network_mul_mul_16s_14s_30_1_1            |     1|
|76    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_21 |     1|
|77    |      network_mul_mul_16s_14s_30_1_1_U79         |network_mul_mul_16s_14s_30_1_1_12         |    14|
|78    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_20 |    14|
|79    |      network_mul_mul_16s_14s_30_1_1_U80         |network_mul_mul_16s_14s_30_1_1_13         |     9|
|80    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_19 |     9|
|81    |      network_mul_mul_16s_14s_30_1_1_U81         |network_mul_mul_16s_14s_30_1_1_14         |    13|
|82    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_18 |    13|
|83    |      network_mul_mul_16s_14s_30_1_1_U83         |network_mul_mul_16s_14s_30_1_1_15         |     1|
|84    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1_17 |     1|
|85    |      network_mul_mul_16s_14s_30_1_1_U86         |network_mul_mul_16s_14s_30_1_1_16         |     1|
|86    |        network_mul_mul_16s_14s_30_1_1_DSP48_1_U |network_mul_mul_16s_14s_30_1_1_DSP48_1    |     1|
|87    |    grp_conv2d_fix16_fu_558                      |conv2d_fix16                              |   963|
|88    |      Conv2D_4_w_0_U                             |conv2d_fix16_Conv2D_4_w_0                 |    53|
|89    |        conv2d_fix16_Conv2D_4_w_0_rom_U          |conv2d_fix16_Conv2D_4_w_0_rom             |    53|
|90    |      network_mul_mul_13s_16s_29_1_1_U146        |network_mul_mul_13s_16s_29_1_1            |     1|
|91    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_11 |     1|
|92    |      network_mul_mul_13s_16s_29_1_1_U147        |network_mul_mul_13s_16s_29_1_1_8          |     2|
|93    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3_10 |     2|
|94    |      network_mul_mul_13s_16s_29_1_1_U154        |network_mul_mul_13s_16s_29_1_1_9          |     3|
|95    |        network_mul_mul_13s_16s_29_1_1_DSP48_3_U |network_mul_mul_13s_16s_29_1_1_DSP48_3    |     3|
|96    |    grp_max_pooling2d_fix16_1_fu_626             |max_pooling2d_fix16_1                     |   325|
|97    |    grp_max_pooling2d_fix16_fu_639               |max_pooling2d_fix16                       |   299|
|98    |    grp_padding2d_fix16_1_fu_600                 |padding2d_fix16_1                         |   575|
|99    |    grp_padding2d_fix16_2_fu_613                 |padding2d_fix16_2                         |   575|
|100   |    grp_padding2d_fix16_3_fu_587                 |padding2d_fix16_3                         |   588|
|101   |    grp_padding2d_fix16_4_fu_678                 |padding2d_fix16_4                         |   190|
|102   |    grp_padding2d_fix16_fu_574                   |padding2d_fix16                           |   651|
|103   |    grp_up_sampling2d_fix16_1_fu_665             |up_sampling2d_fix16_1                     |   245|
|104   |    grp_up_sampling2d_fix16_fu_652               |up_sampling2d_fix16                       |   267|
|105   |    input_0_array_0_U                            |network_input_0_array_0                   |    24|
|106   |      network_input_0_array_0_ram_U              |network_input_0_array_0_ram               |    24|
|107   |    network_AXILiteS_s_axi_U                     |network_AXILiteS_s_axi                    |    61|
|108   |    out_0_dest_V_U                               |network_out_0_id_V                        |    36|
|109   |      network_out_0_id_V_ram_U                   |network_out_0_id_V_ram_7                  |    36|
|110   |    out_0_id_V_U                                 |network_out_0_id_V_4                      |    12|
|111   |      network_out_0_id_V_ram_U                   |network_out_0_id_V_ram                    |    12|
|112   |    out_0_keep_V_U                               |network_out_0_keep_V                      |     3|
|113   |      network_out_0_keep_V_ram_U                 |network_out_0_keep_V_ram_6                |     3|
|114   |    out_0_strb_V_U                               |network_out_0_keep_V_5                    |     3|
|115   |      network_out_0_keep_V_ram_U                 |network_out_0_keep_V_ram                  |     3|
+------+-------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2023.453 ; gain = 639.859 ; free physical = 824 ; free virtual = 6161
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 360 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2023.453 ; gain = 287.867 ; free physical = 898 ; free virtual = 6236
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2023.461 ; gain = 639.859 ; free physical = 898 ; free virtual = 6236
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2023.461 ; gain = 0.000 ; free physical = 844 ; free virtual = 6182
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 2 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
755 Infos, 334 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2023.461 ; gain = 639.984 ; free physical = 961 ; free virtual = 6299
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.461 ; gain = 0.000 ; free physical = 961 ; free virtual = 6299
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_network_0_0, cache-ID = 4ff2d6bcffc75f2e
INFO: [Coretcl 2-1174] Renamed 114 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.465 ; gain = 0.000 ; free physical = 947 ; free virtual = 6297
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_network_0_0_utilization_synth.rpt -pb design_1_network_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 11:44:09 2019...
