# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/Dmemery/sim/Dmemery.v" \
"../../../../project_1.srcs/sources_1/ip/IMemory/sim/IMemory.v" \
"../../../../../ALU.v" \
"../../../../../ALU_Control.v" \
"../../../../../Adder.v" \
"../../../../../CPU.v" \
"../../../../../Control.v" \
"../../../../../DataMemory.v" \
"../../../../../ForwardingMUX.v" \
"../../../../../ForwardingUnit.v" \
"../../../../../HazardDetect.v" \
"../../../../../MUX32.v" \
"../../../../../MUX_Control.v" \
"../../../../../PC.v" \
"../../../../../Registers.v" \
"../../../../../Sign_Extend.v" \
"../../../../../Top.v" \
"../../../../../VALU.v" \
"../../../../../VALU_ctrl.v" \
"../../../../../testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
