irq_set_chip_and_handler	,	F_12
tzic_set_wake_irq	,	F_10
__iomem	,	T_2
tzic_base	,	V_6
TZIC_INTCNTL	,	V_14
TZIC_ENCLEAR0	,	F_7
handle_level_irq	,	V_20
tzic_enable_wake	,	F_17
TZIC_DSMINT	,	V_24
__raw_writel	,	F_5
MXC_INTERNAL_IRQS	,	V_17
enable	,	V_10
IRQF_VALID	,	V_21
value	,	V_4
__raw_readl	,	F_3
tzic_init_irq	,	F_11
is_idle	,	V_22
mask	,	V_3
tzic_mask_irq	,	F_6
TZIC_PRIOMASK	,	V_15
unlikely	,	F_2
d	,	V_8
irqbase	,	V_12
pr_info	,	F_16
tzic_set_irq_fiq	,	F_1
EAGAIN	,	V_25
irq	,	V_1
index	,	V_2
i	,	V_13
"TrustZone Interrupt Controller (TZIC) initialized\n"	,	L_1
set_irq_flags	,	F_13
TZIC_INTSEC0	,	F_4
off	,	V_9
EINVAL	,	V_5
v	,	V_23
TZIC_WAKEUP0	,	F_18
__init	,	T_1
TZIC_SYNCCTRL	,	V_16
TZIC_ENSET0	,	F_9
wakeup_intr	,	V_11
init_FIQ	,	F_15
CONFIG_FIQ	,	F_14
tzic_unmask_irq	,	F_8
irq_data	,	V_7
mxc_tzic_chip	,	V_18
base	,	V_19
