#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000019f5a99ee00 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v0000019f5a9faf00_0 .var "CLK", 0 0;
v0000019f5a9fb540_0 .var "INSTRUCTION", 31 0;
v0000019f5a9fabe0_0 .net "PC", 31 0, v0000019f5a9f7580_0;  1 drivers
v0000019f5a9fb7c0_0 .var "RESET", 0 0;
v0000019f5a9fac80 .array "instr_mem", 0 1023, 7 0;
E_0000019f5a991570 .event anyedge, v0000019f5a9f74e0_0;
S_0000019f5a9739e0 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_0000019f5a99ee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_0000019f5a99e800 .functor AND 1, v0000019f5a99c000_0, L_0000019f5a9fb220, C4<1>, C4<1>;
L_0000019f5a99e8e0 .functor OR 1, v0000019f5a99afc0_0, L_0000019f5a99e800, C4<0>, C4<0>;
v0000019f5a9f87a0_0 .net "ALUOP", 2 0, v0000019f5a99bec0_0;  1 drivers
v0000019f5a9f7940_0 .net "ALURESULT", 7 0, v0000019f5a99bba0_0;  1 drivers
v0000019f5a9f88e0_0 .net "BRANCH", 0 0, v0000019f5a99c000_0;  1 drivers
v0000019f5a9f85c0_0 .net "CLK", 0 0, v0000019f5a9faf00_0;  1 drivers
v0000019f5a9f7b20_0 .net "COMPOUT", 7 0, L_0000019f5a9fb360;  1 drivers
v0000019f5a9f7e40_0 .net "IMMEDIATE", 7 0, L_0000019f5a9fa780;  1 drivers
v0000019f5a9f8980_0 .net "INSTRUCTION", 31 0, v0000019f5a9fb540_0;  1 drivers
v0000019f5a9f8f20_0 .net "JUMP", 0 0, v0000019f5a99afc0_0;  1 drivers
v0000019f5a9f7080_0 .net "MUXOUT1", 7 0, v0000019f5a99b1a0_0;  1 drivers
v0000019f5a9f71c0_0 .net "MUXOUT2", 7 0, v0000019f5a99b880_0;  1 drivers
v0000019f5a9fb180_0 .net "MUXSELECT1", 0 0, v0000019f5a99c820_0;  1 drivers
v0000019f5a9fbc20_0 .net "MUXSELECT2", 0 0, v0000019f5a99b4c0_0;  1 drivers
v0000019f5a9fb720_0 .net "OPCODE", 7 0, L_0000019f5a9fbcc0;  1 drivers
v0000019f5a9fa500_0 .net "PC", 31 0, v0000019f5a9f7580_0;  alias, 1 drivers
v0000019f5a9faaa0_0 .net "PCSELECT", 0 0, L_0000019f5a99e8e0;  1 drivers
v0000019f5a9fa640_0 .net "PC_4", 31 0, L_0000019f5a9fb900;  1 drivers
v0000019f5a9fa280_0 .net "PC_NEXT", 31 0, v0000019f5a9f7bc0_0;  1 drivers
v0000019f5a9fae60_0 .net "PC_TARGET", 31 0, L_0000019f5a9fad20;  1 drivers
v0000019f5a9fa0a0_0 .net "REGOUT1", 7 0, L_0000019f5a99dd10;  1 drivers
v0000019f5a9fa5a0_0 .net "REGOUT2", 7 0, L_0000019f5a99e170;  1 drivers
v0000019f5a9fab40_0 .net "RESET", 0 0, v0000019f5a9fb7c0_0;  1 drivers
v0000019f5a9fa6e0_0 .net "WIRE1", 0 0, L_0000019f5a99e800;  1 drivers
v0000019f5a9fadc0_0 .net "WRITEENABLE", 0 0, v0000019f5a99c460_0;  1 drivers
v0000019f5a9faa00_0 .net "ZERO", 0 0, L_0000019f5a9fb220;  1 drivers
L_0000019f5a9fa780 .part v0000019f5a9fb540_0, 0, 8;
L_0000019f5a9fbcc0 .part v0000019f5a9fb540_0, 24, 8;
L_0000019f5a9fa460 .part v0000019f5a9fb540_0, 16, 3;
L_0000019f5a9fb9a0 .part v0000019f5a9fb540_0, 8, 3;
L_0000019f5a9fb860 .part v0000019f5a9fb540_0, 0, 3;
L_0000019f5a9fafa0 .part v0000019f5a9fb540_0, 16, 8;
S_0000019f5a973b70 .scope module, "Alu" "alu" 3 54, 4 25 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000019f5a99ac00_0 .net "DATA1", 7 0, L_0000019f5a99dd10;  alias, 1 drivers
v0000019f5a99aca0_0 .net "DATA2", 7 0, v0000019f5a99b880_0;  alias, 1 drivers
v0000019f5a99ad40_0 .net "RESULT", 7 0, v0000019f5a99bba0_0;  alias, 1 drivers
v0000019f5a99c280_0 .net "SELECT", 0 2, v0000019f5a99bec0_0;  alias, 1 drivers
v0000019f5a99b740_0 .net "ZERO", 0 0, L_0000019f5a9fb220;  alias, 1 drivers
v0000019f5a99bce0_0 .net "add_result", 7 0, L_0000019f5a9fb040;  1 drivers
v0000019f5a99c3c0_0 .net "and_result", 7 0, L_0000019f5a99e720;  1 drivers
v0000019f5a99be20_0 .net "forward_result", 7 0, L_0000019f5a99e330;  1 drivers
v0000019f5a99c780_0 .net "or_result", 7 0, L_0000019f5a99e790;  1 drivers
S_0000019f5a979940 .scope module, "alu_add" "ALU_ADD" 4 44, 4 93 0, S_0000019f5a973b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000019f5a99aac0_0 .net "DATA1", 7 0, L_0000019f5a99dd10;  alias, 1 drivers
v0000019f5a99bf60_0 .net "DATA2", 7 0, v0000019f5a99b880_0;  alias, 1 drivers
v0000019f5a99b2e0_0 .net "RESULT", 7 0, L_0000019f5a9fb040;  alias, 1 drivers
L_0000019f5a9fb040 .delay 8 (2,2,2) L_0000019f5a9fb040/d;
L_0000019f5a9fb040/d .arith/sum 8, L_0000019f5a99dd10, v0000019f5a99b880_0;
S_0000019f5a979ad0 .scope module, "alu_and" "ALU_AND" 4 45, 4 111 0, S_0000019f5a973b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000019f5a99e720/d .functor AND 8, L_0000019f5a99dd10, v0000019f5a99b880_0, C4<11111111>, C4<11111111>;
L_0000019f5a99e720 .delay 8 (1,1,1) L_0000019f5a99e720/d;
v0000019f5a99bc40_0 .net "DATA1", 7 0, L_0000019f5a99dd10;  alias, 1 drivers
v0000019f5a99c8c0_0 .net "DATA2", 7 0, v0000019f5a99b880_0;  alias, 1 drivers
v0000019f5a99b600_0 .net "RESULT", 7 0, L_0000019f5a99e720;  alias, 1 drivers
S_0000019f5a964cb0 .scope module, "alu_forward" "ALU_FORWARD" 4 43, 4 76 0, S_0000019f5a973b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000019f5a99e330/d .functor BUFZ 8, v0000019f5a99b880_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019f5a99e330 .delay 8 (1,1,1) L_0000019f5a99e330/d;
v0000019f5a99bb00_0 .net "DATA2", 7 0, v0000019f5a99b880_0;  alias, 1 drivers
v0000019f5a99c0a0_0 .net "RESULT", 7 0, L_0000019f5a99e330;  alias, 1 drivers
S_0000019f5a964e40 .scope module, "alu_or" "ALU_OR" 4 46, 4 129 0, S_0000019f5a973b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000019f5a99e790/d .functor OR 8, L_0000019f5a99dd10, v0000019f5a99b880_0, C4<00000000>, C4<00000000>;
L_0000019f5a99e790 .delay 8 (1,1,1) L_0000019f5a99e790/d;
v0000019f5a99ab60_0 .net "DATA1", 7 0, L_0000019f5a99dd10;  alias, 1 drivers
v0000019f5a99c5a0_0 .net "DATA2", 7 0, v0000019f5a99b880_0;  alias, 1 drivers
v0000019f5a99c6e0_0 .net "RESULT", 7 0, L_0000019f5a99e790;  alias, 1 drivers
S_0000019f5a973f10 .scope module, "mux" "MUX" 4 55, 4 148 0, S_0000019f5a973b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v0000019f5a99bba0_0 .var "RESULT", 7 0;
v0000019f5a99b100_0 .net "SELECT", 2 0, v0000019f5a99bec0_0;  alias, 1 drivers
v0000019f5a99b920_0 .net "add_result", 7 0, L_0000019f5a9fb040;  alias, 1 drivers
v0000019f5a99b420_0 .net "and_result", 7 0, L_0000019f5a99e720;  alias, 1 drivers
v0000019f5a99ae80_0 .net "forward_result", 7 0, L_0000019f5a99e330;  alias, 1 drivers
v0000019f5a99ade0_0 .net "or_result", 7 0, L_0000019f5a99e790;  alias, 1 drivers
E_0000019f5a991630/0 .event anyedge, v0000019f5a99b100_0, v0000019f5a99c6e0_0, v0000019f5a99b600_0, v0000019f5a99b2e0_0;
E_0000019f5a991630/1 .event anyedge, v0000019f5a99c0a0_0;
E_0000019f5a991630 .event/or E_0000019f5a991630/0, E_0000019f5a991630/1;
S_0000019f5a9740a0 .scope module, "zero_signal" "ZERO_SIGNAL" 4 49, 4 60 0, S_0000019f5a973b70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v0000019f5a99c500_0 .net "ZERO", 0 0, L_0000019f5a9fb220;  alias, 1 drivers
v0000019f5a99bd80_0 .net *"_ivl_0", 31 0, L_0000019f5a9fb0e0;  1 drivers
L_0000019f5aa302c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019f5a99af20_0 .net/2u *"_ivl_10", 0 0, L_0000019f5aa302c8;  1 drivers
L_0000019f5aa301f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019f5a99c640_0 .net *"_ivl_3", 23 0, L_0000019f5aa301f0;  1 drivers
L_0000019f5aa30238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019f5a99c960_0 .net/2u *"_ivl_4", 31 0, L_0000019f5aa30238;  1 drivers
v0000019f5a99b6a0_0 .net *"_ivl_6", 0 0, L_0000019f5a9fbf40;  1 drivers
L_0000019f5aa30280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019f5a99b240_0 .net/2u *"_ivl_8", 0 0, L_0000019f5aa30280;  1 drivers
v0000019f5a99c320_0 .net "add_result", 7 0, L_0000019f5a9fb040;  alias, 1 drivers
L_0000019f5a9fb0e0 .concat [ 8 24 0 0], L_0000019f5a9fb040, L_0000019f5aa301f0;
L_0000019f5a9fbf40 .cmp/eq 32, L_0000019f5a9fb0e0, L_0000019f5aa30238;
L_0000019f5a9fb220 .functor MUXZ 1, L_0000019f5aa302c8, L_0000019f5aa30280, L_0000019f5a9fbf40, C4<>;
S_0000019f5a976420 .scope module, "Control_Unit" "control_unit" 3 41, 5 7 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
v0000019f5a99bec0_0 .var "ALUOP", 2 0;
v0000019f5a99c000_0 .var "BRANCH", 0 0;
v0000019f5a99c820_0 .var "COMP_SELECT", 0 0;
v0000019f5a99b4c0_0 .var "IMMEDIATE_SELECT", 0 0;
v0000019f5a99afc0_0 .var "JUMP", 0 0;
v0000019f5a99b060_0 .net "OPCODE", 7 0, L_0000019f5a9fbcc0;  alias, 1 drivers
v0000019f5a99c460_0 .var "WRITEENABLE", 0 0;
E_0000019f5a991cf0 .event anyedge, v0000019f5a99b060_0;
S_0000019f5a9765b0 .scope module, "Mux1" "mux_8" 3 49, 6 11 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000019f5a99c140_0 .net "DATA1", 7 0, L_0000019f5a99e170;  alias, 1 drivers
v0000019f5a99b9c0_0 .net "DATA2", 7 0, L_0000019f5a9fb360;  alias, 1 drivers
v0000019f5a99b1a0_0 .var "OUTPUT", 7 0;
v0000019f5a99b560_0 .net "SELECT", 0 0, v0000019f5a99c820_0;  alias, 1 drivers
E_0000019f5a991270 .event anyedge, v0000019f5a99c820_0, v0000019f5a99b9c0_0, v0000019f5a99c140_0;
S_0000019f5a983190 .scope module, "Mux2" "mux_8" 3 51, 6 11 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000019f5a99b380_0 .net "DATA1", 7 0, v0000019f5a99b1a0_0;  alias, 1 drivers
v0000019f5a99b7e0_0 .net "DATA2", 7 0, L_0000019f5a9fa780;  alias, 1 drivers
v0000019f5a99b880_0 .var "OUTPUT", 7 0;
v0000019f5a99c1e0_0 .net "SELECT", 0 0, v0000019f5a99b4c0_0;  alias, 1 drivers
E_0000019f5a991b30 .event anyedge, v0000019f5a99b4c0_0, v0000019f5a99b7e0_0, v0000019f5a99b1a0_0;
S_0000019f5a983320 .scope module, "Mux3" "mux_32" 3 61, 6 28 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v0000019f5a9f8d40_0 .net "DATA1", 31 0, L_0000019f5a9fb900;  alias, 1 drivers
v0000019f5a9f7260_0 .net "DATA2", 31 0, L_0000019f5a9fad20;  alias, 1 drivers
v0000019f5a9f7bc0_0 .var "OUTPUT", 31 0;
v0000019f5a9f7120_0 .net "SELECT", 0 0, L_0000019f5a99e8e0;  alias, 1 drivers
E_0000019f5a991f30 .event anyedge, v0000019f5a9f7120_0, v0000019f5a9f7260_0, v0000019f5a9f8d40_0;
S_0000019f5a97a680 .scope module, "Pc" "pc" 3 40, 7 2 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v0000019f5a9f7ee0_0 .net "CLK", 0 0, v0000019f5a9faf00_0;  alias, 1 drivers
v0000019f5a9f7580_0 .var "PC", 31 0;
v0000019f5a9f7da0_0 .net "PC_NEXT", 31 0, L_0000019f5a9fb900;  alias, 1 drivers
v0000019f5a9f78a0_0 .net "PC_TO", 31 0, v0000019f5a9f7bc0_0;  alias, 1 drivers
v0000019f5a9f7300_0 .net "RESET", 0 0, v0000019f5a9fb7c0_0;  alias, 1 drivers
E_0000019f5a991f70 .event posedge, v0000019f5a9f7ee0_0;
S_0000019f5a97a810 .scope module, "pc_adder" "pc_add" 7 11, 7 24 0, S_0000019f5a97a680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v0000019f5a9f74e0_0 .net "PC", 31 0, v0000019f5a9f7580_0;  alias, 1 drivers
L_0000019f5aa30088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019f5a9f80c0_0 .net/2u *"_ivl_0", 31 0, L_0000019f5aa30088;  1 drivers
v0000019f5a9f8ac0_0 .net "adder_out", 31 0, L_0000019f5a9fb900;  alias, 1 drivers
L_0000019f5a9fb900 .delay 32 (1,1,1) L_0000019f5a9fb900/d;
L_0000019f5a9fb900/d .arith/sum 32, v0000019f5a9f7580_0, L_0000019f5aa30088;
S_0000019f5a967090 .scope module, "Pc_Adder" "pc_adder" 3 46, 6 45 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v0000019f5a9f73a0_0 .net/s "DATA1", 31 0, L_0000019f5a9fb900;  alias, 1 drivers
v0000019f5a9f76c0_0 .net/s "DATA2", 7 0, L_0000019f5a9fafa0;  1 drivers
v0000019f5a9f8160_0 .net "RESULT", 31 0, L_0000019f5a9fad20;  alias, 1 drivers
v0000019f5a9f7440_0 .net/s *"_ivl_0", 31 0, L_0000019f5a9fbea0;  1 drivers
L_0000019f5aa301a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019f5a9f7760_0 .net/2s *"_ivl_2", 31 0, L_0000019f5aa301a8;  1 drivers
v0000019f5a9f8700_0 .net/s *"_ivl_5", 31 0, L_0000019f5a9fbd60;  1 drivers
L_0000019f5a9fbea0 .extend/s 32, L_0000019f5a9fafa0;
L_0000019f5a9fbd60 .arith/mult 32, L_0000019f5a9fbea0, L_0000019f5aa301a8;
L_0000019f5a9fad20 .delay 32 (2,2,2) L_0000019f5a9fad20/d;
L_0000019f5a9fad20/d .arith/sum 32, L_0000019f5a9fb900, L_0000019f5a9fbd60;
S_0000019f5a967220 .scope module, "Reg_File" "reg_file" 3 42, 8 23 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000019f5a99dd10/d .functor BUFZ 8, L_0000019f5a9fb680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019f5a99dd10 .delay 8 (2,2,2) L_0000019f5a99dd10/d;
L_0000019f5a99e170/d .functor BUFZ 8, L_0000019f5a9fa8c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000019f5a99e170 .delay 8 (2,2,2) L_0000019f5a99e170/d;
v0000019f5a9f7620_0 .net "CLK", 0 0, v0000019f5a9faf00_0;  alias, 1 drivers
v0000019f5a9f8340_0 .net "IN", 7 0, v0000019f5a99bba0_0;  alias, 1 drivers
v0000019f5a9f8b60_0 .net "INADDRESS", 2 0, L_0000019f5a9fa460;  1 drivers
v0000019f5a9f8c00_0 .net "OUT1", 7 0, L_0000019f5a99dd10;  alias, 1 drivers
v0000019f5a9f8020_0 .net "OUT1ADDRESS", 2 0, L_0000019f5a9fb9a0;  1 drivers
v0000019f5a9f79e0_0 .net "OUT2", 7 0, L_0000019f5a99e170;  alias, 1 drivers
v0000019f5a9f7a80_0 .net "OUT2ADDRESS", 2 0, L_0000019f5a9fb860;  1 drivers
v0000019f5a9f8660_0 .net "RESET", 0 0, v0000019f5a9fb7c0_0;  alias, 1 drivers
v0000019f5a9f7800_0 .net "WRITE", 0 0, v0000019f5a99c460_0;  alias, 1 drivers
v0000019f5a9f7c60_0 .net *"_ivl_0", 7 0, L_0000019f5a9fb680;  1 drivers
v0000019f5a9f8ca0_0 .net *"_ivl_10", 4 0, L_0000019f5a9fa960;  1 drivers
L_0000019f5aa30118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019f5a9f8de0_0 .net *"_ivl_13", 1 0, L_0000019f5aa30118;  1 drivers
v0000019f5a9f8840_0 .net *"_ivl_2", 4 0, L_0000019f5a9fa820;  1 drivers
L_0000019f5aa300d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019f5a9f8520_0 .net *"_ivl_5", 1 0, L_0000019f5aa300d0;  1 drivers
v0000019f5a9f7d00_0 .net *"_ivl_8", 7 0, L_0000019f5a9fa8c0;  1 drivers
v0000019f5a9f83e0 .array "registers", 0 7, 7 0;
L_0000019f5a9fb680 .array/port v0000019f5a9f83e0, L_0000019f5a9fa820;
L_0000019f5a9fa820 .concat [ 3 2 0 0], L_0000019f5a9fb9a0, L_0000019f5aa300d0;
L_0000019f5a9fa8c0 .array/port v0000019f5a9f83e0, L_0000019f5a9fa960;
L_0000019f5a9fa960 .concat [ 3 2 0 0], L_0000019f5a9fb860, L_0000019f5aa30118;
S_0000019f5a9f9ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 64, 8 64 0, S_0000019f5a967220;
 .timescale 0 0;
v0000019f5a9f8480_0 .var/i "i", 31 0;
S_0000019f5a9f9540 .scope module, "Two_Com" "two_comp" 3 43, 6 1 0, S_0000019f5a9739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_0000019f5a99e100 .functor NOT 8, L_0000019f5a99e170, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019f5a9f82a0_0 .net "DATA", 7 0, L_0000019f5a99e170;  alias, 1 drivers
v0000019f5a9f8e80_0 .net "OUT", 7 0, L_0000019f5a9fb360;  alias, 1 drivers
v0000019f5a9f7f80_0 .net *"_ivl_0", 7 0, L_0000019f5a99e100;  1 drivers
L_0000019f5aa30160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000019f5a9f8200_0 .net/2u *"_ivl_2", 7 0, L_0000019f5aa30160;  1 drivers
L_0000019f5a9fb360 .delay 8 (1,1,1) L_0000019f5a9fb360/d;
L_0000019f5a9fb360/d .arith/sum 8, L_0000019f5a99e100, L_0000019f5aa30160;
    .scope S_0000019f5a97a680;
T_0 ;
    %wait E_0000019f5a991f70;
    %load/vec4 v0000019f5a9f7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019f5a9f7580_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0000019f5a9f78a0_0;
    %store/vec4 v0000019f5a9f7580_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019f5a976420;
T_1 ;
    %wait E_0000019f5a991cf0;
    %delay 1, 0;
    %load/vec4 v0000019f5a99b060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99c460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99b4c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019f5a99bec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a99afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a99c000_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000019f5a967220;
T_2 ;
    %wait E_0000019f5a991f70;
    %load/vec4 v0000019f5a9f7800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000019f5a9f8660_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v0000019f5a9f8340_0;
    %load/vec4 v0000019f5a9f8b60_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000019f5a9f83e0, 4, 0;
T_2.0 ;
    %load/vec4 v0000019f5a9f8660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_0000019f5a9f9ea0;
    %jmp t_0;
    .scope S_0000019f5a9f9ea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019f5a9f8480_0, 0, 32;
T_2.5 ;
    %load/vec4 v0000019f5a9f8480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000019f5a9f8480_0;
    %store/vec4a v0000019f5a9f83e0, 4, 0;
    %load/vec4 v0000019f5a9f8480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019f5a9f8480_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_0000019f5a967220;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019f5a9765b0;
T_3 ;
    %wait E_0000019f5a991270;
    %load/vec4 v0000019f5a99b560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000019f5a99b9c0_0;
    %store/vec4 v0000019f5a99b1a0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019f5a99c140_0;
    %store/vec4 v0000019f5a99b1a0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019f5a983190;
T_4 ;
    %wait E_0000019f5a991b30;
    %load/vec4 v0000019f5a99c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000019f5a99b7e0_0;
    %store/vec4 v0000019f5a99b880_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019f5a99b380_0;
    %store/vec4 v0000019f5a99b880_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000019f5a973f10;
T_5 ;
    %wait E_0000019f5a991630;
    %load/vec4 v0000019f5a99b100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019f5a99bba0_0, 0, 8;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000019f5a99ae80_0;
    %store/vec4 v0000019f5a99bba0_0, 0, 8;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000019f5a99b920_0;
    %store/vec4 v0000019f5a99bba0_0, 0, 8;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000019f5a99b420_0;
    %store/vec4 v0000019f5a99bba0_0, 0, 8;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000019f5a99ade0_0;
    %store/vec4 v0000019f5a99bba0_0, 0, 8;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000019f5a983320;
T_6 ;
    %wait E_0000019f5a991f30;
    %load/vec4 v0000019f5a9f7120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000019f5a9f7260_0;
    %store/vec4 v0000019f5a9f7bc0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000019f5a9f8d40_0;
    %store/vec4 v0000019f5a9f7bc0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019f5a99ee00;
T_7 ;
    %wait E_0000019f5a991570;
    %delay 2, 0;
    %load/vec4 v0000019f5a9fabe0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019f5a9fac80, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019f5a9fb540_0, 4, 8;
    %load/vec4 v0000019f5a9fabe0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019f5a9fac80, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019f5a9fb540_0, 4, 8;
    %load/vec4 v0000019f5a9fabe0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019f5a9fac80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019f5a9fb540_0, 4, 8;
    %ix/getv 4, v0000019f5a9fabe0_0;
    %load/vec4a v0000019f5a9fac80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019f5a9fb540_0, 4, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000019f5a99ee00;
T_8 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v0000019f5a9fac80 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000019f5a99ee00;
T_9 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_0000019f5a99ee00, &A<v0000019f5a9f83e0, 0>, &A<v0000019f5a9f83e0, 1>, &A<v0000019f5a9f83e0, 2>, &A<v0000019f5a9f83e0, 3>, &A<v0000019f5a9f83e0, 4>, &A<v0000019f5a9f83e0, 5>, &A<v0000019f5a9f83e0, 6>, &A<v0000019f5a9f83e0, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9faf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9fb7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a9fb7c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9fb7c0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000019f5a99ee00;
T_10 ;
    %delay 4, 0;
    %load/vec4 v0000019f5a9faf00_0;
    %inv;
    %store/vec4 v0000019f5a9faf00_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000019f5a99ee00;
T_11 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v0000019f5a9fabe0_0, v0000019f5a9fb540_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
