#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 13 13:34:42 2016
# Process ID: 13527
# Current directory: /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1
# Command line: vivado -log simple_pci_top.vds -mode batch -messageDb vivado.pb -notrace -source simple_pci_top.tcl
# Log file: /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/simple_pci_top.vds
# Journal file: /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source simple_pci_top.tcl -notrace
Command: synth_design -top simple_pci_top -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/ila_2/ila_2.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/ila_3/ila_3.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13532 
WARNING: [Synth 8-2507] parameter declaration becomes local in protocore with formal parameter declaration list [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1155.465 ; gain = 180.324 ; free physical = 5551 ; free virtual = 17556
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simple_pci_top' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:61]
	Parameter G_PCIE_REFCLK_FREQ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'qpcie_ipcore_x4_gen2' declared at '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/qpcie_ipcore_x4_gen2_stub.vhdl:5' bound to instance 'qpcie_ipcore' of component 'qpcie_ipcore_x4_gen2' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:679]
INFO: [Synth 8-638] synthesizing module 'qpcie_ipcore_x4_gen2' [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/qpcie_ipcore_x4_gen2_stub.vhdl:136]
	Parameter G_DATAPATH_SIZE bound to: 128 - type: integer 
	Parameter QPCIE_CLOCK_SPEED bound to: 125 - type: integer 
WARNING: [Synth 8-506] null port 'axi4_sti0_tkeep' ignored [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:539]
INFO: [Synth 8-3491] module 'qpcie_ref_design' declared at '/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_ref_design.v:28' bound to instance 'ref_design' of component 'qpcie_ref_design' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:888]
INFO: [Synth 8-638] synthesizing module 'qpcie_ref_design' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_ref_design.v:28]
	Parameter G_DATAPATH_SIZE bound to: 128 - type: integer 
	Parameter QPCIE_CLOCK_SPEED bound to: 125 - type: integer 
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4lite_dec' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4lite_dec.v:48]
	Parameter GRANT_IDLE bound to: 2'b00 
	Parameter GRANT_MASTER_0 bound to: 2'b01 
	Parameter GRANT_MASTER_1 bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4lite_dec' (1#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4lite_dec.v:48]
INFO: [Synth 8-638] synthesizing module 'qpcie_external_reg' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v:61]
	Parameter G_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter IDLE_STATE bound to: 1'b0 
	Parameter RESP_STATE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_external_reg' (2#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v:61]
INFO: [Synth 8-638] synthesizing module 'qpcie_scfifo' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:18]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-638] synthesizing module 'qpcie_scram' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scram' (3#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
INFO: [Synth 8-256] done synthesizing module 'qpcie_scfifo' (4#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:18]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4slv_ram' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v:52]
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_LSB_BIT bound to: 4 - type: integer 
	Parameter WR_ADDR_STATE bound to: 2'b00 
	Parameter WR_DATA_STATE bound to: 2'b01 
	Parameter WR_RESP_STATE bound to: 2'b10 
	Parameter RD_ADDR_STATE bound to: 1'b0 
	Parameter RD_RESP_STATE bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'qpcie_scrambe' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:627]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scrambe' (5#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:627]
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4slv_ram' (6#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v:52]
INFO: [Synth 8-256] done synthesizing module 'qpcie_ref_design' (7#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_ref_design.v:28]
WARNING: [Synth 8-547] port direction mismatch for port 'axi4_mst0_rlast' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:888]
INFO: [Synth 8-3491] module 'ila_0' declared at '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_axi_slave_lite' of component 'ila_0' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1076]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'ila_0' declared at '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_axi_master_lite' of component 'ila_0' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1103]
INFO: [Synth 8-3491] module 'ila_1' declared at '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_1_stub.vhdl:5' bound to instance 'ila_axi_master_0' of component 'ila_1' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1132]
INFO: [Synth 8-638] synthesizing module 'ila_1' [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_1_stub.vhdl:51]
INFO: [Synth 8-3491] module 'ila_2' declared at '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_2_stub.vhdl:5' bound to instance 'ila_axi_stream_out' of component 'ila_2' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1179]
INFO: [Synth 8-638] synthesizing module 'ila_2' [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_2_stub.vhdl:20]
INFO: [Synth 8-3491] module 'ila_2' declared at '/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/realtime/ila_2_stub.vhdl:5' bound to instance 'ila_axi_stream_in' of component 'ila_2' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1195]
WARNING: [Synth 8-3848] Net axi4_mst0_rlast in module/entity simple_pci_top does not have driver. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:179]
WARNING: [Synth 8-3848] Net axi4_sti0_tkeep in module/entity simple_pci_top does not have driver. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'simple_pci_top' (8#1) [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:61]
WARNING: [Synth 8-3331] design qpcie_scrambe has unconnected port scram_rden
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[63]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[62]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[61]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[60]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[59]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[58]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[57]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[56]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[55]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[54]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[53]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[52]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[51]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[50]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[49]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[48]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[47]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[46]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[45]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[44]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[43]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[42]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[41]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[40]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[39]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[38]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[37]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[36]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[35]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[34]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[33]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[32]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[31]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[30]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[29]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[28]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[27]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[26]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[25]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[24]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[23]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[22]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[21]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[20]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[19]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[18]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[17]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[16]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[15]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[14]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[13]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[7]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[6]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[5]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[4]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awsize[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awsize[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awsize[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awburst[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awburst[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awprot[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awprot[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awprot[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[63]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[62]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[61]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[60]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[59]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[58]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[57]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[56]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[55]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[54]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[53]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[52]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[51]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[50]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[49]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[48]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.723 ; gain = 224.582 ; free physical = 5505 ; free virtual = 17510
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.723 ; gain = 224.582 ; free physical = 5505 ; free virtual = 17510
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/ila_2/ila_2.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/ila_3/ila_3.dcp]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'ila_axi_slave_lite'. 2 instances of this cell are unresolved black boxes. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1076]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_1' instantiated as 'ila_axi_master_0' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1132]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'ila_2' instantiated as 'ila_axi_stream_out'. 2 instances of this cell are unresolved black boxes. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:1179]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'qpcie_ipcore_x4_gen2' instantiated as 'qpcie_ipcore' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/new/simple_pci_top.vhd:679]
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp/ila_0_in_context.xdc] for cell 'ila_axi_slave_lite'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp/ila_0_in_context.xdc] for cell 'ila_axi_slave_lite'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp/ila_0_in_context.xdc] for cell 'ila_axi_master_lite'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp/ila_0_in_context.xdc] for cell 'ila_axi_master_lite'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_2/ila_1_in_context.xdc] for cell 'ila_axi_master_0'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_2/ila_1_in_context.xdc] for cell 'ila_axi_master_0'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc] for cell 'qpcie_ipcore'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc] for cell 'qpcie_ipcore'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_4/ila_2_in_context.xdc] for cell 'ila_axi_stream_out'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_4/ila_2_in_context.xdc] for cell 'ila_axi_stream_out'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_4/ila_2_in_context.xdc] for cell 'ila_axi_stream_in'
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_4/ila_2_in_context.xdc] for cell 'ila_axi_stream_in'
Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */refclk_ibuf/O}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:12]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:13]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/mmcm_i/CLKOUT0}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/mmcm_i/CLKOUT1}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:16]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:22]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:22]
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux_x0y0' not found. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:27]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux_x0y0' not found. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz_mux_x0y0'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_250mhz_mux_x0y0'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:29]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pcie_block_i/PLPHYLNKUPN}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:39]
WARNING: [Vivado 12-508] No pins matched 'get_pins * -hier -filter {NAME  =~ */pcie_block_i/PLRECEIVEDHOTRST}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:40]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */RXELECIDLE}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:44]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */TXPHINITDONE}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:45]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */TXPHALIGNDONE}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:46]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */TXDLYSRESETDONE}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */RXDLYSRESETDONE}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:48]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */RXPHALIGNDONE}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */RXCDRLOCK}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:50]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */CFGMSGRECEIVEDPMETO}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:51]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */CPLLLOCK}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:52]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */QPLLLOCK}'. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc:53]
Finished Parsing XDC File [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/simple_pci_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/constrs_1/imports/vlog/qpcie_ref_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simple_pci_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simple_pci_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.691 ; gain = 0.004 ; free physical = 5243 ; free virtual = 17248
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/ila_2/ila_2.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/ila_3/ila_3.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5250 ; free virtual = 17249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5250 ; free virtual = 17249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_rst_n. (constraint file  /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_rst_n. (constraint file  /home/asautaux/yarr/simple_pcie/simple_pcie.runs/synth_1/.Xil/Vivado-13527-spikepig.dhcp.lbl.gov/dcp_3/qpcie_ipcore_x4_gen2_in_context.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5250 ; free virtual = 17249
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'wready_i_reg' into 'awready_i_reg' [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:118]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v:262]
INFO: [Synth 8-5546] ROM "rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_134ms_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "usr_led" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5245 ; free virtual = 17244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 18    
+---Registers : 
	              148 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 9     
	               25 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---RAMs : 
	              74K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     25 Bit        Muxes := 8     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 96    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module simple_pci_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module qpcie_axi4lite_dec 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module qpcie_external_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 16    
Module qpcie_scram 
Detailed RTL Component Info : 
+---Registers : 
	              148 Bit    Registers := 1     
+---RAMs : 
	              74K Bit         RAMs := 1     
Module qpcie_scfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module qpcie_scrambe 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module qpcie_axi4slv_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
Module qpcie_ref_design 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
+---Registers : 
	              128 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 8     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5245 ; free virtual = 17244
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_134ms_r" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5245 ; free virtual = 17244
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5245 ; free virtual = 17244

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'scfifo_inst/scram_inst/scram_rddata_reg' and it is trimmed from '148' to '145' bits. [/home/asautaux/yarr/simple_pcie/simple_pcie.srcs/sources_1/imports/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:604]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "scfifo_inst/scram_inst/ram_block_reg" due to constant propagation. Old ram width 145 bits, new ram width 145 bits.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|qpcie_scram   | ram_block_reg              | 512 x 148(READ_FIRST)  | W |   | 512 x 148(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|qpcie_scrambe | wren_byte[1].ram_block_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+--------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[0]' (FDCE) to 'ref_design/gen_strb_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[1]' (FDCE) to 'ref_design/gen_strb_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[2]' (FDCE) to 'ref_design/gen_strb_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[3]' (FDCE) to 'ref_design/gen_strb_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[4]' (FDCE) to 'ref_design/gen_strb_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[5]' (FDCE) to 'ref_design/gen_strb_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[6]' (FDCE) to 'ref_design/gen_strb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[8]' (FDCE) to 'ref_design/gen_strb_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[9]' (FDCE) to 'ref_design/gen_strb_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[10]' (FDCE) to 'ref_design/gen_strb_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[11]' (FDCE) to 'ref_design/gen_strb_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[12]' (FDCE) to 'ref_design/gen_strb_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[13]' (FDCE) to 'ref_design/gen_strb_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[14]' (FDCE) to 'ref_design/gen_strb_r_reg[15]'
WARNING: [Synth 8-3332] Sequential element (gen_lcnt_r_reg[12]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[112]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[105]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[97]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[96]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[90]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[82]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[80]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[74]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[73]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[66]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[65]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[64]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[59]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[51]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[48]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[43]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[41]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[35]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[33]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[32]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[27]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[26]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[19]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[18]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[16]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[11]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[10]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[9]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[3]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[2]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[1]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_data_r_reg[0]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[14]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[13]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[12]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[11]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[10]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[9]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[8]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[6]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[5]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[4]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[3]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[2]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[1]) is unused and will be removed from module qpcie_ref_design.
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[0]) is unused and will be removed from module qpcie_ref_design.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5241 ; free virtual = 17240
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5241 ; free virtual = 17240

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5236 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1537.695 ; gain = 562.555 ; free physical = 5236 ; free virtual = 17235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ref_design/gen_strb_r_reg[7]' (FDCE) to 'ref_design/gen_val_r_reg'
WARNING: [Synth 8-3332] Sequential element (gen_strb_r_reg[7]) is unused and will be removed from module qpcie_ref_design.
INFO: [Synth 8-4480] The timing for the instance scfifo_inst/scram_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance scfifo_inst/scram_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance scfifo_inst/scram_inst/ram_block_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance axi4slv_ram/scrambe_inst/wren_byte[1].ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance axi4slv_ram/scrambe_inst/wren_byte[1].ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |qpcie_ipcore_x4_gen2 |         1|
|2     |ila_0                |         2|
|3     |ila_1                |         1|
|4     |ila_2                |         2|
+------+---------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |ila_0_bbox                |     1|
|2     |ila_0_bbox_0              |     1|
|3     |ila_1_bbox                |     1|
|4     |ila_2_bbox                |     1|
|5     |ila_2_bbox_1              |     1|
|6     |qpcie_ipcore_x4_gen2_bbox |     1|
|7     |CARRY4                    |    49|
|8     |LUT1                      |   141|
|9     |LUT2                      |   265|
|10    |LUT3                      |   176|
|11    |LUT4                      |   204|
|12    |LUT5                      |   109|
|13    |LUT6                      |   250|
|14    |MUXF7                     |     1|
|15    |RAMB18E1                  |     1|
|16    |RAMB36E1                  |     4|
|17    |FDCE                      |   857|
|18    |FDPE                      |     2|
|19    |FDRE                      |    25|
|20    |IBUF                      |    13|
|21    |OBUF                      |    14|
+------+--------------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |  2932|
|2     |  ref_design       |qpcie_ref_design   |  2023|
|3     |    axi4lite_dec   |qpcie_axi4lite_dec |    73|
|4     |    axi4slv_ram    |qpcie_axi4slv_ram  |   175|
|5     |      scrambe_inst |qpcie_scrambe      |    27|
|6     |    external_reg   |qpcie_external_reg |   677|
|7     |    scfifo_inst    |qpcie_scfifo       |   296|
|8     |      scram_inst   |qpcie_scram        |   141|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.703 ; gain = 578.562 ; free physical = 5222 ; free virtual = 17221
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 243 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1553.703 ; gain = 149.445 ; free physical = 5222 ; free virtual = 17221
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1553.711 ; gain = 578.570 ; free physical = 5222 ; free virtual = 17221
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 189 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1553.711 ; gain = 500.008 ; free physical = 5225 ; free virtual = 17222
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1585.723 ; gain = 0.000 ; free physical = 5225 ; free virtual = 17222
INFO: [Common 17-206] Exiting Vivado at Thu Oct 13 13:35:10 2016...
