
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.683440                       # Number of seconds simulated
sim_ticks                                683439911000                       # Number of ticks simulated
final_tick                               683439911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200747                       # Simulator instruction rate (inst/s)
host_op_rate                                   226730                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              244020719                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659748                       # Number of bytes of host memory used
host_seconds                                  2800.75                       # Real time elapsed on the host
sim_insts                                   562241545                       # Number of instructions simulated
sim_ops                                     635013148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         289126080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          28001280                       # Number of bytes read from this memory
system.physmem.bytes_read::total            317127360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    289126080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       289126080                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      9683328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           9683328                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            4517595                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             437520                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4955115                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          151302                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               151302                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            423045355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             40971093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               464016448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       423045355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          423045355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14168514                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14168514                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14168514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           423045355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            40971093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              478184962                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               108637899                       # Number of BP lookups
system.cpu.branchPred.condPredicted          62177783                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2780549                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59842640                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51944769                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.802268                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14984348                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             258300                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3427263                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3421735                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5528                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29594                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        683439912                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          207271466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      626275967                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   108637899                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           70350852                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     404116118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5580391                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2101                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  99276856                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1148946                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          614180238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.150993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.934936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                229061856     37.30%     37.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 63319637     10.31%     47.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                321798745     52.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            614180238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158957                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.916358                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                184629917                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              65119072                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 287036596                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              74844586                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2550067                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32696750                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                241161                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              699897169                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                399460                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2550067                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                201688284                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6067665                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         999577                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 344679474                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              58195171                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              696956854                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               42697617                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 158204                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           886795668                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3236424755                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        903836384                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790480                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 91005188                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              50894                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3589                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  67630392                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85912035                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            52184974                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23357388                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         11376467                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  691124232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5948                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 644606747                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7529944                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        56117032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    217766750                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            551                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     614180238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.049540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.610188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            99879172     16.26%     16.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           383995385     62.52%     78.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           130305681     21.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       614180238                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               390117925     95.98%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10884703      2.68%     98.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5442954      1.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506311941     78.55%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3731196      0.58%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83829527     13.00%     92.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50686719      7.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              644606747                       # Type of FU issued
system.cpu.iq.rate                           0.943180                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   406445582                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.630533                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2317369226                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         747258076                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    643083594                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1051052313                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13408402                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4518930                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1051                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10983                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2258020                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       369090                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2550067                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5714613                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 74570                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           691130559                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            505100                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85912035                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             52184974                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3384                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7492                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 13990                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10983                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1300413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1379875                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2680288                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             643710358                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83614557                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            896389                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           379                       # number of nop insts executed
system.cpu.iew.exec_refs                    134209286                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98070390                       # Number of branches executed
system.cpu.iew.exec_stores                   50594729                       # Number of stores executed
system.cpu.iew.exec_rate                     0.941868                       # Inst execution rate
system.cpu.iew.wb_sent                      643113338                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     643083610                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 469003707                       # num instructions producing a value
system.cpu.iew.wb_consumers                1101611100                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.940951                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.425743                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        56117460                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2540421                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    606023471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.047836                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.068389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    127830164     21.09%     21.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    400791657     66.13%     87.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     49048937      8.09%     95.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11468669      1.89%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5938941      0.98%     98.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       736678      0.12%     98.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       494007      0.08%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6400930      1.06%     99.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3313488      0.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    606023471                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241545                       # Number of instructions committed
system.cpu.commit.committedOps              635013148                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320059                       # Number of memory references committed
system.cpu.commit.loads                      81393105                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382590                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172151                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046693     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393105     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926938      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013148                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3313488                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1293837633                       # The number of ROB reads
system.cpu.rob.rob_writes                  1390419354                       # The number of ROB writes
system.cpu.timesIdled                         3572406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        69259674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241545                       # Number of Instructions Simulated
system.cpu.committedOps                     635013148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.215563                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.215563                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.822664                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.822664                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                764865197                       # number of integer regfile reads
system.cpu.int_regfile_writes               460541767                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2206624831                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334410939                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131431299                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5173                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            437488                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           116425109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            437520                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            266.102370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2672000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         937415728                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        937415728                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     66907527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66907527                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49512453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49512453                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2566                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2566                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     116419980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        116419980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    116419980                       # number of overall hits
system.cpu.dcache.overall_hits::total       116419980                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       442648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        442648                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       254516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       254516                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       697164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         697164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       697164                       # number of overall misses
system.cpu.dcache.overall_misses::total        697164                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  19047992000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19047992000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10965026000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10965026000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       116000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       116000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  30013018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30013018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  30013018000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30013018000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67350175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67350175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    117117144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117117144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    117117144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117117144                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006572                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005114                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005953                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43031.917009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43031.917009                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43081.873045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43081.873045                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43050.154626                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43050.154626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43050.154626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43050.154626                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.822222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       151302                       # number of writebacks
system.cpu.dcache.writebacks::total            151302                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       119493                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       119493                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       140151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       140151                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       259644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       259644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       259644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       259644                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       323155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       323155                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       114365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       114365                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       437520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       437520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       437520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       437520                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  13943834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13943834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4837019000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4837019000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  18780853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18780853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  18780853000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18780853000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003736                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43149.058501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43149.058501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42294.574389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42294.574389                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42925.701682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42925.701682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42925.701682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42925.701682                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4517562                       # number of replacements
system.cpu.icache.tags.tagsinuse            31.999955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94371879                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4517594                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.889854                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           1929000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    31.999955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         798732442                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        798732442                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     94371879                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94371879                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      94371879                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94371879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     94371879                       # number of overall hits
system.cpu.icache.overall_hits::total        94371879                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      4904977                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4904977                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      4904977                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4904977                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      4904977                       # number of overall misses
system.cpu.icache.overall_misses::total       4904977                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 209018243000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 209018243000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 209018243000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 209018243000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 209018243000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 209018243000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     99276856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99276856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     99276856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99276856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     99276856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99276856                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.049407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049407                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.049407                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049407                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.049407                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049407                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42613.501144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42613.501144                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42613.501144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42613.501144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42613.501144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42613.501144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     5.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4517562                       # number of writebacks
system.cpu.icache.writebacks::total           4517562                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       387382                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       387382                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       387382                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       387382                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       387382                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       387382                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4517595                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4517595                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4517595                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4517595                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4517595                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4517595                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 192278370000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 192278370000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 192278370000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 192278370000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 192278370000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 192278370000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045505                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045505                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045505                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045505                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045505                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42562.108821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42562.108821                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42562.108821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42562.108821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42562.108821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42562.108821                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests      10173690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      5042704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        89452                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 683439911000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4840565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151302                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4517562                       # Transaction distribution
system.membus.trans_dist::CleanEvict           286186                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114549                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114549                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4517595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        322971                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port     13552751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port      1312528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14865279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port    578249984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port     37684608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               615934592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5145327                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.020172                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.140589                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5041534     97.98%     97.98% # Request fanout histogram
system.membus.snoop_fanout::1                  103793      2.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5145327                       # Request fanout histogram
system.membus.reqLayer0.occupancy         28929184368                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22587970000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2187600000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
