

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config17_s'
================================================================
* Date:           Sat Sep 27 22:09:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 4 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 5 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 6 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i8 %p_read_10"   --->   Operation 7 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (3.34ns)   --->   "%mul_ln1270 = mul i17 %sext_ln1270, i17 623"   --->   Operation 8 'mul' 'mul_ln1270' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i8 %p_read14"   --->   Operation 9 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (3.34ns)   --->   "%mul_ln1270_1 = mul i17 %sext_ln1270_1, i17 639"   --->   Operation 10 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i8 %p_read25"   --->   Operation 11 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (3.34ns)   --->   "%mul_ln1270_2 = mul i17 %sext_ln1270_2, i17 130375"   --->   Operation 12 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 13 [1/2] (3.34ns)   --->   "%mul_ln1270 = mul i17 %sext_ln1270, i17 623"   --->   Operation 13 'mul' 'mul_ln1270' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %mul_ln1270, i32 9, i32 16"   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (3.34ns)   --->   "%mul_ln1270_1 = mul i17 %sext_ln1270_1, i17 639"   --->   Operation 15 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %mul_ln1270_1, i32 9, i32 16"   --->   Operation 16 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (3.34ns)   --->   "%mul_ln1270_2 = mul i17 %sext_ln1270_2, i17 130375"   --->   Operation 17 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %mul_ln1270_2, i32 9, i32 16"   --->   Operation 18 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 19 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 3, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 20 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.91ns)   --->   "%add_ln813 = add i8 %trunc_ln818_s, i8 %trunc_ln"   --->   Operation 21 'add' 'add_ln813' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln813_15 = add i8 %trunc_ln818_4, i8 255"   --->   Operation 22 'add' 'add_ln813_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16 <undef>, i8 %add_ln813_15" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16 %mrv, i8 %add_ln813" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i16 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 25 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	wire read operation ('p_read_10') on port 'p_read' [8]  (0 ns)
	'mul' operation ('mul_ln1270') [10]  (3.35 ns)

 <State 2>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1270') [10]  (3.35 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln813') [18]  (1.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
