#Start recording tcl command: 9/5/2019 09:04:14
#Project Location: C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00; Project name: word00
prj_project new -name "word00" -impl "word0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/div00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/osc00.vhd" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/packagediv00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/topdiv00.vhdl"
prj_project save
prj_run Export -impl word0 -task Jedecgen
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/contring00.vhdl"
prj_project save
prj_project close
#Stop recording: 9/5/2019 09:13:52
