<stg><name>mp_mul.5_Pipeline_VITIS_LOOP_157_4</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_33"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %v_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_35"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %i_19_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_19

]]></Node>
<StgValue><ssdm name="i_19_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156

]]></Node>
<StgValue><ssdm name="zext_ln156_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:6 %indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
newFuncRoot:7 %zext_ln156_cast = zext i4 %zext_ln156_read

]]></Node>
<StgValue><ssdm name="zext_ln156_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:8 %indvars_iv_cast = zext i3 %indvars_iv_read

]]></Node>
<StgValue><ssdm name="indvars_iv_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln139 = store i4 %indvars_iv_cast, i4 %j_13

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln140 = store i64 %v_read, i64 %v_35

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %store_ln140 = store i3 0, i3 %t_33

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc58:0 %j = load i4 %j_13

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc58:1 %icmp_ln157 = icmp_eq  i4 %j, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc58:2 %br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc58.split:93 %add_ln157 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc58.split:94 %store_ln139 = store i4 %add_ln157, i4 %j_13

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="4">
<![CDATA[
for.inc58.split:3 %zext_ln157 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc58.split:7 %bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i7, i7 %zext_ln157, i7 3

]]></Node>
<StgValue><ssdm name="bit_sel4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc58.split:8 %xor_ln158 = xor i1 %bit_sel4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="4">
<![CDATA[
for.inc58.split:9 %trunc_ln158 = trunc i4 %j

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc58.split:10 %xor_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln158, i3 %trunc_ln158

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc58.split:11 %zext_ln158 = zext i4 %xor_ln

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc58.split:12 %R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln158

]]></Node>
<StgValue><ssdm name="R_Z_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
for.inc58.split:13 %R_Z_load = load i4 %R_Z_addr

]]></Node>
<StgValue><ssdm name="R_Z_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc58.split:15 %sub_ln158 = sub i4 %i_19_read, i4 %j

]]></Node>
<StgValue><ssdm name="sub_ln158"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc58.split:16 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i4, i4 %sub_ln158, i4 3

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc58.split:17 %xor_ln158_1 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln158_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="4">
<![CDATA[
for.inc58.split:18 %trunc_ln158_6 = trunc i4 %sub_ln158

]]></Node>
<StgValue><ssdm name="trunc_ln158_6"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc58.split:19 %add_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln158_1, i3 %trunc_ln158_6

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
for.inc58.split:20 %zext_ln158_12 = zext i4 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln158_12"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc58.split:21 %b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_12

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
for.inc58.split:22 %b_load = load i4 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
for.inc58.split:13 %R_Z_load = load i4 %R_Z_addr

]]></Node>
<StgValue><ssdm name="R_Z_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
for.inc58.split:14 %al = trunc i64 %R_Z_load

]]></Node>
<StgValue><ssdm name="al"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
for.inc58.split:22 %b_load = load i4 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
for.inc58.split:23 %bl = trunc i64 %b_load

]]></Node>
<StgValue><ssdm name="bl"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:25 %ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_Z_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="ah"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:28 %bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
for.inc58.split:24 %zext_ln105 = zext i32 %al

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
for.inc58.split:26 %zext_ln110 = zext i32 %ah

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
for.inc58.split:27 %zext_ln105_85 = zext i32 %bl

]]></Node>
<StgValue><ssdm name="zext_ln105_85"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
for.inc58.split:29 %zext_ln112 = zext i32 %bh

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:30 %albl = mul i64 %zext_ln105_85, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albl"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:32 %albh = mul i64 %zext_ln112, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albh"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:34 %ahbl = mul i64 %zext_ln105_85, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbl"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:36 %ahbh = mul i64 %zext_ln112, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbh"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="62" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:30 %albl = mul i64 %zext_ln105_85, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albl"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
for.inc58.split:31 %trunc_ln106 = trunc i64 %albl

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:32 %albh = mul i64 %zext_ln112, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albh"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
for.inc58.split:33 %trunc_ln106_126 = trunc i64 %albh

]]></Node>
<StgValue><ssdm name="trunc_ln106_126"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:34 %ahbl = mul i64 %zext_ln105_85, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbl"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
for.inc58.split:35 %trunc_ln106_127 = trunc i64 %ahbl

]]></Node>
<StgValue><ssdm name="trunc_ln106_127"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:36 %ahbh = mul i64 %zext_ln112, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbh"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
for.inc58.split:37 %trunc_ln106_128 = trunc i64 %ahbh

]]></Node>
<StgValue><ssdm name="trunc_ln106_128"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:38 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:49 %tmp_214 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:51 %tmp_215 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:62 %tmp_216 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="32">
<![CDATA[
for.inc58.split:39 %zext_ln106 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="33" op_0_bw="32">
<![CDATA[
for.inc58.split:40 %zext_ln123 = zext i32 %trunc_ln106_127

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="32">
<![CDATA[
for.inc58.split:41 %zext_ln123_75 = zext i32 %trunc_ln106_126

]]></Node>
<StgValue><ssdm name="zext_ln123_75"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc58.split:42 %add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_75

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="33">
<![CDATA[
for.inc58.split:43 %zext_ln123_76 = zext i33 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_76"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc58.split:44 %temp = add i34 %zext_ln123_76, i34 %zext_ln106

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:45 %tmp_213 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="34">
<![CDATA[
for.inc58.split:47 %trunc_ln125 = trunc i34 %temp

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="33" op_0_bw="2">
<![CDATA[
for.inc58.split:46 %zext_ln106_91 = zext i2 %tmp_213

]]></Node>
<StgValue><ssdm name="zext_ln106_91"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="32">
<![CDATA[
for.inc58.split:50 %zext_ln106_92 = zext i32 %tmp_214

]]></Node>
<StgValue><ssdm name="zext_ln106_92"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="33" op_0_bw="32">
<![CDATA[
for.inc58.split:52 %zext_ln106_93 = zext i32 %tmp_215

]]></Node>
<StgValue><ssdm name="zext_ln106_93"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="33" op_0_bw="32">
<![CDATA[
for.inc58.split:53 %zext_ln130 = zext i32 %trunc_ln106_128

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58.split:54 %add_ln130 = add i32 %trunc_ln106_128, i32 %tmp_214

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc58.split:55 %add_ln130_89 = add i33 %zext_ln130, i33 %zext_ln106_92

]]></Node>
<StgValue><ssdm name="add_ln130_89"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="34" op_0_bw="33">
<![CDATA[
for.inc58.split:56 %zext_ln130_75 = zext i33 %add_ln130_89

]]></Node>
<StgValue><ssdm name="zext_ln130_75"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc58.split:57 %add_ln130_90 = add i33 %zext_ln106_93, i33 %zext_ln106_91

]]></Node>
<StgValue><ssdm name="add_ln130_90"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="33">
<![CDATA[
for.inc58.split:58 %trunc_ln130 = trunc i33 %add_ln130_90

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="34" op_0_bw="33">
<![CDATA[
for.inc58.split:59 %zext_ln130_76 = zext i33 %add_ln130_90

]]></Node>
<StgValue><ssdm name="zext_ln130_76"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58.split:60 %add_ln105 = add i32 %trunc_ln130, i32 %add_ln130

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc58.split:61 %temp_41 = add i34 %zext_ln130_76, i34 %zext_ln130_75

]]></Node>
<StgValue><ssdm name="temp_41"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:64 %tmp_217 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_41, i32 32, i32 33

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc58.split:2 %v_35_load = load i64 %v_35

]]></Node>
<StgValue><ssdm name="v_35_load"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc58.split:48 %shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln125_s"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc58.split:63 %and_ln133_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_216, i32 0

]]></Node>
<StgValue><ssdm name="and_ln133_9"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="34" op_0_bw="34" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc58.split:65 %and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_217, i32 0

]]></Node>
<StgValue><ssdm name="and_ln133_s"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="34">
<![CDATA[
for.inc58.split:66 %zext_ln133 = zext i34 %and_ln133_s

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:67 %add_ln133 = add i64 %zext_ln133, i64 %and_ln133_9

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc58.split:68 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:69 %v_134 = add i64 %or_ln, i64 %v_35_load

]]></Node>
<StgValue><ssdm name="v_134"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:70 %xor_ln105_33 = xor i64 %v_134, i64 %shl_ln125_s

]]></Node>
<StgValue><ssdm name="xor_ln105_33"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:71 %xor_ln105_34 = xor i64 %shl_ln125_s, i64 %v_35_load

]]></Node>
<StgValue><ssdm name="xor_ln105_34"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:72 %or_ln105_7 = or i64 %xor_ln105_33, i64 %xor_ln105_34

]]></Node>
<StgValue><ssdm name="or_ln105_7"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:73 %xor_ln105_35 = xor i64 %or_ln105_7, i64 %v_134

]]></Node>
<StgValue><ssdm name="xor_ln105_35"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc58.split:74 %carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_35, i32 63

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="1">
<![CDATA[
for.inc58.split:75 %zext_ln105_86 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln105_86"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc58.split:76 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc58.split:77 %or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_18, i32 %add_ln105

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:78 %tempReg = add i64 %or_ln9, i64 %zext_ln105_86

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc58.split:95 %store_ln140 = store i64 %v_134, i64 %v_35

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc58.split:1 %u_34_out_load = load i64 %u_34_out

]]></Node>
<StgValue><ssdm name="u_34_out_load"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:79 %u = add i64 %tempReg, i64 %u_34_out_load

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc58.split:96 %store_ln140 = store i64 %u, i64 %u_34_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc63.exitStub:0 %t_33_load27 = load i3 %t_33

]]></Node>
<StgValue><ssdm name="t_33_load27"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc63.exitStub:1 %v_35_load25 = load i64 %v_35

]]></Node>
<StgValue><ssdm name="v_35_load25"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load25

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load27

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
for.inc63.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc58.split:0 %t_33_load = load i3 %t_33

]]></Node>
<StgValue><ssdm name="t_33_load"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc58.split:4 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc58.split:5 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc58.split:6 %specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln157"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:80 %xor_ln160 = xor i64 %u, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln160"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:81 %xor_ln160_18 = xor i64 %tempReg, i64 %u_34_out_load

]]></Node>
<StgValue><ssdm name="xor_ln160_18"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:82 %or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_18

]]></Node>
<StgValue><ssdm name="or_ln160"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58.split:83 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc58.split:84 %xor_ln160_19 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln160_19"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
for.inc58.split:85 %trunc_ln160 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc58.split:86 %xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_19, i63 %trunc_ln160

]]></Node>
<StgValue><ssdm name="xor_ln160_s"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:87 %and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133

]]></Node>
<StgValue><ssdm name="and_ln160"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:88 %xor_ln160_20 = xor i64 %or_ln160, i64 %u

]]></Node>
<StgValue><ssdm name="xor_ln160_20"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc58.split:89 %or_ln160_8 = or i64 %xor_ln160_20, i64 %and_ln160

]]></Node>
<StgValue><ssdm name="or_ln160_8"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc58.split:90 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_8, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="1">
<![CDATA[
for.inc58.split:91 %zext_ln161 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc58.split:92 %t = add i3 %zext_ln161, i3 %t_33_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc58.split:97 %store_ln140 = store i3 %t, i3 %t_33

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
for.inc58.split:98 %br_ln157 = br void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="165" name="indvars_iv" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv"/></StgValue>
</port>
<port id="166" name="v" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v"/></StgValue>
</port>
<port id="167" name="zext_ln156" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln156"/></StgValue>
</port>
<port id="168" name="R_Z" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="i_19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_19"/></StgValue>
</port>
<port id="170" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="v_35_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="v_35_out"/></StgValue>
</port>
<port id="172" name="u_34_out" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="u_34_out"/></StgValue>
</port>
<port id="173" name="t_33_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="t_33_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="175" from="StgValue_174" to="t_33" fromId="174" toId="13">
</dataflow>
<dataflow id="176" from="StgValue_174" to="v_35" fromId="174" toId="14">
</dataflow>
<dataflow id="177" from="StgValue_174" to="j_13" fromId="174" toId="15">
</dataflow>
<dataflow id="179" from="_ssdm_op_Read.ap_auto.i4" to="i_19_read" fromId="178" toId="16">
</dataflow>
<dataflow id="180" from="i_19" to="i_19_read" fromId="169" toId="16">
</dataflow>
<dataflow id="181" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln156_read" fromId="178" toId="17">
</dataflow>
<dataflow id="182" from="zext_ln156" to="zext_ln156_read" fromId="167" toId="17">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.ap_auto.i64" to="v_read" fromId="183" toId="18">
</dataflow>
<dataflow id="185" from="v" to="v_read" fromId="166" toId="18">
</dataflow>
<dataflow id="187" from="_ssdm_op_Read.ap_auto.i3" to="indvars_iv_read" fromId="186" toId="19">
</dataflow>
<dataflow id="188" from="indvars_iv" to="indvars_iv_read" fromId="165" toId="19">
</dataflow>
<dataflow id="189" from="zext_ln156_read" to="zext_ln156_cast" fromId="17" toId="20">
</dataflow>
<dataflow id="190" from="indvars_iv_read" to="indvars_iv_cast" fromId="19" toId="21">
</dataflow>
<dataflow id="191" from="indvars_iv_cast" to="store_ln139" fromId="21" toId="22">
</dataflow>
<dataflow id="192" from="j_13" to="store_ln139" fromId="15" toId="22">
</dataflow>
<dataflow id="193" from="v_read" to="store_ln140" fromId="18" toId="23">
</dataflow>
<dataflow id="194" from="v_35" to="store_ln140" fromId="14" toId="23">
</dataflow>
<dataflow id="195" from="zext_ln156_cast" to="store_ln140" fromId="20" toId="24">
</dataflow>
<dataflow id="196" from="u_34_out" to="store_ln140" fromId="172" toId="24">
</dataflow>
<dataflow id="198" from="StgValue_197" to="store_ln140" fromId="197" toId="25">
</dataflow>
<dataflow id="199" from="t_33" to="store_ln140" fromId="13" toId="25">
</dataflow>
<dataflow id="200" from="j_13" to="j" fromId="15" toId="27">
</dataflow>
<dataflow id="201" from="j" to="icmp_ln157" fromId="27" toId="28">
</dataflow>
<dataflow id="203" from="StgValue_202" to="icmp_ln157" fromId="202" toId="28">
</dataflow>
<dataflow id="204" from="icmp_ln157" to="br_ln157" fromId="28" toId="29">
</dataflow>
<dataflow id="205" from="j" to="add_ln157" fromId="27" toId="30">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln157" fromId="206" toId="30">
</dataflow>
<dataflow id="208" from="add_ln157" to="store_ln139" fromId="30" toId="31">
</dataflow>
<dataflow id="209" from="j_13" to="store_ln139" fromId="15" toId="31">
</dataflow>
<dataflow id="210" from="j" to="zext_ln157" fromId="27" toId="32">
</dataflow>
<dataflow id="212" from="_ssdm_op_BitSelect.i1.i7.i7" to="bit_sel4" fromId="211" toId="33">
</dataflow>
<dataflow id="213" from="zext_ln157" to="bit_sel4" fromId="32" toId="33">
</dataflow>
<dataflow id="215" from="StgValue_214" to="bit_sel4" fromId="214" toId="33">
</dataflow>
<dataflow id="216" from="bit_sel4" to="xor_ln158" fromId="33" toId="34">
</dataflow>
<dataflow id="218" from="StgValue_217" to="xor_ln158" fromId="217" toId="34">
</dataflow>
<dataflow id="219" from="j" to="trunc_ln158" fromId="27" toId="35">
</dataflow>
<dataflow id="221" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="xor_ln" fromId="220" toId="36">
</dataflow>
<dataflow id="222" from="xor_ln158" to="xor_ln" fromId="34" toId="36">
</dataflow>
<dataflow id="223" from="trunc_ln158" to="xor_ln" fromId="35" toId="36">
</dataflow>
<dataflow id="224" from="xor_ln" to="zext_ln158" fromId="36" toId="37">
</dataflow>
<dataflow id="225" from="R_Z" to="R_Z_addr" fromId="168" toId="38">
</dataflow>
<dataflow id="227" from="StgValue_226" to="R_Z_addr" fromId="226" toId="38">
</dataflow>
<dataflow id="228" from="zext_ln158" to="R_Z_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="229" from="R_Z_addr" to="R_Z_load" fromId="38" toId="39">
</dataflow>
<dataflow id="230" from="i_19_read" to="sub_ln158" fromId="16" toId="40">
</dataflow>
<dataflow id="231" from="j" to="sub_ln158" fromId="27" toId="40">
</dataflow>
<dataflow id="233" from="_ssdm_op_BitSelect.i1.i4.i4" to="bit_sel" fromId="232" toId="41">
</dataflow>
<dataflow id="234" from="sub_ln158" to="bit_sel" fromId="40" toId="41">
</dataflow>
<dataflow id="236" from="StgValue_235" to="bit_sel" fromId="235" toId="41">
</dataflow>
<dataflow id="237" from="bit_sel" to="xor_ln158_1" fromId="41" toId="42">
</dataflow>
<dataflow id="238" from="StgValue_217" to="xor_ln158_1" fromId="217" toId="42">
</dataflow>
<dataflow id="239" from="sub_ln158" to="trunc_ln158_6" fromId="40" toId="43">
</dataflow>
<dataflow id="240" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="add_ln" fromId="220" toId="44">
</dataflow>
<dataflow id="241" from="xor_ln158_1" to="add_ln" fromId="42" toId="44">
</dataflow>
<dataflow id="242" from="trunc_ln158_6" to="add_ln" fromId="43" toId="44">
</dataflow>
<dataflow id="243" from="add_ln" to="zext_ln158_12" fromId="44" toId="45">
</dataflow>
<dataflow id="244" from="b" to="b_addr" fromId="170" toId="46">
</dataflow>
<dataflow id="245" from="StgValue_226" to="b_addr" fromId="226" toId="46">
</dataflow>
<dataflow id="246" from="zext_ln158_12" to="b_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="247" from="b_addr" to="b_load" fromId="46" toId="47">
</dataflow>
<dataflow id="248" from="R_Z_addr" to="R_Z_load" fromId="38" toId="48">
</dataflow>
<dataflow id="249" from="R_Z_load" to="al" fromId="48" toId="49">
</dataflow>
<dataflow id="250" from="b_addr" to="b_load" fromId="46" toId="50">
</dataflow>
<dataflow id="251" from="b_load" to="bl" fromId="50" toId="51">
</dataflow>
<dataflow id="253" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="ah" fromId="252" toId="52">
</dataflow>
<dataflow id="254" from="R_Z_load" to="ah" fromId="48" toId="52">
</dataflow>
<dataflow id="256" from="StgValue_255" to="ah" fromId="255" toId="52">
</dataflow>
<dataflow id="258" from="StgValue_257" to="ah" fromId="257" toId="52">
</dataflow>
<dataflow id="259" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="bh" fromId="252" toId="53">
</dataflow>
<dataflow id="260" from="b_load" to="bh" fromId="50" toId="53">
</dataflow>
<dataflow id="261" from="StgValue_255" to="bh" fromId="255" toId="53">
</dataflow>
<dataflow id="262" from="StgValue_257" to="bh" fromId="257" toId="53">
</dataflow>
<dataflow id="263" from="al" to="zext_ln105" fromId="49" toId="54">
</dataflow>
<dataflow id="264" from="ah" to="zext_ln110" fromId="52" toId="55">
</dataflow>
<dataflow id="265" from="bl" to="zext_ln105_85" fromId="51" toId="56">
</dataflow>
<dataflow id="266" from="bh" to="zext_ln112" fromId="53" toId="57">
</dataflow>
<dataflow id="267" from="zext_ln105_85" to="albl" fromId="56" toId="58">
</dataflow>
<dataflow id="268" from="zext_ln105" to="albl" fromId="54" toId="58">
</dataflow>
<dataflow id="269" from="zext_ln112" to="albh" fromId="57" toId="59">
</dataflow>
<dataflow id="270" from="zext_ln105" to="albh" fromId="54" toId="59">
</dataflow>
<dataflow id="271" from="zext_ln105_85" to="ahbl" fromId="56" toId="60">
</dataflow>
<dataflow id="272" from="zext_ln110" to="ahbl" fromId="55" toId="60">
</dataflow>
<dataflow id="273" from="zext_ln112" to="ahbh" fromId="57" toId="61">
</dataflow>
<dataflow id="274" from="zext_ln110" to="ahbh" fromId="55" toId="61">
</dataflow>
<dataflow id="275" from="zext_ln105_85" to="albl" fromId="56" toId="62">
</dataflow>
<dataflow id="276" from="zext_ln105" to="albl" fromId="54" toId="62">
</dataflow>
<dataflow id="277" from="albl" to="trunc_ln106" fromId="62" toId="63">
</dataflow>
<dataflow id="278" from="zext_ln112" to="albh" fromId="57" toId="64">
</dataflow>
<dataflow id="279" from="zext_ln105" to="albh" fromId="54" toId="64">
</dataflow>
<dataflow id="280" from="albh" to="trunc_ln106_126" fromId="64" toId="65">
</dataflow>
<dataflow id="281" from="zext_ln105_85" to="ahbl" fromId="56" toId="66">
</dataflow>
<dataflow id="282" from="zext_ln110" to="ahbl" fromId="55" toId="66">
</dataflow>
<dataflow id="283" from="ahbl" to="trunc_ln106_127" fromId="66" toId="67">
</dataflow>
<dataflow id="284" from="zext_ln112" to="ahbh" fromId="57" toId="68">
</dataflow>
<dataflow id="285" from="zext_ln110" to="ahbh" fromId="55" toId="68">
</dataflow>
<dataflow id="286" from="ahbh" to="trunc_ln106_128" fromId="68" toId="69">
</dataflow>
<dataflow id="287" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_s" fromId="252" toId="70">
</dataflow>
<dataflow id="288" from="albl" to="tmp_s" fromId="62" toId="70">
</dataflow>
<dataflow id="289" from="StgValue_255" to="tmp_s" fromId="255" toId="70">
</dataflow>
<dataflow id="290" from="StgValue_257" to="tmp_s" fromId="257" toId="70">
</dataflow>
<dataflow id="291" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_214" fromId="252" toId="71">
</dataflow>
<dataflow id="292" from="ahbl" to="tmp_214" fromId="66" toId="71">
</dataflow>
<dataflow id="293" from="StgValue_255" to="tmp_214" fromId="255" toId="71">
</dataflow>
<dataflow id="294" from="StgValue_257" to="tmp_214" fromId="257" toId="71">
</dataflow>
<dataflow id="295" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_215" fromId="252" toId="72">
</dataflow>
<dataflow id="296" from="albh" to="tmp_215" fromId="64" toId="72">
</dataflow>
<dataflow id="297" from="StgValue_255" to="tmp_215" fromId="255" toId="72">
</dataflow>
<dataflow id="298" from="StgValue_257" to="tmp_215" fromId="257" toId="72">
</dataflow>
<dataflow id="299" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_216" fromId="252" toId="73">
</dataflow>
<dataflow id="300" from="ahbh" to="tmp_216" fromId="68" toId="73">
</dataflow>
<dataflow id="301" from="StgValue_255" to="tmp_216" fromId="255" toId="73">
</dataflow>
<dataflow id="302" from="StgValue_257" to="tmp_216" fromId="257" toId="73">
</dataflow>
<dataflow id="303" from="tmp_s" to="zext_ln106" fromId="70" toId="74">
</dataflow>
<dataflow id="304" from="trunc_ln106_127" to="zext_ln123" fromId="67" toId="75">
</dataflow>
<dataflow id="305" from="trunc_ln106_126" to="zext_ln123_75" fromId="65" toId="76">
</dataflow>
<dataflow id="306" from="zext_ln123" to="add_ln123" fromId="75" toId="77">
</dataflow>
<dataflow id="307" from="zext_ln123_75" to="add_ln123" fromId="76" toId="77">
</dataflow>
<dataflow id="308" from="add_ln123" to="zext_ln123_76" fromId="77" toId="78">
</dataflow>
<dataflow id="309" from="zext_ln123_76" to="temp" fromId="78" toId="79">
</dataflow>
<dataflow id="310" from="zext_ln106" to="temp" fromId="74" toId="79">
</dataflow>
<dataflow id="312" from="_ssdm_op_PartSelect.i2.i34.i32.i32" to="tmp_213" fromId="311" toId="80">
</dataflow>
<dataflow id="313" from="temp" to="tmp_213" fromId="79" toId="80">
</dataflow>
<dataflow id="314" from="StgValue_255" to="tmp_213" fromId="255" toId="80">
</dataflow>
<dataflow id="316" from="StgValue_315" to="tmp_213" fromId="315" toId="80">
</dataflow>
<dataflow id="317" from="temp" to="trunc_ln125" fromId="79" toId="81">
</dataflow>
<dataflow id="318" from="tmp_213" to="zext_ln106_91" fromId="80" toId="82">
</dataflow>
<dataflow id="319" from="tmp_214" to="zext_ln106_92" fromId="71" toId="83">
</dataflow>
<dataflow id="320" from="tmp_215" to="zext_ln106_93" fromId="72" toId="84">
</dataflow>
<dataflow id="321" from="trunc_ln106_128" to="zext_ln130" fromId="69" toId="85">
</dataflow>
<dataflow id="322" from="trunc_ln106_128" to="add_ln130" fromId="69" toId="86">
</dataflow>
<dataflow id="323" from="tmp_214" to="add_ln130" fromId="71" toId="86">
</dataflow>
<dataflow id="324" from="zext_ln130" to="add_ln130_89" fromId="85" toId="87">
</dataflow>
<dataflow id="325" from="zext_ln106_92" to="add_ln130_89" fromId="83" toId="87">
</dataflow>
<dataflow id="326" from="add_ln130_89" to="zext_ln130_75" fromId="87" toId="88">
</dataflow>
<dataflow id="327" from="zext_ln106_93" to="add_ln130_90" fromId="84" toId="89">
</dataflow>
<dataflow id="328" from="zext_ln106_91" to="add_ln130_90" fromId="82" toId="89">
</dataflow>
<dataflow id="329" from="add_ln130_90" to="trunc_ln130" fromId="89" toId="90">
</dataflow>
<dataflow id="330" from="add_ln130_90" to="zext_ln130_76" fromId="89" toId="91">
</dataflow>
<dataflow id="331" from="trunc_ln130" to="add_ln105" fromId="90" toId="92">
</dataflow>
<dataflow id="332" from="add_ln130" to="add_ln105" fromId="86" toId="92">
</dataflow>
<dataflow id="333" from="zext_ln130_76" to="temp_41" fromId="91" toId="93">
</dataflow>
<dataflow id="334" from="zext_ln130_75" to="temp_41" fromId="88" toId="93">
</dataflow>
<dataflow id="335" from="_ssdm_op_PartSelect.i2.i34.i32.i32" to="tmp_217" fromId="311" toId="94">
</dataflow>
<dataflow id="336" from="temp_41" to="tmp_217" fromId="93" toId="94">
</dataflow>
<dataflow id="337" from="StgValue_255" to="tmp_217" fromId="255" toId="94">
</dataflow>
<dataflow id="338" from="StgValue_315" to="tmp_217" fromId="315" toId="94">
</dataflow>
<dataflow id="339" from="v_35" to="v_35_load" fromId="14" toId="95">
</dataflow>
<dataflow id="341" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="shl_ln125_s" fromId="340" toId="96">
</dataflow>
<dataflow id="342" from="trunc_ln125" to="shl_ln125_s" fromId="81" toId="96">
</dataflow>
<dataflow id="343" from="StgValue_226" to="shl_ln125_s" fromId="226" toId="96">
</dataflow>
<dataflow id="344" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="and_ln133_9" fromId="340" toId="97">
</dataflow>
<dataflow id="345" from="tmp_216" to="and_ln133_9" fromId="73" toId="97">
</dataflow>
<dataflow id="346" from="StgValue_226" to="and_ln133_9" fromId="226" toId="97">
</dataflow>
<dataflow id="348" from="_ssdm_op_BitConcatenate.i34.i2.i32" to="and_ln133_s" fromId="347" toId="98">
</dataflow>
<dataflow id="349" from="tmp_217" to="and_ln133_s" fromId="94" toId="98">
</dataflow>
<dataflow id="350" from="StgValue_226" to="and_ln133_s" fromId="226" toId="98">
</dataflow>
<dataflow id="351" from="and_ln133_s" to="zext_ln133" fromId="98" toId="99">
</dataflow>
<dataflow id="352" from="zext_ln133" to="add_ln133" fromId="99" toId="100">
</dataflow>
<dataflow id="353" from="and_ln133_9" to="add_ln133" fromId="97" toId="100">
</dataflow>
<dataflow id="354" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="or_ln" fromId="340" toId="101">
</dataflow>
<dataflow id="355" from="trunc_ln125" to="or_ln" fromId="81" toId="101">
</dataflow>
<dataflow id="356" from="trunc_ln106" to="or_ln" fromId="63" toId="101">
</dataflow>
<dataflow id="357" from="or_ln" to="v_134" fromId="101" toId="102">
</dataflow>
<dataflow id="358" from="v_35_load" to="v_134" fromId="95" toId="102">
</dataflow>
<dataflow id="359" from="v_134" to="xor_ln105_33" fromId="102" toId="103">
</dataflow>
<dataflow id="360" from="shl_ln125_s" to="xor_ln105_33" fromId="96" toId="103">
</dataflow>
<dataflow id="361" from="shl_ln125_s" to="xor_ln105_34" fromId="96" toId="104">
</dataflow>
<dataflow id="362" from="v_35_load" to="xor_ln105_34" fromId="95" toId="104">
</dataflow>
<dataflow id="363" from="xor_ln105_33" to="or_ln105_7" fromId="103" toId="105">
</dataflow>
<dataflow id="364" from="xor_ln105_34" to="or_ln105_7" fromId="104" toId="105">
</dataflow>
<dataflow id="365" from="or_ln105_7" to="xor_ln105_35" fromId="105" toId="106">
</dataflow>
<dataflow id="366" from="v_134" to="xor_ln105_35" fromId="102" toId="106">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry" fromId="367" toId="107">
</dataflow>
<dataflow id="369" from="xor_ln105_35" to="carry" fromId="106" toId="107">
</dataflow>
<dataflow id="370" from="StgValue_257" to="carry" fromId="257" toId="107">
</dataflow>
<dataflow id="371" from="carry" to="zext_ln105_86" fromId="107" toId="108">
</dataflow>
<dataflow id="372" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_18" fromId="252" toId="109">
</dataflow>
<dataflow id="373" from="add_ln133" to="tmp_18" fromId="100" toId="109">
</dataflow>
<dataflow id="374" from="StgValue_255" to="tmp_18" fromId="255" toId="109">
</dataflow>
<dataflow id="375" from="StgValue_257" to="tmp_18" fromId="257" toId="109">
</dataflow>
<dataflow id="376" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="or_ln9" fromId="340" toId="110">
</dataflow>
<dataflow id="377" from="tmp_18" to="or_ln9" fromId="109" toId="110">
</dataflow>
<dataflow id="378" from="add_ln105" to="or_ln9" fromId="92" toId="110">
</dataflow>
<dataflow id="379" from="or_ln9" to="tempReg" fromId="110" toId="111">
</dataflow>
<dataflow id="380" from="zext_ln105_86" to="tempReg" fromId="108" toId="111">
</dataflow>
<dataflow id="381" from="v_134" to="store_ln140" fromId="102" toId="112">
</dataflow>
<dataflow id="382" from="v_35" to="store_ln140" fromId="14" toId="112">
</dataflow>
<dataflow id="383" from="u_34_out" to="u_34_out_load" fromId="172" toId="113">
</dataflow>
<dataflow id="384" from="tempReg" to="u" fromId="111" toId="114">
</dataflow>
<dataflow id="385" from="u_34_out_load" to="u" fromId="113" toId="114">
</dataflow>
<dataflow id="386" from="u" to="store_ln140" fromId="114" toId="115">
</dataflow>
<dataflow id="387" from="u_34_out" to="store_ln140" fromId="172" toId="115">
</dataflow>
<dataflow id="388" from="t_33" to="t_33_load" fromId="13" toId="116">
</dataflow>
<dataflow id="390" from="_ssdm_op_SpecPipeline" to="specpipeline_ln139" fromId="389" toId="117">
</dataflow>
<dataflow id="392" from="StgValue_391" to="specpipeline_ln139" fromId="391" toId="117">
</dataflow>
<dataflow id="393" from="StgValue_226" to="specpipeline_ln139" fromId="226" toId="117">
</dataflow>
<dataflow id="394" from="StgValue_226" to="specpipeline_ln139" fromId="226" toId="117">
</dataflow>
<dataflow id="395" from="StgValue_226" to="specpipeline_ln139" fromId="226" toId="117">
</dataflow>
<dataflow id="397" from="empty_44" to="specpipeline_ln139" fromId="396" toId="117">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln139" fromId="398" toId="118">
</dataflow>
<dataflow id="401" from="StgValue_400" to="speclooptripcount_ln139" fromId="400" toId="118">
</dataflow>
<dataflow id="403" from="StgValue_402" to="speclooptripcount_ln139" fromId="402" toId="118">
</dataflow>
<dataflow id="405" from="StgValue_404" to="speclooptripcount_ln139" fromId="404" toId="118">
</dataflow>
<dataflow id="407" from="_ssdm_op_SpecLoopName" to="specloopname_ln157" fromId="406" toId="119">
</dataflow>
<dataflow id="409" from="empty_41" to="specloopname_ln157" fromId="408" toId="119">
</dataflow>
<dataflow id="410" from="u" to="xor_ln160" fromId="114" toId="120">
</dataflow>
<dataflow id="411" from="tempReg" to="xor_ln160" fromId="111" toId="120">
</dataflow>
<dataflow id="412" from="tempReg" to="xor_ln160_18" fromId="111" toId="121">
</dataflow>
<dataflow id="413" from="u_34_out_load" to="xor_ln160_18" fromId="113" toId="121">
</dataflow>
<dataflow id="414" from="xor_ln160" to="or_ln160" fromId="120" toId="122">
</dataflow>
<dataflow id="415" from="xor_ln160_18" to="or_ln160" fromId="121" toId="122">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel1" fromId="416" toId="123">
</dataflow>
<dataflow id="418" from="tempReg" to="bit_sel1" fromId="111" toId="123">
</dataflow>
<dataflow id="420" from="StgValue_419" to="bit_sel1" fromId="419" toId="123">
</dataflow>
<dataflow id="421" from="bit_sel1" to="xor_ln160_19" fromId="123" toId="124">
</dataflow>
<dataflow id="422" from="StgValue_217" to="xor_ln160_19" fromId="217" toId="124">
</dataflow>
<dataflow id="423" from="tempReg" to="trunc_ln160" fromId="111" toId="125">
</dataflow>
<dataflow id="425" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln160_s" fromId="424" toId="126">
</dataflow>
<dataflow id="426" from="xor_ln160_19" to="xor_ln160_s" fromId="124" toId="126">
</dataflow>
<dataflow id="427" from="trunc_ln160" to="xor_ln160_s" fromId="125" toId="126">
</dataflow>
<dataflow id="428" from="xor_ln160_s" to="and_ln160" fromId="126" toId="127">
</dataflow>
<dataflow id="429" from="add_ln133" to="and_ln160" fromId="100" toId="127">
</dataflow>
<dataflow id="430" from="or_ln160" to="xor_ln160_20" fromId="122" toId="128">
</dataflow>
<dataflow id="431" from="u" to="xor_ln160_20" fromId="114" toId="128">
</dataflow>
<dataflow id="432" from="xor_ln160_20" to="or_ln160_8" fromId="128" toId="129">
</dataflow>
<dataflow id="433" from="and_ln160" to="or_ln160_8" fromId="127" toId="129">
</dataflow>
<dataflow id="434" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="367" toId="130">
</dataflow>
<dataflow id="435" from="or_ln160_8" to="tmp" fromId="129" toId="130">
</dataflow>
<dataflow id="436" from="StgValue_257" to="tmp" fromId="257" toId="130">
</dataflow>
<dataflow id="437" from="tmp" to="zext_ln161" fromId="130" toId="131">
</dataflow>
<dataflow id="438" from="zext_ln161" to="t" fromId="131" toId="132">
</dataflow>
<dataflow id="439" from="t_33_load" to="t" fromId="116" toId="132">
</dataflow>
<dataflow id="440" from="t" to="store_ln140" fromId="132" toId="133">
</dataflow>
<dataflow id="441" from="t_33" to="store_ln140" fromId="13" toId="133">
</dataflow>
<dataflow id="442" from="t_33" to="t_33_load27" fromId="13" toId="135">
</dataflow>
<dataflow id="443" from="v_35" to="v_35_load25" fromId="14" toId="136">
</dataflow>
<dataflow id="445" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="444" toId="137">
</dataflow>
<dataflow id="446" from="v_35_out" to="write_ln0" fromId="171" toId="137">
</dataflow>
<dataflow id="447" from="v_35_load25" to="write_ln0" fromId="136" toId="137">
</dataflow>
<dataflow id="449" from="_ssdm_op_Write.ap_auto.i3P0A" to="write_ln0" fromId="448" toId="138">
</dataflow>
<dataflow id="450" from="t_33_out" to="write_ln0" fromId="173" toId="138">
</dataflow>
<dataflow id="451" from="t_33_load27" to="write_ln0" fromId="135" toId="138">
</dataflow>
<dataflow id="452" from="icmp_ln157" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="453" from="icmp_ln157" to="StgValue_10" fromId="28" toId="10">
</dataflow>
</dataflows>


</stg>
