Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  8 15:35:29 2026
| Host         : Nishikant running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xadc_top_timing_summary_routed.rpt -pb xadc_top_timing_summary_routed.pb -rpx xadc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : xadc_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (715)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inst_2s_delay/delay_1s_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_uart_control/T3_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (715)
--------------------------------
 There are 715 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.591     -576.502                    402                 1633        0.058        0.000                      0                 1633        3.000        0.000                       0                   724  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
CLK100MHZ                     {0.000 5.000}        10.000          100.000         
  clk_out_100mhz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out_10mhz_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clk_out_5mhz_clk_wiz_0      {0.000 98.462}       196.923         5.078           
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         
sys_clk_pin                   {0.000 5.000}        10.000          100.000         
  clk_out_100mhz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out_10mhz_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clk_out_5mhz_clk_wiz_0_1    {0.000 98.462}       196.923         5.078           
  clkfbout_clk_wiz_0_1        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_100mhz_clk_wiz_0         -2.591      -79.891                     32                  904        0.138        0.000                      0                  904        4.500        0.000                       0                   430  
  clk_out_10mhz_clk_wiz_0          92.798        0.000                      0                  659        0.216        0.000                      0                  659       49.500        0.000                       0                   255  
  clk_out_5mhz_clk_wiz_0          190.986        0.000                      0                   33        0.331        0.000                      0                   33       16.437        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_100mhz_clk_wiz_0_1       -2.590      -79.857                     32                  904        0.138        0.000                      0                  904        4.500        0.000                       0                   430  
  clk_out_10mhz_clk_wiz_0_1        92.802        0.000                      0                  659        0.216        0.000                      0                  659       49.500        0.000                       0                   255  
  clk_out_5mhz_clk_wiz_0_1        190.991        0.000                      0                   33        0.331        0.000                      0                   33       16.437        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_100mhz_clk_wiz_0_1  clk_out_100mhz_clk_wiz_0         -2.591      -79.891                     32                  904        0.058        0.000                      0                  904  
clk_out_100mhz_clk_wiz_0    clk_out_10mhz_clk_wiz_0           4.888        0.000                      0                   56        0.105        0.000                      0                   56  
clk_out_5mhz_clk_wiz_0      clk_out_10mhz_clk_wiz_0          -1.595     -413.035                    333                  333        0.099        0.000                      0                  333  
clk_out_100mhz_clk_wiz_0_1  clk_out_10mhz_clk_wiz_0           4.888        0.000                      0                   56        0.105        0.000                      0                   56  
clk_out_10mhz_clk_wiz_0_1   clk_out_10mhz_clk_wiz_0          92.798        0.000                      0                  659        0.095        0.000                      0                  659  
clk_out_5mhz_clk_wiz_0_1    clk_out_10mhz_clk_wiz_0          -1.591     -411.568                    333                  333        0.103        0.000                      0                  333  
clk_out_5mhz_clk_wiz_0_1    clk_out_5mhz_clk_wiz_0          190.986        0.000                      0                   33        0.194        0.000                      0                   33  
clk_out_100mhz_clk_wiz_0    clk_out_100mhz_clk_wiz_0_1       -2.591      -79.891                     32                  904        0.058        0.000                      0                  904  
clk_out_100mhz_clk_wiz_0    clk_out_10mhz_clk_wiz_0_1         4.892        0.000                      0                   56        0.109        0.000                      0                   56  
clk_out_10mhz_clk_wiz_0     clk_out_10mhz_clk_wiz_0_1        92.798        0.000                      0                  659        0.095        0.000                      0                  659  
clk_out_5mhz_clk_wiz_0      clk_out_10mhz_clk_wiz_0_1        -1.595     -413.035                    333                  333        0.099        0.000                      0                  333  
clk_out_100mhz_clk_wiz_0_1  clk_out_10mhz_clk_wiz_0_1         4.892        0.000                      0                   56        0.109        0.000                      0                   56  
clk_out_5mhz_clk_wiz_0_1    clk_out_10mhz_clk_wiz_0_1        -1.591     -411.568                    333                  333        0.103        0.000                      0                  333  
clk_out_5mhz_clk_wiz_0      clk_out_5mhz_clk_wiz_0_1        190.986        0.000                      0                   33        0.194        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out_5mhz_clk_wiz_0     clk_out_10mhz_clk_wiz_0         -2.260      -83.576                     37                   37        0.575        0.000                      0                   37  
**async_default**          clk_out_5mhz_clk_wiz_0_1   clk_out_10mhz_clk_wiz_0         -2.255      -83.413                     37                   37        0.580        0.000                      0                   37  
**async_default**          clk_out_5mhz_clk_wiz_0     clk_out_10mhz_clk_wiz_0_1       -2.260      -83.576                     37                   37        0.575        0.000                      0                   37  
**async_default**          clk_out_5mhz_clk_wiz_0_1   clk_out_10mhz_clk_wiz_0_1       -2.255      -83.413                     37                   37        0.580        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0
  To Clock:  clk_out_100mhz_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -2.591ns,  Total Violation      -79.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 6.466ns (52.074%)  route 5.951ns (47.926%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.641    11.220    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.533 r  inst_xadc_interface/m_b2d/div[8]_i_1/O
                         net (fo=1, routed)           0.000    11.533    inst_xadc_interface/m_b2d/p_0_in_0[8]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.081     8.910    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.032     8.942    inst_xadc_interface/m_b2d/div_reg[8]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.412ns  (logic 6.466ns (52.095%)  route 5.946ns (47.905%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.636    11.215    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.528 r  inst_xadc_interface/m_b2d/div[20]_i_1/O
                         net (fo=1, routed)           0.000    11.528    inst_xadc_interface/m_b2d/p_0_in_0[20]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.081     8.910    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.031     8.941    inst_xadc_interface/m_b2d/div_reg[20]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.387ns  (logic 6.466ns (52.201%)  route 5.921ns (47.799%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.611    11.190    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.503 r  inst_xadc_interface/m_b2d/div[24]_i_1/O
                         net (fo=1, routed)           0.000    11.503    inst_xadc_interface/m_b2d/p_0_in_0[24]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.029     8.940    inst_xadc_interface/m_b2d/div_reg[24]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.222%)  route 5.916ns (47.778%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[3]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[3]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.029     8.937    inst_xadc_interface/m_b2d/div_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.385ns  (logic 6.466ns (52.210%)  route 5.919ns (47.790%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.609    11.188    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.501 r  inst_xadc_interface/m_b2d/div[16]_i_1/O
                         net (fo=1, routed)           0.000    11.501    inst_xadc_interface/m_b2d/p_0_in_0[16]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.032     8.943    inst_xadc_interface/m_b2d/div_reg[16]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                 -2.558    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.384ns  (logic 6.466ns (52.214%)  route 5.918ns (47.786%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.608    11.187    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.500 r  inst_xadc_interface/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    11.500    inst_xadc_interface/m_b2d/p_0_in_0[26]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.031     8.942    inst_xadc_interface/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 -2.558    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[2]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[2]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.031     8.939    inst_xadc_interface/m_b2d/div_reg[2]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.223%)  route 5.916ns (47.777%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[15]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[15]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.031     8.942    inst_xadc_interface/m_b2d/div_reg[15]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.552ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[25]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.032     8.943    inst_xadc_interface/m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.552    

Slack (VIOLATED) :        -2.548ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.369ns  (logic 6.466ns (52.277%)  route 5.903ns (47.723%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.593    11.172    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.313    11.485 r  inst_xadc_interface/m_b2d/div[17]_i_1/O
                         net (fo=1, routed)           0.000    11.485    inst_xadc_interface/m_b2d/p_0_in_0[17]
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.029     8.937    inst_xadc_interface/m_b2d/div_reg[17]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 -2.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.545%)  route 0.336ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.547    -0.559    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  inst_xadc_interface/m_b2d/div_reg[11]/Q
                         net (fo=3, routed)           0.336    -0.082    inst_xadc_interface/m_b2d/div[11]
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.824    -0.788    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/C
                         clock pessimism              0.502    -0.286    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.066    -0.220    inst_xadc_interface/m_b2d/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.115    -0.288    inst_xadc_interface/dout[4]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059    -0.469    inst_xadc_interface/pot_bcd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.113    -0.290    inst_xadc_interface/dout[5]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052    -0.476    inst_xadc_interface/pot_bcd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.943%)  route 0.382ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.549    -0.557    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inst_xadc_interface/m_b2d/div_reg[25]/Q
                         net (fo=1, routed)           0.382    -0.034    inst_xadc_interface/m_b2d/div[25]
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.820    -0.792    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/C
                         clock pessimism              0.502    -0.290    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.070    -0.220    inst_xadc_interface/m_b2d/data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.991%)  route 0.130ns (48.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.560    -0.546    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X40Y57         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  inst_xadc_interface/m_b2d/dout_reg[15]/Q
                         net (fo=16, routed)          0.130    -0.275    inst_xadc_interface/dout[15]
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.831    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/C
                         clock pessimism              0.253    -0.529    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.066    -0.463    inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.727%)  route 0.143ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[8]/Q
                         net (fo=16, routed)          0.143    -0.260    inst_xadc_interface/dout[8]
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.078    -0.450    inst_xadc_interface/pot_bcd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070    -0.458    inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.797%)  route 0.137ns (49.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.137    -0.266    inst_xadc_interface/dout[4]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.066    -0.462    inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.063    -0.465    inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y54         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  inst_xadc_interface/m_b2d/dout_reg[7]/Q
                         net (fo=16, routed)          0.122    -0.259    inst_xadc_interface/dout[7]
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.829    -0.783    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/C
                         clock pessimism              0.254    -0.529    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.070    -0.459    inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        inst_xadc_interface/inst_adc/inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    inst_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y44     instSEVEN_SEGMENT/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y61     inst_xadc_interface/b2d_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y55     inst_xadc_interface/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44     instSEVEN_SEGMENT/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y61     inst_xadc_interface/b2d_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55     inst_xadc_interface/pmod_ch3_bcd_j13_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y53     inst_xadc_interface/pmod_ch3_bcd_j13_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y55     inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56     inst_xadc_interface/pmod_ch4_bcd_j11_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y53     inst_xadc_interface/pmod_ch4_bcd_j11_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y56     inst_xadc_interface/pmod_ch4_bcd_j11_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_10mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       92.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.798ns  (required time - arrival time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.479ns (36.809%)  route 4.256ns (63.191%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.565    -0.870    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  inst_uart_control/STATE_PROC.T3_reg[2]/Q
                         net (fo=55, routed)          2.303     1.889    inst_uart_control/STATE_PROC.T3_reg_n_0_[2]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.563 r  inst_uart_control/STATE_PROC.T3_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.563    inst_uart_control/STATE_PROC.T3_reg[4]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  inst_uart_control/STATE_PROC.T3_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.677    inst_uart_control/STATE_PROC.T3_reg[8]_i_2_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.791 r  inst_uart_control/STATE_PROC.T3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.791    inst_uart_control/STATE_PROC.T3_reg[12]_i_2_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.905 r  inst_uart_control/STATE_PROC.T3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.905    inst_uart_control/STATE_PROC.T3_reg[16]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  inst_uart_control/STATE_PROC.T3_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_uart_control/STATE_PROC.T3_reg[20]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.133 r  inst_uart_control/STATE_PROC.T3_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.133    inst_uart_control/STATE_PROC.T3_reg[24]_i_2_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.247 r  inst_uart_control/STATE_PROC.T3_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.247    inst_uart_control/STATE_PROC.T3_reg[28]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.581 r  inst_uart_control/STATE_PROC.T3_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.993     4.575    inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3_reg[31][1]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.331     4.906 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3[30]_i_1/O
                         net (fo=1, routed)           0.960     5.865    inst_uart_control/INST_UARTTRANSMITTER_n_32
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/C
                         clock pessimism              0.563    99.089    
                         clock uncertainty           -0.121    98.968    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.305    98.663    inst_uart_control/STATE_PROC.T3_reg[30]
  -------------------------------------------------------------------
                         required time                         98.663    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 92.798    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.039ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 0.704ns (11.181%)  route 5.592ns (88.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 98.525 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861     5.428    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443    98.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.491    99.016    
                         clock uncertainty           -0.121    98.895    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429    98.466    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                         98.466    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                 93.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.266    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[4]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/C
                         clock pessimism              0.237    -0.542    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.482    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.951%)  route 0.165ns (47.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/Q
                         net (fo=3, routed)           0.165    -0.235    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.190    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.273    -0.506    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091    -0.415    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_uart_control/plusOp[1]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.543    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.107    -0.436    inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.190    -0.189    inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070    -0.436    inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/Q
                         net (fo=2, routed)           0.175    -0.203    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[1]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.237    -0.542    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.090    -0.452    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.014%)  route 0.201ns (51.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.201    -0.201    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  inst_uart_control/TXD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    inst_uart_control/TXD_DATA00_in[5]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/C
                         clock pessimism              0.254    -0.527    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.406    inst_uart_control/TXD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    inst_uart_control/plusOp[0]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.543    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091    -0.452    inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/Q
                         net (fo=43, routed)          0.235    -0.165    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.087    -0.419    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.162%)  route 0.208ns (52.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.194    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 r  inst_uart_control/TXD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    inst_uart_control/TXD_DATA00_in[2]
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
                         clock pessimism              0.254    -0.527    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.407    inst_uart_control/TXD_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.924%)  route 0.210ns (53.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.210    -0.192    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.147 r  inst_uart_control/TXD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    inst_uart_control/TXD_DATA00_in[4]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/C
                         clock pessimism              0.254    -0.527    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.406    inst_uart_control/TXD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_10mhz_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    inst_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y45     inst_uart_control/GEN_MSG_HEX1_reg[100]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X29Y44     inst_uart_control/GEN_MSG_HEX1_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y41     inst_uart_control/GEN_MSG_HEX1_reg[106]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[110]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[112]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y41     inst_uart_control/GEN_MSG_HEX1_reg[106]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[112]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[117]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[118]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y41     inst_uart_control/GEN_MSG_HEX1_reg[120]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y45     inst_uart_control/GEN_MSG_HEX1_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y45     inst_uart_control/GEN_MSG_HEX1_reg[100]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X29Y44     inst_uart_control/GEN_MSG_HEX1_reg[101]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X29Y44     inst_uart_control/GEN_MSG_HEX1_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0
  To Clock:  clk_out_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      190.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             190.986ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/delay_1s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.861ns (15.747%)  route 4.607ns (84.253%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 f  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 f  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.157     3.779 r  inst_2s_delay/delay_1s_i_1/O
                         net (fo=1, routed)           0.814     4.593    inst_2s_delay/delay_1s_i_1_n_0
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.137   195.892    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.312   195.580    inst_2s_delay/delay_1s_reg
  -------------------------------------------------------------------
                         required time                        195.580    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                190.986    

Slack (MET) :             192.225ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 f  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 r  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124     3.746 r  inst_2s_delay/count[30]_i_1/O
                         net (fo=1, routed)           0.000     3.746    inst_2s_delay/count[30]
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.137   195.892    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.079   195.971    inst_2s_delay/count_reg[30]
  -------------------------------------------------------------------
                         required time                        195.971    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                192.225    

Slack (MET) :             192.274ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.890ns (19.735%)  route 3.620ns (80.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          2.029     3.516    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.640 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.640    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.915    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                        195.915    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                192.274    

Slack (MET) :             192.361ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.131%)  route 3.531ns (79.869%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.940     3.427    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.551 r  inst_2s_delay/count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.551    inst_2s_delay/count[4]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.029   195.913    inst_2s_delay/count_reg[4]
  -------------------------------------------------------------------
                         required time                        195.913    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                192.361    

Slack (MET) :             192.442ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[2]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.915    inst_2s_delay/count_reg[2]
  -------------------------------------------------------------------
                         required time                        195.915    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.442    

Slack (MET) :             192.443ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[7]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.137   195.885    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.916    inst_2s_delay/count_reg[7]
  -------------------------------------------------------------------
                         required time                        195.916    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.443    

Slack (MET) :             192.445ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.890ns (20.522%)  route 3.447ns (79.478%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.856     3.343    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.467 r  inst_2s_delay/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.467    inst_2s_delay/count[1]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.029   195.913    inst_2s_delay/count_reg[1]
  -------------------------------------------------------------------
                         required time                        195.913    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                192.445    

Slack (MET) :             192.483ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.828ns (19.201%)  route 3.484ns (80.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 195.447 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.557    -0.878    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  inst_2s_delay/count_reg[6]/Q
                         net (fo=2, routed)           0.872     0.450    inst_2s_delay/count_reg_n_0_[6]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     0.574 r  inst_2s_delay/count[31]_i_8/O
                         net (fo=1, routed)           0.777     1.351    inst_2s_delay/count[31]_i_8_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          1.836     3.311    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124     3.435 r  inst_2s_delay/count[27]_i_1/O
                         net (fo=1, routed)           0.000     3.435    inst_2s_delay/count[27]
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.442   195.447    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
                         clock pessimism              0.578   196.026    
                         clock uncertainty           -0.137   195.889    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.029   195.918    inst_2s_delay/count_reg[27]
  -------------------------------------------------------------------
                         required time                        195.918    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                192.483    

Slack (MET) :             192.611ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[6]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.137   195.885    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.916    inst_2s_delay/count_reg[6]
  -------------------------------------------------------------------
                         required time                        195.916    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.611    

Slack (MET) :             192.612ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 195.444 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.439   195.444    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.578   196.023    
                         clock uncertainty           -0.137   195.886    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.031   195.917    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                        195.917    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[0]/Q
                         net (fo=3, routed)           0.237    -0.171    inst_2s_delay/count_reg_n_0_[0]
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.126 r  inst_2s_delay/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.126    inst_2s_delay/count[0]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
                         clock pessimism              0.240    -0.549    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.457    inst_2s_delay/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.012%)  route 0.271ns (53.988%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.152    -0.090    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  inst_2s_delay/count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    inst_2s_delay/count[20]
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/C
                         clock pessimism              0.254    -0.532    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.092    -0.440    inst_2s_delay/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.740%)  route 0.263ns (53.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.140    -0.098    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.053 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.826    -0.787    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.240    -0.547    
    SLICE_X31Y34         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.393%)  route 0.301ns (56.607%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.182    -0.060    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.015 r  inst_2s_delay/count[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    inst_2s_delay/count[19]
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/C
                         clock pessimism              0.254    -0.532    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.091    -0.441    inst_2s_delay/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.361ns (66.987%)  route 0.178ns (33.013%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.064    -0.342    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.233 r  inst_2s_delay/count_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.114    -0.119    inst_2s_delay/data0[16]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.111    -0.008 r  inst_2s_delay/count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    inst_2s_delay/count[16]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
                         clock pessimism              0.239    -0.547    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.620%)  route 0.324ns (58.380%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.201    -0.037    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  inst_2s_delay/count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.008    inst_2s_delay/count[14]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/C
                         clock pessimism              0.254    -0.532    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.440    inst_2s_delay/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.282%)  route 0.342ns (59.718%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.561    -0.545    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  inst_2s_delay/count_reg[27]/Q
                         net (fo=2, routed)           0.189    -0.216    inst_2s_delay/count_reg_n_0_[27]
    SLICE_X31Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          0.154    -0.017    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.028 r  inst_2s_delay/count[28]_i_1/O
                         net (fo=1, routed)           0.000     0.028    inst_2s_delay/count[28]
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.830    -0.783    inst_2s_delay/clk
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/C
                         clock pessimism              0.254    -0.529    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.092    -0.437    inst_2s_delay/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.303%)  route 0.342ns (59.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.223    -0.019    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.026 r  inst_2s_delay/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.026    inst_2s_delay/count[10]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/C
                         clock pessimism              0.239    -0.547    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.889%)  route 0.348ns (60.111%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[3]/Q
                         net (fo=2, routed)           0.232    -0.176    inst_2s_delay/count_reg_n_0_[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          0.116    -0.015    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.030    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.240    -0.549    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.457    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.359ns (61.896%)  route 0.221ns (38.104%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.293    inst_2s_delay/count_reg_n_0_[15]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  inst_2s_delay/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.108    -0.075    inst_2s_delay/data0[15]
    SLICE_X32Y35         LUT5 (Prop_lut5_I4_O)        0.108     0.033 r  inst_2s_delay/count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.033    inst_2s_delay/count[15]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
                         clock pessimism              0.239    -0.547    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 98.462 }
Period(ns):         196.923
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         196.923     194.768    BUFGCTRL_X0Y4    inst_clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         196.923     195.674    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y32     inst_2s_delay/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y35     inst_2s_delay/count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y35     inst_2s_delay/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       196.923     16.437     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y32     inst_2s_delay/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y32     inst_2s_delay/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y36     inst_2s_delay/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    inst_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0_1
  To Clock:  clk_out_100mhz_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -2.590ns,  Total Violation      -79.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.590ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 6.466ns (52.074%)  route 5.951ns (47.926%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.641    11.220    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.533 r  inst_xadc_interface/m_b2d/div[8]_i_1/O
                         net (fo=1, routed)           0.000    11.533    inst_xadc_interface/m_b2d/p_0_in_0[8]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.080     8.911    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.032     8.943    inst_xadc_interface/m_b2d/div_reg[8]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 -2.590    

Slack (VIOLATED) :        -2.586ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.412ns  (logic 6.466ns (52.095%)  route 5.946ns (47.905%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.636    11.215    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.528 r  inst_xadc_interface/m_b2d/div[20]_i_1/O
                         net (fo=1, routed)           0.000    11.528    inst_xadc_interface/m_b2d/p_0_in_0[20]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.080     8.911    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.031     8.942    inst_xadc_interface/m_b2d/div_reg[20]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 -2.586    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.387ns  (logic 6.466ns (52.201%)  route 5.921ns (47.799%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.611    11.190    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.503 r  inst_xadc_interface/m_b2d/div[24]_i_1/O
                         net (fo=1, routed)           0.000    11.503    inst_xadc_interface/m_b2d/p_0_in_0[24]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.080     8.912    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.029     8.941    inst_xadc_interface/m_b2d/div_reg[24]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.560ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.222%)  route 5.916ns (47.778%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[3]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[3]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.080     8.909    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.029     8.938    inst_xadc_interface/m_b2d/div_reg[3]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.560    

Slack (VIOLATED) :        -2.557ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.385ns  (logic 6.466ns (52.210%)  route 5.919ns (47.790%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.609    11.188    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.501 r  inst_xadc_interface/m_b2d/div[16]_i_1/O
                         net (fo=1, routed)           0.000    11.501    inst_xadc_interface/m_b2d/p_0_in_0[16]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.080     8.912    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.032     8.944    inst_xadc_interface/m_b2d/div_reg[16]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                 -2.557    

Slack (VIOLATED) :        -2.557ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.384ns  (logic 6.466ns (52.214%)  route 5.918ns (47.786%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.608    11.187    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.500 r  inst_xadc_interface/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    11.500    inst_xadc_interface/m_b2d/p_0_in_0[26]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.080     8.912    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.031     8.943    inst_xadc_interface/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 -2.557    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[2]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[2]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.080     8.909    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.031     8.940    inst_xadc_interface/m_b2d/div_reg[2]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.555    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.223%)  route 5.916ns (47.777%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[15]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[15]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.080     8.912    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.031     8.943    inst_xadc_interface/m_b2d/div_reg[15]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.555    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[25]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.080     8.912    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.032     8.944    inst_xadc_interface/m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.547ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.369ns  (logic 6.466ns (52.277%)  route 5.903ns (47.723%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.593    11.172    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.313    11.485 r  inst_xadc_interface/m_b2d/div[17]_i_1/O
                         net (fo=1, routed)           0.000    11.485    inst_xadc_interface/m_b2d/p_0_in_0[17]
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.080     8.909    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.029     8.938    inst_xadc_interface/m_b2d/div_reg[17]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 -2.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.545%)  route 0.336ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.547    -0.559    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  inst_xadc_interface/m_b2d/div_reg[11]/Q
                         net (fo=3, routed)           0.336    -0.082    inst_xadc_interface/m_b2d/div[11]
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.824    -0.788    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/C
                         clock pessimism              0.502    -0.286    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.066    -0.220    inst_xadc_interface/m_b2d/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.115    -0.288    inst_xadc_interface/dout[4]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059    -0.469    inst_xadc_interface/pot_bcd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.113    -0.290    inst_xadc_interface/dout[5]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052    -0.476    inst_xadc_interface/pot_bcd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.943%)  route 0.382ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.549    -0.557    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inst_xadc_interface/m_b2d/div_reg[25]/Q
                         net (fo=1, routed)           0.382    -0.034    inst_xadc_interface/m_b2d/div[25]
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.820    -0.792    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/C
                         clock pessimism              0.502    -0.290    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.070    -0.220    inst_xadc_interface/m_b2d/data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.991%)  route 0.130ns (48.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.560    -0.546    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X40Y57         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  inst_xadc_interface/m_b2d/dout_reg[15]/Q
                         net (fo=16, routed)          0.130    -0.275    inst_xadc_interface/dout[15]
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.831    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/C
                         clock pessimism              0.253    -0.529    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.066    -0.463    inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.727%)  route 0.143ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[8]/Q
                         net (fo=16, routed)          0.143    -0.260    inst_xadc_interface/dout[8]
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.078    -0.450    inst_xadc_interface/pot_bcd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070    -0.458    inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.797%)  route 0.137ns (49.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.137    -0.266    inst_xadc_interface/dout[4]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.066    -0.462    inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.063    -0.465    inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y54         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  inst_xadc_interface/m_b2d/dout_reg[7]/Q
                         net (fo=16, routed)          0.122    -0.259    inst_xadc_interface/dout[7]
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.829    -0.783    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/C
                         clock pessimism              0.254    -0.529    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.070    -0.459    inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        inst_xadc_interface/inst_adc/inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    inst_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y44     instSEVEN_SEGMENT/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y47     instSEVEN_SEGMENT/refresh_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y61     inst_xadc_interface/b2d_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y55     inst_xadc_interface/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y57     inst_xadc_interface/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y58     inst_xadc_interface/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44     instSEVEN_SEGMENT/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46     instSEVEN_SEGMENT/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y61     inst_xadc_interface/b2d_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y55     inst_xadc_interface/pmod_ch3_bcd_j13_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y53     inst_xadc_interface/pmod_ch3_bcd_j13_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y55     inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56     inst_xadc_interface/pmod_ch4_bcd_j11_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y53     inst_xadc_interface/pmod_ch4_bcd_j11_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y56     inst_xadc_interface/pmod_ch4_bcd_j11_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_10mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       92.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.802ns  (required time - arrival time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.479ns (36.809%)  route 4.256ns (63.191%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.565    -0.870    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  inst_uart_control/STATE_PROC.T3_reg[2]/Q
                         net (fo=55, routed)          2.303     1.889    inst_uart_control/STATE_PROC.T3_reg_n_0_[2]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.563 r  inst_uart_control/STATE_PROC.T3_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.563    inst_uart_control/STATE_PROC.T3_reg[4]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  inst_uart_control/STATE_PROC.T3_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.677    inst_uart_control/STATE_PROC.T3_reg[8]_i_2_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.791 r  inst_uart_control/STATE_PROC.T3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.791    inst_uart_control/STATE_PROC.T3_reg[12]_i_2_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.905 r  inst_uart_control/STATE_PROC.T3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.905    inst_uart_control/STATE_PROC.T3_reg[16]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  inst_uart_control/STATE_PROC.T3_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_uart_control/STATE_PROC.T3_reg[20]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.133 r  inst_uart_control/STATE_PROC.T3_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.133    inst_uart_control/STATE_PROC.T3_reg[24]_i_2_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.247 r  inst_uart_control/STATE_PROC.T3_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.247    inst_uart_control/STATE_PROC.T3_reg[28]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.581 r  inst_uart_control/STATE_PROC.T3_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.993     4.575    inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3_reg[31][1]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.331     4.906 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3[30]_i_1/O
                         net (fo=1, routed)           0.960     5.865    inst_uart_control/INST_UARTTRANSMITTER_n_32
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/C
                         clock pessimism              0.563    99.089    
                         clock uncertainty           -0.117    98.972    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.305    98.667    inst_uart_control/STATE_PROC.T3_reg[30]
  -------------------------------------------------------------------
                         required time                         98.667    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 92.802    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.038ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.117    98.902    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.473    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                         98.473    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.038    

Slack (MET) :             93.042ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 0.704ns (11.181%)  route 5.592ns (88.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 98.525 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861     5.428    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443    98.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.491    99.016    
                         clock uncertainty           -0.117    98.899    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429    98.470    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                         98.470    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                 93.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.266    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[4]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/C
                         clock pessimism              0.237    -0.542    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.482    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.951%)  route 0.165ns (47.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/Q
                         net (fo=3, routed)           0.165    -0.235    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.190    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.273    -0.506    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091    -0.415    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_uart_control/plusOp[1]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.543    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.107    -0.436    inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.190    -0.189    inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070    -0.436    inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/Q
                         net (fo=2, routed)           0.175    -0.203    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[1]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.237    -0.542    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.090    -0.452    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.014%)  route 0.201ns (51.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.201    -0.201    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  inst_uart_control/TXD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    inst_uart_control/TXD_DATA00_in[5]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/C
                         clock pessimism              0.254    -0.527    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.406    inst_uart_control/TXD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    inst_uart_control/plusOp[0]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.543    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091    -0.452    inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/Q
                         net (fo=43, routed)          0.235    -0.165    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.087    -0.419    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.162%)  route 0.208ns (52.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.194    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 r  inst_uart_control/TXD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    inst_uart_control/TXD_DATA00_in[2]
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
                         clock pessimism              0.254    -0.527    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.407    inst_uart_control/TXD_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.924%)  route 0.210ns (53.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.210    -0.192    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.147 r  inst_uart_control/TXD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    inst_uart_control/TXD_DATA00_in[4]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/C
                         clock pessimism              0.254    -0.527    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.406    inst_uart_control/TXD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_10mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    inst_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y45     inst_uart_control/GEN_MSG_HEX1_reg[100]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X29Y44     inst_uart_control/GEN_MSG_HEX1_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y41     inst_uart_control/GEN_MSG_HEX1_reg[106]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[110]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[112]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y41     inst_uart_control/GEN_MSG_HEX1_reg[106]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[112]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[117]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X30Y45     inst_uart_control/GEN_MSG_HEX1_reg[118]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y41     inst_uart_control/GEN_MSG_HEX1_reg[120]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y44     inst_uart_control/DELAY_ENB_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y45     inst_uart_control/GEN_MSG_HEX1_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y45     inst_uart_control/GEN_MSG_HEX1_reg[100]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X29Y44     inst_uart_control/GEN_MSG_HEX1_reg[101]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X29Y44     inst_uart_control/GEN_MSG_HEX1_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y42     inst_uart_control/GEN_MSG_HEX1_reg[102]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X31Y43     inst_uart_control/GEN_MSG_HEX1_reg[104]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0_1
  To Clock:  clk_out_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      190.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             190.991ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/delay_1s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.861ns (15.747%)  route 4.607ns (84.253%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 f  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 f  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.157     3.779 r  inst_2s_delay/delay_1s_i_1/O
                         net (fo=1, routed)           0.814     4.593    inst_2s_delay/delay_1s_i_1_n_0
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.132   195.896    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.312   195.584    inst_2s_delay/delay_1s_reg
  -------------------------------------------------------------------
                         required time                        195.584    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                190.991    

Slack (MET) :             192.229ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 f  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 r  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124     3.746 r  inst_2s_delay/count[30]_i_1/O
                         net (fo=1, routed)           0.000     3.746    inst_2s_delay/count[30]
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.132   195.896    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.079   195.975    inst_2s_delay/count_reg[30]
  -------------------------------------------------------------------
                         required time                        195.975    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                192.229    

Slack (MET) :             192.279ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.890ns (19.735%)  route 3.620ns (80.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          2.029     3.516    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.640 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.640    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.132   195.888    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.919    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                        195.919    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                192.279    

Slack (MET) :             192.366ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.131%)  route 3.531ns (79.869%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.940     3.427    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.551 r  inst_2s_delay/count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.551    inst_2s_delay/count[4]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.132   195.888    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.029   195.917    inst_2s_delay/count_reg[4]
  -------------------------------------------------------------------
                         required time                        195.917    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                192.366    

Slack (MET) :             192.447ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[2]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.132   195.888    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.919    inst_2s_delay/count_reg[2]
  -------------------------------------------------------------------
                         required time                        195.919    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.447    

Slack (MET) :             192.448ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[7]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.132   195.889    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.920    inst_2s_delay/count_reg[7]
  -------------------------------------------------------------------
                         required time                        195.920    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.448    

Slack (MET) :             192.450ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.890ns (20.522%)  route 3.447ns (79.478%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.856     3.343    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.467 r  inst_2s_delay/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.467    inst_2s_delay/count[1]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.132   195.888    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.029   195.917    inst_2s_delay/count_reg[1]
  -------------------------------------------------------------------
                         required time                        195.917    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                192.450    

Slack (MET) :             192.487ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.828ns (19.201%)  route 3.484ns (80.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 195.447 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.557    -0.878    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  inst_2s_delay/count_reg[6]/Q
                         net (fo=2, routed)           0.872     0.450    inst_2s_delay/count_reg_n_0_[6]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     0.574 r  inst_2s_delay/count[31]_i_8/O
                         net (fo=1, routed)           0.777     1.351    inst_2s_delay/count[31]_i_8_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          1.836     3.311    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124     3.435 r  inst_2s_delay/count[27]_i_1/O
                         net (fo=1, routed)           0.000     3.435    inst_2s_delay/count[27]
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.442   195.447    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
                         clock pessimism              0.578   196.026    
                         clock uncertainty           -0.132   195.893    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.029   195.922    inst_2s_delay/count_reg[27]
  -------------------------------------------------------------------
                         required time                        195.922    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                192.487    

Slack (MET) :             192.616ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[6]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.132   195.889    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.920    inst_2s_delay/count_reg[6]
  -------------------------------------------------------------------
                         required time                        195.920    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.616    

Slack (MET) :             192.617ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 195.444 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.439   195.444    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.578   196.023    
                         clock uncertainty           -0.132   195.890    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.031   195.921    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                        195.921    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[0]/Q
                         net (fo=3, routed)           0.237    -0.171    inst_2s_delay/count_reg_n_0_[0]
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.126 r  inst_2s_delay/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.126    inst_2s_delay/count[0]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
                         clock pessimism              0.240    -0.549    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.457    inst_2s_delay/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.012%)  route 0.271ns (53.988%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.152    -0.090    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  inst_2s_delay/count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    inst_2s_delay/count[20]
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/C
                         clock pessimism              0.254    -0.532    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.092    -0.440    inst_2s_delay/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.740%)  route 0.263ns (53.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.140    -0.098    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.053 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.826    -0.787    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.240    -0.547    
    SLICE_X31Y34         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.393%)  route 0.301ns (56.607%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.182    -0.060    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.015 r  inst_2s_delay/count[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    inst_2s_delay/count[19]
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/C
                         clock pessimism              0.254    -0.532    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.091    -0.441    inst_2s_delay/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.361ns (66.987%)  route 0.178ns (33.013%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.064    -0.342    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.233 r  inst_2s_delay/count_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.114    -0.119    inst_2s_delay/data0[16]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.111    -0.008 r  inst_2s_delay/count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    inst_2s_delay/count[16]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
                         clock pessimism              0.239    -0.547    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.620%)  route 0.324ns (58.380%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.201    -0.037    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  inst_2s_delay/count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.008    inst_2s_delay/count[14]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/C
                         clock pessimism              0.254    -0.532    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.440    inst_2s_delay/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.282%)  route 0.342ns (59.718%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.561    -0.545    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  inst_2s_delay/count_reg[27]/Q
                         net (fo=2, routed)           0.189    -0.216    inst_2s_delay/count_reg_n_0_[27]
    SLICE_X31Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          0.154    -0.017    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.028 r  inst_2s_delay/count[28]_i_1/O
                         net (fo=1, routed)           0.000     0.028    inst_2s_delay/count[28]
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.830    -0.783    inst_2s_delay/clk
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/C
                         clock pessimism              0.254    -0.529    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.092    -0.437    inst_2s_delay/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.303%)  route 0.342ns (59.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.223    -0.019    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.026 r  inst_2s_delay/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.026    inst_2s_delay/count[10]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/C
                         clock pessimism              0.239    -0.547    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.889%)  route 0.348ns (60.111%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[3]/Q
                         net (fo=2, routed)           0.232    -0.176    inst_2s_delay/count_reg_n_0_[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          0.116    -0.015    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.030    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.240    -0.549    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.457    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.359ns (61.896%)  route 0.221ns (38.104%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.293    inst_2s_delay/count_reg_n_0_[15]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  inst_2s_delay/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.108    -0.075    inst_2s_delay/data0[15]
    SLICE_X32Y35         LUT5 (Prop_lut5_I4_O)        0.108     0.033 r  inst_2s_delay/count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.033    inst_2s_delay/count[15]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
                         clock pessimism              0.239    -0.547    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.455    inst_2s_delay/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 98.462 }
Period(ns):         196.923
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         196.923     194.768    BUFGCTRL_X0Y4    inst_clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         196.923     195.674    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y32     inst_2s_delay/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X32Y35     inst_2s_delay/count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         196.923     195.923    SLICE_X31Y35     inst_2s_delay/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       196.923     16.437     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y32     inst_2s_delay/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y32     inst_2s_delay/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y34     inst_2s_delay/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X32Y35     inst_2s_delay/count_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y35     inst_2s_delay/count_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         98.462      97.962     SLICE_X31Y36     inst_2s_delay/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    inst_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0_1
  To Clock:  clk_out_100mhz_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -2.591ns,  Total Violation      -79.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 6.466ns (52.074%)  route 5.951ns (47.926%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.641    11.220    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.533 r  inst_xadc_interface/m_b2d/div[8]_i_1/O
                         net (fo=1, routed)           0.000    11.533    inst_xadc_interface/m_b2d/p_0_in_0[8]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.081     8.910    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.032     8.942    inst_xadc_interface/m_b2d/div_reg[8]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.412ns  (logic 6.466ns (52.095%)  route 5.946ns (47.905%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.636    11.215    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.528 r  inst_xadc_interface/m_b2d/div[20]_i_1/O
                         net (fo=1, routed)           0.000    11.528    inst_xadc_interface/m_b2d/p_0_in_0[20]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.081     8.910    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.031     8.941    inst_xadc_interface/m_b2d/div_reg[20]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.387ns  (logic 6.466ns (52.201%)  route 5.921ns (47.799%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.611    11.190    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.503 r  inst_xadc_interface/m_b2d/div[24]_i_1/O
                         net (fo=1, routed)           0.000    11.503    inst_xadc_interface/m_b2d/p_0_in_0[24]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.029     8.940    inst_xadc_interface/m_b2d/div_reg[24]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.222%)  route 5.916ns (47.778%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[3]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[3]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.029     8.937    inst_xadc_interface/m_b2d/div_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.385ns  (logic 6.466ns (52.210%)  route 5.919ns (47.790%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.609    11.188    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.501 r  inst_xadc_interface/m_b2d/div[16]_i_1/O
                         net (fo=1, routed)           0.000    11.501    inst_xadc_interface/m_b2d/p_0_in_0[16]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.032     8.943    inst_xadc_interface/m_b2d/div_reg[16]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                 -2.558    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.384ns  (logic 6.466ns (52.214%)  route 5.918ns (47.786%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.608    11.187    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.500 r  inst_xadc_interface/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    11.500    inst_xadc_interface/m_b2d/p_0_in_0[26]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.031     8.942    inst_xadc_interface/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 -2.558    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[2]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[2]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.031     8.939    inst_xadc_interface/m_b2d/div_reg[2]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.223%)  route 5.916ns (47.777%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[15]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[15]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.031     8.942    inst_xadc_interface/m_b2d/div_reg[15]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.552ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[25]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.032     8.943    inst_xadc_interface/m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.552    

Slack (VIOLATED) :        -2.548ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0 rise@10.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.369ns  (logic 6.466ns (52.277%)  route 5.903ns (47.723%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.593    11.172    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.313    11.485 r  inst_xadc_interface/m_b2d/div[17]_i_1/O
                         net (fo=1, routed)           0.000    11.485    inst_xadc_interface/m_b2d/p_0_in_0[17]
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.029     8.937    inst_xadc_interface/m_b2d/div_reg[17]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 -2.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.545%)  route 0.336ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.547    -0.559    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  inst_xadc_interface/m_b2d/div_reg[11]/Q
                         net (fo=3, routed)           0.336    -0.082    inst_xadc_interface/m_b2d/div[11]
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.824    -0.788    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/C
                         clock pessimism              0.502    -0.286    
                         clock uncertainty            0.081    -0.205    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.066    -0.139    inst_xadc_interface/m_b2d/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.115    -0.288    inst_xadc_interface/dout[4]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059    -0.388    inst_xadc_interface/pot_bcd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.113    -0.290    inst_xadc_interface/dout[5]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052    -0.395    inst_xadc_interface/pot_bcd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.943%)  route 0.382ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.549    -0.557    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inst_xadc_interface/m_b2d/div_reg[25]/Q
                         net (fo=1, routed)           0.382    -0.034    inst_xadc_interface/m_b2d/div[25]
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.820    -0.792    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/C
                         clock pessimism              0.502    -0.290    
                         clock uncertainty            0.081    -0.209    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.070    -0.139    inst_xadc_interface/m_b2d/data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.991%)  route 0.130ns (48.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.560    -0.546    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X40Y57         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  inst_xadc_interface/m_b2d/dout_reg[15]/Q
                         net (fo=16, routed)          0.130    -0.275    inst_xadc_interface/dout[15]
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.831    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/C
                         clock pessimism              0.253    -0.529    
                         clock uncertainty            0.081    -0.448    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.066    -0.382    inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.727%)  route 0.143ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[8]/Q
                         net (fo=16, routed)          0.143    -0.260    inst_xadc_interface/dout[8]
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.078    -0.369    inst_xadc_interface/pot_bcd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070    -0.377    inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.797%)  route 0.137ns (49.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.137    -0.266    inst_xadc_interface/dout[4]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.066    -0.381    inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.063    -0.384    inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y54         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  inst_xadc_interface/m_b2d/dout_reg[7]/Q
                         net (fo=16, routed)          0.122    -0.259    inst_xadc_interface/dout[7]
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.829    -0.783    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/C
                         clock pessimism              0.254    -0.529    
                         clock uncertainty            0.081    -0.448    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.070    -0.378    inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.665ns  (logic 1.123ns (24.073%)  route 3.542ns (75.927%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 89.118 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.553    89.118    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y54         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456    89.574 r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.995    90.569    inst_xadc_interface/pmod_ch2_bcd_j13[2]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.124    90.693 r  inst_xadc_interface/GEN_MSG_HEX1[226]_i_5/O
                         net (fo=1, routed)           0.000    90.693    inst_xadc_interface/GEN_MSG_HEX1[226]_i_5_n_0
    SLICE_X36Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    90.938 r  inst_xadc_interface/GEN_MSG_HEX1_reg[226]_i_2/O
                         net (fo=1, routed)           1.327    92.265    inst_uart_control/GEN_MSG_HEX1_reg[226]_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.298    92.563 r  inst_uart_control/GEN_MSG_HEX1[226]_i_1/O
                         net (fo=1, routed)           1.220    93.783    inst_uart_control/GEN_MSG_HEX1[226]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.671    inst_uart_control/GEN_MSG_HEX1_reg[226]
  -------------------------------------------------------------------
                         required time                         98.671    
                         arrival time                         -93.783    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.457ns  (logic 1.091ns (24.481%)  route 3.366ns (75.519%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y54         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/Q
                         net (fo=1, routed)           0.971    90.546    inst_xadc_interface/pmod_ch3_bcd_j12[15]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    90.670 r  inst_xadc_interface/GEN_MSG_HEX1[203]_i_4/O
                         net (fo=1, routed)           0.000    90.670    inst_xadc_interface/GEN_MSG_HEX1[203]_i_4_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    90.882 r  inst_xadc_interface/GEN_MSG_HEX1_reg[203]_i_2/O
                         net (fo=1, routed)           1.347    92.230    inst_uart_control/GEN_MSG_HEX1_reg[203]_4
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.529 r  inst_uart_control/GEN_MSG_HEX1[203]_i_1/O
                         net (fo=1, routed)           1.047    93.576    inst_uart_control/GEN_MSG_HEX1[203]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.671    inst_uart_control/GEN_MSG_HEX1_reg[203]
  -------------------------------------------------------------------
                         required time                         98.671    
                         arrival time                         -93.576    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.958%)  route 3.321ns (80.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[1]/Q
                         net (fo=3, routed)           0.841    90.416    inst_xadc_interface/pot_bcd_reg_n_0_[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.540 r  inst_xadc_interface/GEN_MSG_HEX1[225]_i_6/O
                         net (fo=1, routed)           1.002    91.542    inst_uart_control/GEN_MSG_HEX1_reg[225]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124    91.666 r  inst_uart_control/GEN_MSG_HEX1[225]_i_3/O
                         net (fo=1, routed)           0.449    92.115    inst_uart_control/GEN_MSG_HEX1[225]_i_3_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124    92.239 r  inst_uart_control/GEN_MSG_HEX1[225]_i_1/O
                         net (fo=1, routed)           1.029    93.268    inst_uart_control/GEN_MSG_HEX1[225]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.030    98.654    inst_uart_control/GEN_MSG_HEX1_reg[225]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -93.268    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.184ns  (logic 1.118ns (26.719%)  route 3.066ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pot_bcd_reg[5]/Q
                         net (fo=3, routed)           1.122    90.759    inst_xadc_interface/data_disp_3[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.883 r  inst_xadc_interface/GEN_MSG_HEX1[217]_i_6/O
                         net (fo=1, routed)           0.778    91.660    inst_uart_control/GEN_MSG_HEX1_reg[217]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.150    91.810 r  inst_uart_control/GEN_MSG_HEX1[217]_i_3/O
                         net (fo=1, routed)           1.167    92.977    inst_uart_control/GEN_MSG_HEX1[217]_i_3_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.326    93.303 r  inst_uart_control/GEN_MSG_HEX1[217]_i_1/O
                         net (fo=1, routed)           0.000    93.303    inst_uart_control/GEN_MSG_HEX1[217]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.241    98.685    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.031    98.716    inst_uart_control/GEN_MSG_HEX1_reg[217]
  -------------------------------------------------------------------
                         required time                         98.716    
                         arrival time                         -93.303    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.099ns  (logic 1.058ns (25.810%)  route 3.041ns (74.190%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[0]/Q
                         net (fo=3, routed)           1.116    90.691    inst_xadc_interface/pot_bcd_reg_n_0_[0]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    90.815 r  inst_xadc_interface/GEN_MSG_HEX1[224]_i_6/O
                         net (fo=1, routed)           0.820    91.635    inst_uart_control/GEN_MSG_HEX1_reg[224]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.152    91.787 r  inst_uart_control/GEN_MSG_HEX1[224]_i_3/O
                         net (fo=1, routed)           1.106    92.892    inst_uart_control/GEN_MSG_HEX1[224]_i_3_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.326    93.218 r  inst_uart_control/GEN_MSG_HEX1[224]_i_1/O
                         net (fo=1, routed)           0.000    93.218    inst_uart_control/GEN_MSG_HEX1[224]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.081    98.765    inst_uart_control/GEN_MSG_HEX1_reg[224]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -93.218    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.915ns  (logic 1.091ns (27.866%)  route 2.824ns (72.134%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 89.132 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.567    89.132    inst_xadc_interface/clk_out_100mhz
    SLICE_X40Y49         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    89.588 r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/Q
                         net (fo=1, routed)           0.948    90.536    inst_xadc_interface/pmod_ch4_bcd_j11[8]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    90.660 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_4/O
                         net (fo=1, routed)           0.000    90.660    inst_xadc_interface/GEN_MSG_HEX1[208]_i_4_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    90.872 r  inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2/O
                         net (fo=1, routed)           1.020    91.892    inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.191 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_1/O
                         net (fo=1, routed)           0.857    93.048    inst_uart_control/D[2]
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.241    98.685    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)       -0.040    98.645    inst_uart_control/GEN_MSG_HEX1_reg[208]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -93.048    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.945%)  route 2.989ns (77.055%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y54         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/Q
                         net (fo=1, routed)           1.011    90.649    inst_xadc_interface/pmod_ch1_bcd_j13[12]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124    90.773 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_3/O
                         net (fo=1, routed)           1.004    91.777    inst_xadc_interface/GEN_MSG_HEX1[216]_i_3_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    91.901 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_2/O
                         net (fo=1, routed)           0.973    92.874    inst_xadc_interface/GEN_MSG_HEX1[216]_i_2_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    92.998 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_1/O
                         net (fo=1, routed)           0.000    92.998    inst_uart_control/D[6]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.031    98.715    inst_uart_control/GEN_MSG_HEX1_reg[216]
  -------------------------------------------------------------------
                         required time                         98.715    
                         arrival time                         -92.998    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y46         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    89.587 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/Q
                         net (fo=1, routed)           0.806    90.394    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[1]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124    90.518 r  inst_uart_control/GEN_MSG_HEX1[241]_i_2/O
                         net (fo=1, routed)           1.501    92.019    inst_uart_control/GEN_MSG_HEX1[241]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.143 r  inst_uart_control/GEN_MSG_HEX1[241]_i_1/O
                         net (fo=1, routed)           0.696    92.838    inst_uart_control/GEN_MSG_HEX1[241]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.031    98.653    inst_uart_control/GEN_MSG_HEX1_reg[241]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                         -92.838    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.723ns  (logic 0.964ns (25.894%)  route 2.759ns (74.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.419    89.538 r  inst_xadc_interface/pot_bcd_reg[7]/Q
                         net (fo=3, routed)           0.976    90.514    inst_xadc_interface/data_disp_3[3]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.297    90.811 r  inst_xadc_interface/GEN_MSG_HEX1[219]_i_6/O
                         net (fo=1, routed)           0.769    91.580    inst_uart_control/GEN_MSG_HEX1_reg[219]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124    91.704 r  inst_uart_control/GEN_MSG_HEX1[219]_i_3/O
                         net (fo=1, routed)           1.014    92.718    inst_uart_control/GEN_MSG_HEX1[219]_i_3_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.124    92.842 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000    92.842    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.029    98.713    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         98.713    
                         arrival time                         -92.842    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.581ns  (logic 0.766ns (21.390%)  route 2.815ns (78.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    89.649 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/Q
                         net (fo=1, routed)           0.804    90.454    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[3]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124    90.578 r  inst_uart_control/GEN_MSG_HEX1[243]_i_2/O
                         net (fo=1, routed)           1.357    91.935    inst_uart_control/GEN_MSG_HEX1[243]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.059 r  inst_uart_control/GEN_MSG_HEX1[243]_i_1/O
                         net (fo=1, routed)           0.654    92.713    inst_uart_control/GEN_MSG_HEX1[243]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.045    98.639    inst_uart_control/GEN_MSG_HEX1_reg[243]
  -------------------------------------------------------------------
                         required time                         98.639    
                         arrival time                         -92.713    
  -------------------------------------------------------------------
                         slack                                  5.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_xadc_interface/temp_bcd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.190ns (29.748%)  route 0.449ns (70.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y47         FDRE                                         r  inst_xadc_interface/temp_bcd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/temp_bcd_reg[12]/Q
                         net (fo=2, routed)           0.264    -0.137    inst_uart_control/GEN_MSG_HEX1_reg[251]_0[12]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.049    -0.088 r  inst_uart_control/GEN_MSG_HEX1[248]_i_1/O
                         net (fo=1, routed)           0.185     0.097    inst_uart_control/GEN_MSG_HEX1[248]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.830    -0.783    inst_uart_control/clk_out_10mhz
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/C
                         clock pessimism              0.554    -0.228    
                         clock uncertainty            0.241     0.013    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)        -0.021    -0.008    inst_uart_control/GEN_MSG_HEX1_reg[248]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.319ns (42.095%)  route 0.439ns (57.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.239    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[5]
    SLICE_X40Y45         LUT5 (Prop_lut5_I2_O)        0.048    -0.191 r  inst_uart_control/GEN_MSG_HEX1[233]_i_2/O
                         net (fo=1, routed)           0.299     0.108    inst_uart_control/GEN_MSG_HEX1[233]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.107     0.215 r  inst_uart_control/GEN_MSG_HEX1[233]_i_1/O
                         net (fo=1, routed)           0.000     0.215    inst_uart_control/GEN_MSG_HEX1[233]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091     0.107    inst_uart_control/GEN_MSG_HEX1_reg[233]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.132%)  route 0.585ns (75.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X32Y48         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/Q
                         net (fo=1, routed)           0.585     0.184    inst_xadc_interface/pmod_ch4_bcd_j13[10]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  inst_xadc_interface/GEN_MSG_HEX1[210]_i_1/O
                         net (fo=1, routed)           0.000     0.229    inst_uart_control/D[4]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.241     0.014    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.092     0.106    inst_uart_control/GEN_MSG_HEX1_reg[210]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.254ns (32.895%)  route 0.518ns (67.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y49         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.215    inst_uart_control/GEN_MSG_HEX1_reg[235]_0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  inst_uart_control/GEN_MSG_HEX1[242]_i_2/O
                         net (fo=1, routed)           0.355     0.185    inst_uart_control/GEN_MSG_HEX1[242]_i_2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  inst_uart_control/GEN_MSG_HEX1[242]_i_1/O
                         net (fo=1, routed)           0.000     0.230    inst_uart_control/GEN_MSG_HEX1[242]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.091     0.107    inst_uart_control/GEN_MSG_HEX1_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.254ns (32.764%)  route 0.521ns (67.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/Q
                         net (fo=1, routed)           0.186    -0.193    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[4]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.148 r  inst_uart_control/GEN_MSG_HEX1[232]_i_2/O
                         net (fo=1, routed)           0.335     0.187    inst_uart_control/GEN_MSG_HEX1[232]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  inst_uart_control/GEN_MSG_HEX1[232]_i_1/O
                         net (fo=1, routed)           0.000     0.232    inst_uart_control/GEN_MSG_HEX1[232]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.092     0.108    inst_uart_control/GEN_MSG_HEX1_reg[232]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.832%)  route 0.600ns (74.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/clk_out_100mhz
    SLICE_X34Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/Q
                         net (fo=1, routed)           0.600     0.220    inst_xadc_interface/pmod_ch4_bcd_j13[9]
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_xadc_interface/GEN_MSG_HEX1[209]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/D[3]
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.241     0.015    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     0.136    inst_uart_control/GEN_MSG_HEX1_reg[209]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.904%)  route 0.592ns (76.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/Q
                         net (fo=1, routed)           0.592     0.190    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[5]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000     0.235    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.241     0.014    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.091     0.105    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.895%)  route 0.598ns (74.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y47         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/Q
                         net (fo=1, routed)           0.598     0.220    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[4]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_uart_control/GEN_MSG_HEX1[218]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/GEN_MSG_HEX1[218]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.241     0.014    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.134    inst_uart_control/GEN_MSG_HEX1_reg[218]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_xadc_interface/ldr_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[137]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.341%)  route 0.539ns (68.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y45         FDRE                                         r  inst_xadc_interface/ldr_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  inst_xadc_interface/ldr_bcd_reg[5]/Q
                         net (fo=2, routed)           0.539     0.144    inst_uart_control/GEN_MSG_HEX1_reg[123]_0[5]
    SLICE_X28Y44         LUT5 (Prop_lut5_I2_O)        0.098     0.242 r  inst_uart_control/GEN_MSG_HEX1[137]_i_1/O
                         net (fo=1, routed)           0.000     0.242    inst_uart_control/GEN_MSG_HEX1[137]_i_1_n_0
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X28Y44         FDSE (Hold_fdse_C_D)         0.092     0.108    inst_uart_control/GEN_MSG_HEX1_reg[137]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.356ns (45.161%)  route 0.432ns (54.839%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y56         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.317    inst_xadc_interface/pmod_ch2_bcd_j12[12]
    SLICE_X37Y56         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  inst_xadc_interface/GEN_MSG_HEX1[200]_i_4/O
                         net (fo=1, routed)           0.000    -0.272    inst_xadc_interface/GEN_MSG_HEX1[200]_i_4_n_0
    SLICE_X37Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.210 r  inst_xadc_interface/GEN_MSG_HEX1_reg[200]_i_2/O
                         net (fo=1, routed)           0.346     0.135    inst_uart_control/GEN_MSG_HEX1_reg[200]_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I2_O)        0.108     0.243 r  inst_uart_control/GEN_MSG_HEX1[200]_i_1/O
                         net (fo=1, routed)           0.000     0.243    inst_uart_control/GEN_MSG_HEX1[200]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.241     0.015    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.091     0.106    inst_uart_control/GEN_MSG_HEX1_reg[200]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :          333  Failing Endpoints,  Worst Slack       -1.595ns,  Total Violation     -413.035ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.257  6498.667    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.238    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                       6498.238    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.257  6498.667    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.238    inst_uart_control/GEN_MSG_HEX1_reg[84]
  -------------------------------------------------------------------
                         required time                       6498.238    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.257     0.029    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.011    inst_uart_control/STATE_PROC.T3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.257     0.029    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.011    inst_uart_control/STATE_PROC.T3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.665ns  (logic 1.123ns (24.073%)  route 3.542ns (75.927%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 89.118 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.553    89.118    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y54         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456    89.574 r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.995    90.569    inst_xadc_interface/pmod_ch2_bcd_j13[2]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.124    90.693 r  inst_xadc_interface/GEN_MSG_HEX1[226]_i_5/O
                         net (fo=1, routed)           0.000    90.693    inst_xadc_interface/GEN_MSG_HEX1[226]_i_5_n_0
    SLICE_X36Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    90.938 r  inst_xadc_interface/GEN_MSG_HEX1_reg[226]_i_2/O
                         net (fo=1, routed)           1.327    92.265    inst_uart_control/GEN_MSG_HEX1_reg[226]_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.298    92.563 r  inst_uart_control/GEN_MSG_HEX1[226]_i_1/O
                         net (fo=1, routed)           1.220    93.783    inst_uart_control/GEN_MSG_HEX1[226]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.671    inst_uart_control/GEN_MSG_HEX1_reg[226]
  -------------------------------------------------------------------
                         required time                         98.671    
                         arrival time                         -93.783    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.457ns  (logic 1.091ns (24.481%)  route 3.366ns (75.519%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y54         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/Q
                         net (fo=1, routed)           0.971    90.546    inst_xadc_interface/pmod_ch3_bcd_j12[15]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    90.670 r  inst_xadc_interface/GEN_MSG_HEX1[203]_i_4/O
                         net (fo=1, routed)           0.000    90.670    inst_xadc_interface/GEN_MSG_HEX1[203]_i_4_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    90.882 r  inst_xadc_interface/GEN_MSG_HEX1_reg[203]_i_2/O
                         net (fo=1, routed)           1.347    92.230    inst_uart_control/GEN_MSG_HEX1_reg[203]_4
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.529 r  inst_uart_control/GEN_MSG_HEX1[203]_i_1/O
                         net (fo=1, routed)           1.047    93.576    inst_uart_control/GEN_MSG_HEX1[203]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.671    inst_uart_control/GEN_MSG_HEX1_reg[203]
  -------------------------------------------------------------------
                         required time                         98.671    
                         arrival time                         -93.576    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.958%)  route 3.321ns (80.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[1]/Q
                         net (fo=3, routed)           0.841    90.416    inst_xadc_interface/pot_bcd_reg_n_0_[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.540 r  inst_xadc_interface/GEN_MSG_HEX1[225]_i_6/O
                         net (fo=1, routed)           1.002    91.542    inst_uart_control/GEN_MSG_HEX1_reg[225]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124    91.666 r  inst_uart_control/GEN_MSG_HEX1[225]_i_3/O
                         net (fo=1, routed)           0.449    92.115    inst_uart_control/GEN_MSG_HEX1[225]_i_3_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124    92.239 r  inst_uart_control/GEN_MSG_HEX1[225]_i_1/O
                         net (fo=1, routed)           1.029    93.268    inst_uart_control/GEN_MSG_HEX1[225]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.030    98.654    inst_uart_control/GEN_MSG_HEX1_reg[225]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -93.268    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.184ns  (logic 1.118ns (26.719%)  route 3.066ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pot_bcd_reg[5]/Q
                         net (fo=3, routed)           1.122    90.759    inst_xadc_interface/data_disp_3[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.883 r  inst_xadc_interface/GEN_MSG_HEX1[217]_i_6/O
                         net (fo=1, routed)           0.778    91.660    inst_uart_control/GEN_MSG_HEX1_reg[217]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.150    91.810 r  inst_uart_control/GEN_MSG_HEX1[217]_i_3/O
                         net (fo=1, routed)           1.167    92.977    inst_uart_control/GEN_MSG_HEX1[217]_i_3_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.326    93.303 r  inst_uart_control/GEN_MSG_HEX1[217]_i_1/O
                         net (fo=1, routed)           0.000    93.303    inst_uart_control/GEN_MSG_HEX1[217]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.241    98.685    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.031    98.716    inst_uart_control/GEN_MSG_HEX1_reg[217]
  -------------------------------------------------------------------
                         required time                         98.716    
                         arrival time                         -93.303    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.099ns  (logic 1.058ns (25.810%)  route 3.041ns (74.190%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[0]/Q
                         net (fo=3, routed)           1.116    90.691    inst_xadc_interface/pot_bcd_reg_n_0_[0]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    90.815 r  inst_xadc_interface/GEN_MSG_HEX1[224]_i_6/O
                         net (fo=1, routed)           0.820    91.635    inst_uart_control/GEN_MSG_HEX1_reg[224]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.152    91.787 r  inst_uart_control/GEN_MSG_HEX1[224]_i_3/O
                         net (fo=1, routed)           1.106    92.892    inst_uart_control/GEN_MSG_HEX1[224]_i_3_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.326    93.218 r  inst_uart_control/GEN_MSG_HEX1[224]_i_1/O
                         net (fo=1, routed)           0.000    93.218    inst_uart_control/GEN_MSG_HEX1[224]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.081    98.765    inst_uart_control/GEN_MSG_HEX1_reg[224]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -93.218    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.915ns  (logic 1.091ns (27.866%)  route 2.824ns (72.134%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 89.132 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.567    89.132    inst_xadc_interface/clk_out_100mhz
    SLICE_X40Y49         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    89.588 r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/Q
                         net (fo=1, routed)           0.948    90.536    inst_xadc_interface/pmod_ch4_bcd_j11[8]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    90.660 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_4/O
                         net (fo=1, routed)           0.000    90.660    inst_xadc_interface/GEN_MSG_HEX1[208]_i_4_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    90.872 r  inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2/O
                         net (fo=1, routed)           1.020    91.892    inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.191 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_1/O
                         net (fo=1, routed)           0.857    93.048    inst_uart_control/D[2]
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.241    98.685    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)       -0.040    98.645    inst_uart_control/GEN_MSG_HEX1_reg[208]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -93.048    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.945%)  route 2.989ns (77.055%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y54         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/Q
                         net (fo=1, routed)           1.011    90.649    inst_xadc_interface/pmod_ch1_bcd_j13[12]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124    90.773 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_3/O
                         net (fo=1, routed)           1.004    91.777    inst_xadc_interface/GEN_MSG_HEX1[216]_i_3_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    91.901 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_2/O
                         net (fo=1, routed)           0.973    92.874    inst_xadc_interface/GEN_MSG_HEX1[216]_i_2_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    92.998 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_1/O
                         net (fo=1, routed)           0.000    92.998    inst_uart_control/D[6]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.031    98.715    inst_uart_control/GEN_MSG_HEX1_reg[216]
  -------------------------------------------------------------------
                         required time                         98.715    
                         arrival time                         -92.998    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y46         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    89.587 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/Q
                         net (fo=1, routed)           0.806    90.394    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[1]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124    90.518 r  inst_uart_control/GEN_MSG_HEX1[241]_i_2/O
                         net (fo=1, routed)           1.501    92.019    inst_uart_control/GEN_MSG_HEX1[241]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.143 r  inst_uart_control/GEN_MSG_HEX1[241]_i_1/O
                         net (fo=1, routed)           0.696    92.838    inst_uart_control/GEN_MSG_HEX1[241]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.031    98.653    inst_uart_control/GEN_MSG_HEX1_reg[241]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                         -92.838    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.723ns  (logic 0.964ns (25.894%)  route 2.759ns (74.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.419    89.538 r  inst_xadc_interface/pot_bcd_reg[7]/Q
                         net (fo=3, routed)           0.976    90.514    inst_xadc_interface/data_disp_3[3]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.297    90.811 r  inst_xadc_interface/GEN_MSG_HEX1[219]_i_6/O
                         net (fo=1, routed)           0.769    91.580    inst_uart_control/GEN_MSG_HEX1_reg[219]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124    91.704 r  inst_uart_control/GEN_MSG_HEX1[219]_i_3/O
                         net (fo=1, routed)           1.014    92.718    inst_uart_control/GEN_MSG_HEX1[219]_i_3_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.124    92.842 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000    92.842    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.029    98.713    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         98.713    
                         arrival time                         -92.842    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.581ns  (logic 0.766ns (21.390%)  route 2.815ns (78.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    89.649 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/Q
                         net (fo=1, routed)           0.804    90.454    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[3]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124    90.578 r  inst_uart_control/GEN_MSG_HEX1[243]_i_2/O
                         net (fo=1, routed)           1.357    91.935    inst_uart_control/GEN_MSG_HEX1[243]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.059 r  inst_uart_control/GEN_MSG_HEX1[243]_i_1/O
                         net (fo=1, routed)           0.654    92.713    inst_uart_control/GEN_MSG_HEX1[243]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.241    98.684    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.045    98.639    inst_uart_control/GEN_MSG_HEX1_reg[243]
  -------------------------------------------------------------------
                         required time                         98.639    
                         arrival time                         -92.713    
  -------------------------------------------------------------------
                         slack                                  5.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_xadc_interface/temp_bcd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.190ns (29.748%)  route 0.449ns (70.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y47         FDRE                                         r  inst_xadc_interface/temp_bcd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/temp_bcd_reg[12]/Q
                         net (fo=2, routed)           0.264    -0.137    inst_uart_control/GEN_MSG_HEX1_reg[251]_0[12]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.049    -0.088 r  inst_uart_control/GEN_MSG_HEX1[248]_i_1/O
                         net (fo=1, routed)           0.185     0.097    inst_uart_control/GEN_MSG_HEX1[248]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.830    -0.783    inst_uart_control/clk_out_10mhz
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/C
                         clock pessimism              0.554    -0.228    
                         clock uncertainty            0.241     0.013    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)        -0.021    -0.008    inst_uart_control/GEN_MSG_HEX1_reg[248]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.319ns (42.095%)  route 0.439ns (57.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.239    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[5]
    SLICE_X40Y45         LUT5 (Prop_lut5_I2_O)        0.048    -0.191 r  inst_uart_control/GEN_MSG_HEX1[233]_i_2/O
                         net (fo=1, routed)           0.299     0.108    inst_uart_control/GEN_MSG_HEX1[233]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.107     0.215 r  inst_uart_control/GEN_MSG_HEX1[233]_i_1/O
                         net (fo=1, routed)           0.000     0.215    inst_uart_control/GEN_MSG_HEX1[233]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091     0.107    inst_uart_control/GEN_MSG_HEX1_reg[233]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.132%)  route 0.585ns (75.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X32Y48         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/Q
                         net (fo=1, routed)           0.585     0.184    inst_xadc_interface/pmod_ch4_bcd_j13[10]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  inst_xadc_interface/GEN_MSG_HEX1[210]_i_1/O
                         net (fo=1, routed)           0.000     0.229    inst_uart_control/D[4]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.241     0.014    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.092     0.106    inst_uart_control/GEN_MSG_HEX1_reg[210]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.254ns (32.895%)  route 0.518ns (67.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y49         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.215    inst_uart_control/GEN_MSG_HEX1_reg[235]_0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  inst_uart_control/GEN_MSG_HEX1[242]_i_2/O
                         net (fo=1, routed)           0.355     0.185    inst_uart_control/GEN_MSG_HEX1[242]_i_2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  inst_uart_control/GEN_MSG_HEX1[242]_i_1/O
                         net (fo=1, routed)           0.000     0.230    inst_uart_control/GEN_MSG_HEX1[242]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.091     0.107    inst_uart_control/GEN_MSG_HEX1_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.254ns (32.764%)  route 0.521ns (67.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/Q
                         net (fo=1, routed)           0.186    -0.193    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[4]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.148 r  inst_uart_control/GEN_MSG_HEX1[232]_i_2/O
                         net (fo=1, routed)           0.335     0.187    inst_uart_control/GEN_MSG_HEX1[232]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  inst_uart_control/GEN_MSG_HEX1[232]_i_1/O
                         net (fo=1, routed)           0.000     0.232    inst_uart_control/GEN_MSG_HEX1[232]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.092     0.108    inst_uart_control/GEN_MSG_HEX1_reg[232]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.832%)  route 0.600ns (74.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/clk_out_100mhz
    SLICE_X34Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/Q
                         net (fo=1, routed)           0.600     0.220    inst_xadc_interface/pmod_ch4_bcd_j13[9]
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_xadc_interface/GEN_MSG_HEX1[209]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/D[3]
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.241     0.015    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     0.136    inst_uart_control/GEN_MSG_HEX1_reg[209]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.904%)  route 0.592ns (76.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/Q
                         net (fo=1, routed)           0.592     0.190    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[5]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000     0.235    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.241     0.014    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.091     0.105    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.895%)  route 0.598ns (74.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y47         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/Q
                         net (fo=1, routed)           0.598     0.220    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[4]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_uart_control/GEN_MSG_HEX1[218]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/GEN_MSG_HEX1[218]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.241     0.014    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.134    inst_uart_control/GEN_MSG_HEX1_reg[218]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_xadc_interface/ldr_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[137]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.341%)  route 0.539ns (68.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y45         FDRE                                         r  inst_xadc_interface/ldr_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  inst_xadc_interface/ldr_bcd_reg[5]/Q
                         net (fo=2, routed)           0.539     0.144    inst_uart_control/GEN_MSG_HEX1_reg[123]_0[5]
    SLICE_X28Y44         LUT5 (Prop_lut5_I2_O)        0.098     0.242 r  inst_uart_control/GEN_MSG_HEX1[137]_i_1/O
                         net (fo=1, routed)           0.000     0.242    inst_uart_control/GEN_MSG_HEX1[137]_i_1_n_0
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.241     0.016    
    SLICE_X28Y44         FDSE (Hold_fdse_C_D)         0.092     0.108    inst_uart_control/GEN_MSG_HEX1_reg[137]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.356ns (45.161%)  route 0.432ns (54.839%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y56         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.317    inst_xadc_interface/pmod_ch2_bcd_j12[12]
    SLICE_X37Y56         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  inst_xadc_interface/GEN_MSG_HEX1[200]_i_4/O
                         net (fo=1, routed)           0.000    -0.272    inst_xadc_interface/GEN_MSG_HEX1[200]_i_4_n_0
    SLICE_X37Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.210 r  inst_xadc_interface/GEN_MSG_HEX1_reg[200]_i_2/O
                         net (fo=1, routed)           0.346     0.135    inst_uart_control/GEN_MSG_HEX1_reg[200]_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I2_O)        0.108     0.243 r  inst_uart_control/GEN_MSG_HEX1[200]_i_1/O
                         net (fo=1, routed)           0.000     0.243    inst_uart_control/GEN_MSG_HEX1[200]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.241     0.015    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.091     0.106    inst_uart_control/GEN_MSG_HEX1_reg[200]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_10mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       92.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.798ns  (required time - arrival time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.479ns (36.809%)  route 4.256ns (63.191%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.565    -0.870    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  inst_uart_control/STATE_PROC.T3_reg[2]/Q
                         net (fo=55, routed)          2.303     1.889    inst_uart_control/STATE_PROC.T3_reg_n_0_[2]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.563 r  inst_uart_control/STATE_PROC.T3_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.563    inst_uart_control/STATE_PROC.T3_reg[4]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  inst_uart_control/STATE_PROC.T3_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.677    inst_uart_control/STATE_PROC.T3_reg[8]_i_2_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.791 r  inst_uart_control/STATE_PROC.T3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.791    inst_uart_control/STATE_PROC.T3_reg[12]_i_2_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.905 r  inst_uart_control/STATE_PROC.T3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.905    inst_uart_control/STATE_PROC.T3_reg[16]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  inst_uart_control/STATE_PROC.T3_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_uart_control/STATE_PROC.T3_reg[20]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.133 r  inst_uart_control/STATE_PROC.T3_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.133    inst_uart_control/STATE_PROC.T3_reg[24]_i_2_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.247 r  inst_uart_control/STATE_PROC.T3_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.247    inst_uart_control/STATE_PROC.T3_reg[28]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.581 r  inst_uart_control/STATE_PROC.T3_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.993     4.575    inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3_reg[31][1]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.331     4.906 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3[30]_i_1/O
                         net (fo=1, routed)           0.960     5.865    inst_uart_control/INST_UARTTRANSMITTER_n_32
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/C
                         clock pessimism              0.563    99.089    
                         clock uncertainty           -0.121    98.968    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.305    98.663    inst_uart_control/STATE_PROC.T3_reg[30]
  -------------------------------------------------------------------
                         required time                         98.663    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 92.798    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.039ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0 rise@100.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 0.704ns (11.181%)  route 5.592ns (88.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 98.525 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861     5.428    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443    98.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.491    99.016    
                         clock uncertainty           -0.121    98.895    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429    98.466    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                         98.466    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                 93.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.266    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[4]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/C
                         clock pessimism              0.237    -0.542    
                         clock uncertainty            0.121    -0.421    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.361    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.951%)  route 0.165ns (47.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/Q
                         net (fo=3, routed)           0.165    -0.235    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.190    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.121    -0.385    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091    -0.294    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_uart_control/plusOp[1]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.543    
                         clock uncertainty            0.121    -0.422    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.107    -0.315    inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.190    -0.189    inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.121    -0.385    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070    -0.315    inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/Q
                         net (fo=2, routed)           0.175    -0.203    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[1]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.237    -0.542    
                         clock uncertainty            0.121    -0.421    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.090    -0.331    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.014%)  route 0.201ns (51.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.201    -0.201    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  inst_uart_control/TXD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    inst_uart_control/TXD_DATA00_in[5]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/C
                         clock pessimism              0.254    -0.527    
                         clock uncertainty            0.121    -0.406    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.285    inst_uart_control/TXD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    inst_uart_control/plusOp[0]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.543    
                         clock uncertainty            0.121    -0.422    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091    -0.331    inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/Q
                         net (fo=43, routed)          0.235    -0.165    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.121    -0.385    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.087    -0.298    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.162%)  route 0.208ns (52.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.194    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 r  inst_uart_control/TXD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    inst_uart_control/TXD_DATA00_in[2]
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
                         clock pessimism              0.254    -0.527    
                         clock uncertainty            0.121    -0.406    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.286    inst_uart_control/TXD_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_10mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.924%)  route 0.210ns (53.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.210    -0.192    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.147 r  inst_uart_control/TXD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    inst_uart_control/TXD_DATA00_in[4]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/C
                         clock pessimism              0.254    -0.527    
                         clock uncertainty            0.121    -0.406    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.285    inst_uart_control/TXD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :          333  Failing Endpoints,  Worst Slack       -1.591ns,  Total Violation     -411.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.252  6498.671    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.242    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                       6498.243    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.252  6498.671    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.242    inst_uart_control/GEN_MSG_HEX1_reg[84]
  -------------------------------------------------------------------
                         required time                       6498.243    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.252     0.025    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.007    inst_uart_control/STATE_PROC.T3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.252     0.025    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.007    inst_uart_control/STATE_PROC.T3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0_1
  To Clock:  clk_out_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      190.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             190.986ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/delay_1s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.861ns (15.747%)  route 4.607ns (84.253%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 f  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 f  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.157     3.779 r  inst_2s_delay/delay_1s_i_1/O
                         net (fo=1, routed)           0.814     4.593    inst_2s_delay/delay_1s_i_1_n_0
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.137   195.892    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.312   195.580    inst_2s_delay/delay_1s_reg
  -------------------------------------------------------------------
                         required time                        195.580    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                190.986    

Slack (MET) :             192.225ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 f  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 r  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124     3.746 r  inst_2s_delay/count[30]_i_1/O
                         net (fo=1, routed)           0.000     3.746    inst_2s_delay/count[30]
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.137   195.892    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.079   195.971    inst_2s_delay/count_reg[30]
  -------------------------------------------------------------------
                         required time                        195.971    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                192.225    

Slack (MET) :             192.274ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.890ns (19.735%)  route 3.620ns (80.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          2.029     3.516    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.640 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.640    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.915    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                        195.915    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                192.274    

Slack (MET) :             192.361ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.131%)  route 3.531ns (79.869%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.940     3.427    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.551 r  inst_2s_delay/count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.551    inst_2s_delay/count[4]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.029   195.913    inst_2s_delay/count_reg[4]
  -------------------------------------------------------------------
                         required time                        195.913    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                192.361    

Slack (MET) :             192.442ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[2]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.915    inst_2s_delay/count_reg[2]
  -------------------------------------------------------------------
                         required time                        195.915    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.442    

Slack (MET) :             192.443ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[7]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.137   195.885    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.916    inst_2s_delay/count_reg[7]
  -------------------------------------------------------------------
                         required time                        195.916    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.443    

Slack (MET) :             192.445ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.890ns (20.522%)  route 3.447ns (79.478%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.856     3.343    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.467 r  inst_2s_delay/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.467    inst_2s_delay/count[1]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.029   195.913    inst_2s_delay/count_reg[1]
  -------------------------------------------------------------------
                         required time                        195.913    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                192.445    

Slack (MET) :             192.483ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.828ns (19.201%)  route 3.484ns (80.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 195.447 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.557    -0.878    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  inst_2s_delay/count_reg[6]/Q
                         net (fo=2, routed)           0.872     0.450    inst_2s_delay/count_reg_n_0_[6]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     0.574 r  inst_2s_delay/count[31]_i_8/O
                         net (fo=1, routed)           0.777     1.351    inst_2s_delay/count[31]_i_8_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          1.836     3.311    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124     3.435 r  inst_2s_delay/count[27]_i_1/O
                         net (fo=1, routed)           0.000     3.435    inst_2s_delay/count[27]
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.442   195.447    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
                         clock pessimism              0.578   196.026    
                         clock uncertainty           -0.137   195.889    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.029   195.918    inst_2s_delay/count_reg[27]
  -------------------------------------------------------------------
                         required time                        195.918    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                192.483    

Slack (MET) :             192.611ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[6]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.137   195.885    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.916    inst_2s_delay/count_reg[6]
  -------------------------------------------------------------------
                         required time                        195.916    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.611    

Slack (MET) :             192.612ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0 rise@196.923ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 195.444 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.439   195.444    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.578   196.023    
                         clock uncertainty           -0.137   195.886    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.031   195.917    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                        195.917    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[0]/Q
                         net (fo=3, routed)           0.237    -0.171    inst_2s_delay/count_reg_n_0_[0]
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.126 r  inst_2s_delay/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.126    inst_2s_delay/count[0]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
                         clock pessimism              0.240    -0.549    
                         clock uncertainty            0.137    -0.412    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.320    inst_2s_delay/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.012%)  route 0.271ns (53.988%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.152    -0.090    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  inst_2s_delay/count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    inst_2s_delay/count[20]
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/C
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.137    -0.395    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.092    -0.303    inst_2s_delay/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.740%)  route 0.263ns (53.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.140    -0.098    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.053 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.826    -0.787    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.240    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X31Y34         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.393%)  route 0.301ns (56.607%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.182    -0.060    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.015 r  inst_2s_delay/count[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    inst_2s_delay/count[19]
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/C
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.137    -0.395    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.091    -0.304    inst_2s_delay/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.361ns (66.987%)  route 0.178ns (33.013%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.064    -0.342    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.233 r  inst_2s_delay/count_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.114    -0.119    inst_2s_delay/data0[16]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.111    -0.008 r  inst_2s_delay/count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    inst_2s_delay/count[16]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
                         clock pessimism              0.239    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.620%)  route 0.324ns (58.380%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.201    -0.037    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  inst_2s_delay/count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.008    inst_2s_delay/count[14]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/C
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.137    -0.395    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.303    inst_2s_delay/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.282%)  route 0.342ns (59.718%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.561    -0.545    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  inst_2s_delay/count_reg[27]/Q
                         net (fo=2, routed)           0.189    -0.216    inst_2s_delay/count_reg_n_0_[27]
    SLICE_X31Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          0.154    -0.017    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.028 r  inst_2s_delay/count[28]_i_1/O
                         net (fo=1, routed)           0.000     0.028    inst_2s_delay/count[28]
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.830    -0.783    inst_2s_delay/clk
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/C
                         clock pessimism              0.254    -0.529    
                         clock uncertainty            0.137    -0.392    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.092    -0.300    inst_2s_delay/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.303%)  route 0.342ns (59.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.223    -0.019    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.026 r  inst_2s_delay/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.026    inst_2s_delay/count[10]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/C
                         clock pessimism              0.239    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.889%)  route 0.348ns (60.111%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[3]/Q
                         net (fo=2, routed)           0.232    -0.176    inst_2s_delay/count_reg_n_0_[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          0.116    -0.015    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.030    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.240    -0.549    
                         clock uncertainty            0.137    -0.412    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.320    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.359ns (61.896%)  route 0.221ns (38.104%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.293    inst_2s_delay/count_reg_n_0_[15]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  inst_2s_delay/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.108    -0.075    inst_2s_delay/data0[15]
    SLICE_X32Y35         LUT5 (Prop_lut5_I4_O)        0.108     0.033 r  inst_2s_delay/count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.033    inst_2s_delay/count[15]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
                         clock pessimism              0.239    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0
  To Clock:  clk_out_100mhz_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -2.591ns,  Total Violation      -79.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 6.466ns (52.074%)  route 5.951ns (47.926%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.641    11.220    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.533 r  inst_xadc_interface/m_b2d/div[8]_i_1/O
                         net (fo=1, routed)           0.000    11.533    inst_xadc_interface/m_b2d/p_0_in_0[8]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[8]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.081     8.910    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.032     8.942    inst_xadc_interface/m_b2d/div_reg[8]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.412ns  (logic 6.466ns (52.095%)  route 5.946ns (47.905%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.636    11.215    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.528 r  inst_xadc_interface/m_b2d/div[20]_i_1/O
                         net (fo=1, routed)           0.000    11.528    inst_xadc_interface/m_b2d/p_0_in_0[20]
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.419     8.500    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[20]/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.081     8.910    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.031     8.941    inst_xadc_interface/m_b2d/div_reg[20]
  -------------------------------------------------------------------
                         required time                          8.941    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.387ns  (logic 6.466ns (52.201%)  route 5.921ns (47.799%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.611    11.190    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.503 r  inst_xadc_interface/m_b2d/div[24]_i_1/O
                         net (fo=1, routed)           0.000    11.503    inst_xadc_interface/m_b2d/p_0_in_0[24]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[24]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.029     8.940    inst_xadc_interface/m_b2d/div_reg[24]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.222%)  route 5.916ns (47.778%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[3]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[3]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[3]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.029     8.937    inst_xadc_interface/m_b2d/div_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.385ns  (logic 6.466ns (52.210%)  route 5.919ns (47.790%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.609    11.188    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.501 r  inst_xadc_interface/m_b2d/div[16]_i_1/O
                         net (fo=1, routed)           0.000    11.501    inst_xadc_interface/m_b2d/p_0_in_0[16]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[16]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.032     8.943    inst_xadc_interface/m_b2d/div_reg[16]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                 -2.558    

Slack (VIOLATED) :        -2.558ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.384ns  (logic 6.466ns (52.214%)  route 5.918ns (47.786%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.608    11.187    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.500 r  inst_xadc_interface/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    11.500    inst_xadc_interface/m_b2d/p_0_in_0[26]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[26]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.031     8.942    inst_xadc_interface/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 -2.558    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[2]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[2]
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y75         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[2]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.031     8.939    inst_xadc_interface/m_b2d/div_reg[2]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.382ns  (logic 6.466ns (52.223%)  route 5.916ns (47.777%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.606    11.185    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X32Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.498 r  inst_xadc_interface/m_b2d/div[15]_i_1/O
                         net (fo=1, routed)           0.000    11.498    inst_xadc_interface/m_b2d/p_0_in_0[15]
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X32Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[15]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.031     8.942    inst_xadc_interface/m_b2d/div_reg[15]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.552ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 6.466ns (52.235%)  route 5.913ns (47.765%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.603    11.182    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.313    11.495 r  inst_xadc_interface/m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    11.495    inst_xadc_interface/m_b2d/p_0_in_0[25]
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.420     8.501    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
                         clock pessimism              0.490     8.992    
                         clock uncertainty           -0.081     8.911    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.032     8.943    inst_xadc_interface/m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                 -2.552    

Slack (VIOLATED) :        -2.548ns  (required time - arrival time)
  Source:                 inst_xadc_interface/m_b2d/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@10.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.369ns  (logic 6.466ns (52.277%)  route 5.903ns (47.723%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.551    -0.884    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y60         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.366 f  inst_xadc_interface/m_b2d/data_reg[3]/Q
                         net (fo=83, routed)          0.610     0.244    inst_xadc_interface/m_b2d/data_reg_n_0_[3]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.124     0.368 r  inst_xadc_interface/m_b2d/div0__0_i_4/O
                         net (fo=6, routed)           0.901     1.269    inst_xadc_interface/m_b2d/div0__0_i_4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.795 r  inst_xadc_interface/m_b2d/div0__18/CO[3]
                         net (fo=1, routed)           0.000     1.795    inst_xadc_interface/m_b2d/div0__18_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.017 r  inst_xadc_interface/m_b2d/div0__19/O[0]
                         net (fo=3, routed)           0.728     2.745    inst_xadc_interface/m_b2d/div0__19_n_7
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.299     3.044 r  inst_xadc_interface/m_b2d/div0__48_i_3/O
                         net (fo=1, routed)           0.629     3.673    inst_xadc_interface/m_b2d/div0__48_i_3_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.180 r  inst_xadc_interface/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000     4.180    inst_xadc_interface/m_b2d/div0__48_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.493 r  inst_xadc_interface/m_b2d/div0__49/O[3]
                         net (fo=3, routed)           0.513     5.007    inst_xadc_interface/m_b2d/div0__49_n_4
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.306     5.313 r  inst_xadc_interface/m_b2d/div0__61_i_4/O
                         net (fo=1, routed)           0.483     5.796    inst_xadc_interface/m_b2d/div0__61_i_4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.322 r  inst_xadc_interface/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000     6.322    inst_xadc_interface/m_b2d/div0__61_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  inst_xadc_interface/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000     6.436    inst_xadc_interface/m_b2d/div0__62_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  inst_xadc_interface/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000     6.550    inst_xadc_interface/m_b2d/div0__63_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  inst_xadc_interface/m_b2d/div0__64/O[2]
                         net (fo=5, routed)           0.620     7.409    inst_xadc_interface/m_b2d/div0__64_n_5
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.302     7.711 r  inst_xadc_interface/m_b2d/div0__72_i_4/O
                         net (fo=1, routed)           0.000     7.711    inst_xadc_interface/m_b2d/div0__72_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.243 r  inst_xadc_interface/m_b2d/div0__72/CO[3]
                         net (fo=1, routed)           0.000     8.243    inst_xadc_interface/m_b2d/div0__72_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  inst_xadc_interface/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000     8.357    inst_xadc_interface/m_b2d/div0__73_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.670 r  inst_xadc_interface/m_b2d/div0__74/O[3]
                         net (fo=3, routed)           0.816     9.486    inst_xadc_interface/m_b2d/div0__74_n_4
    SLICE_X32Y74         LUT4 (Prop_lut4_I1_O)        0.306     9.792 r  inst_xadc_interface/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000     9.792    inst_xadc_interface/m_b2d/div0__83_i_7_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  inst_xadc_interface/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.009    10.351    inst_xadc_interface/m_b2d/div0__83_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.579 r  inst_xadc_interface/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.593    11.172    inst_xadc_interface/m_b2d/div0__84_n_1
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.313    11.485 r  inst_xadc_interface/m_b2d/div[17]_i_1/O
                         net (fo=1, routed)           0.000    11.485    inst_xadc_interface/m_b2d/p_0_in_0[17]
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    P10                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.991    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.417     8.498    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[17]/C
                         clock pessimism              0.490     8.989    
                         clock uncertainty           -0.081     8.908    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.029     8.937    inst_xadc_interface/m_b2d/div_reg[17]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 -2.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.545%)  route 0.336ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.547    -0.559    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X35Y74         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  inst_xadc_interface/m_b2d/div_reg[11]/Q
                         net (fo=3, routed)           0.336    -0.082    inst_xadc_interface/m_b2d/div[11]
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.824    -0.788    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y63         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[11]/C
                         clock pessimism              0.502    -0.286    
                         clock uncertainty            0.081    -0.205    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.066    -0.139    inst_xadc_interface/m_b2d/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.115    -0.288    inst_xadc_interface/dout[4]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[4]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059    -0.388    inst_xadc_interface/pot_bcd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.113    -0.290    inst_xadc_interface/dout[5]
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052    -0.395    inst_xadc_interface/pot_bcd_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/div_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/m_b2d/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.943%)  route 0.382ns (73.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.549    -0.557    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X31Y76         FDRE                                         r  inst_xadc_interface/m_b2d/div_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inst_xadc_interface/m_b2d/div_reg[25]/Q
                         net (fo=1, routed)           0.382    -0.034    inst_xadc_interface/m_b2d/div[25]
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.820    -0.792    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X37Y68         FDRE                                         r  inst_xadc_interface/m_b2d/data_reg[25]/C
                         clock pessimism              0.502    -0.290    
                         clock uncertainty            0.081    -0.209    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.070    -0.139    inst_xadc_interface/m_b2d/data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.991%)  route 0.130ns (48.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.560    -0.546    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X40Y57         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  inst_xadc_interface/m_b2d/dout_reg[15]/Q
                         net (fo=16, routed)          0.130    -0.275    inst_xadc_interface/dout[15]
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.831    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y55         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]/C
                         clock pessimism              0.253    -0.529    
                         clock uncertainty            0.081    -0.448    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.066    -0.382    inst_xadc_interface/pmod_ch4_bcd_j11_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pot_bcd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.727%)  route 0.143ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[8]/Q
                         net (fo=16, routed)          0.143    -0.260    inst_xadc_interface/dout[8]
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[8]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.078    -0.369    inst_xadc_interface/pot_bcd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070    -0.377    inst_xadc_interface/pmod_ch3_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.797%)  route 0.137ns (49.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[4]/Q
                         net (fo=16, routed)          0.137    -0.266    inst_xadc_interface/dout[4]
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y51         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.066    -0.381    inst_xadc_interface/pmod_ch3_bcd_j11_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.129%)  route 0.135ns (48.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X36Y51         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  inst_xadc_interface/m_b2d/dout_reg[5]/Q
                         net (fo=16, routed)          0.135    -0.268    inst_xadc_interface/dout[5]
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.830    -0.782    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y51         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]/C
                         clock pessimism              0.254    -0.528    
                         clock uncertainty            0.081    -0.447    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.063    -0.384    inst_xadc_interface/pmod_ch2_bcd_j11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_xadc_interface/m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/m_b2d/clk_out_100mhz
    SLICE_X38Y54         FDRE                                         r  inst_xadc_interface/m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  inst_xadc_interface/m_b2d/dout_reg[7]/Q
                         net (fo=16, routed)          0.122    -0.259    inst_xadc_interface/dout[7]
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.829    -0.783    inst_xadc_interface/clk_out_100mhz
    SLICE_X39Y55         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]/C
                         clock pessimism              0.254    -0.529    
                         clock uncertainty            0.081    -0.448    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.070    -0.378    inst_xadc_interface/pmod_ch3_bcd_j13_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.665ns  (logic 1.123ns (24.073%)  route 3.542ns (75.927%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 89.118 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.553    89.118    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y54         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456    89.574 r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.995    90.569    inst_xadc_interface/pmod_ch2_bcd_j13[2]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.124    90.693 r  inst_xadc_interface/GEN_MSG_HEX1[226]_i_5/O
                         net (fo=1, routed)           0.000    90.693    inst_xadc_interface/GEN_MSG_HEX1[226]_i_5_n_0
    SLICE_X36Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    90.938 r  inst_xadc_interface/GEN_MSG_HEX1_reg[226]_i_2/O
                         net (fo=1, routed)           1.327    92.265    inst_uart_control/GEN_MSG_HEX1_reg[226]_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.298    92.563 r  inst_uart_control/GEN_MSG_HEX1[226]_i_1/O
                         net (fo=1, routed)           1.220    93.783    inst_uart_control/GEN_MSG_HEX1[226]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.675    inst_uart_control/GEN_MSG_HEX1_reg[226]
  -------------------------------------------------------------------
                         required time                         98.675    
                         arrival time                         -93.783    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.457ns  (logic 1.091ns (24.481%)  route 3.366ns (75.519%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y54         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/Q
                         net (fo=1, routed)           0.971    90.546    inst_xadc_interface/pmod_ch3_bcd_j12[15]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    90.670 r  inst_xadc_interface/GEN_MSG_HEX1[203]_i_4/O
                         net (fo=1, routed)           0.000    90.670    inst_xadc_interface/GEN_MSG_HEX1[203]_i_4_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    90.882 r  inst_xadc_interface/GEN_MSG_HEX1_reg[203]_i_2/O
                         net (fo=1, routed)           1.347    92.230    inst_uart_control/GEN_MSG_HEX1_reg[203]_4
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.529 r  inst_uart_control/GEN_MSG_HEX1[203]_i_1/O
                         net (fo=1, routed)           1.047    93.576    inst_uart_control/GEN_MSG_HEX1[203]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.675    inst_uart_control/GEN_MSG_HEX1_reg[203]
  -------------------------------------------------------------------
                         required time                         98.675    
                         arrival time                         -93.576    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.958%)  route 3.321ns (80.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[1]/Q
                         net (fo=3, routed)           0.841    90.416    inst_xadc_interface/pot_bcd_reg_n_0_[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.540 r  inst_xadc_interface/GEN_MSG_HEX1[225]_i_6/O
                         net (fo=1, routed)           1.002    91.542    inst_uart_control/GEN_MSG_HEX1_reg[225]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124    91.666 r  inst_uart_control/GEN_MSG_HEX1[225]_i_3/O
                         net (fo=1, routed)           0.449    92.115    inst_uart_control/GEN_MSG_HEX1[225]_i_3_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124    92.239 r  inst_uart_control/GEN_MSG_HEX1[225]_i_1/O
                         net (fo=1, routed)           1.029    93.268    inst_uart_control/GEN_MSG_HEX1[225]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.030    98.658    inst_uart_control/GEN_MSG_HEX1_reg[225]
  -------------------------------------------------------------------
                         required time                         98.658    
                         arrival time                         -93.268    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.184ns  (logic 1.118ns (26.719%)  route 3.066ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pot_bcd_reg[5]/Q
                         net (fo=3, routed)           1.122    90.759    inst_xadc_interface/data_disp_3[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.883 r  inst_xadc_interface/GEN_MSG_HEX1[217]_i_6/O
                         net (fo=1, routed)           0.778    91.660    inst_uart_control/GEN_MSG_HEX1_reg[217]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.150    91.810 r  inst_uart_control/GEN_MSG_HEX1[217]_i_3/O
                         net (fo=1, routed)           1.167    92.977    inst_uart_control/GEN_MSG_HEX1[217]_i_3_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.326    93.303 r  inst_uart_control/GEN_MSG_HEX1[217]_i_1/O
                         net (fo=1, routed)           0.000    93.303    inst_uart_control/GEN_MSG_HEX1[217]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.237    98.689    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.031    98.720    inst_uart_control/GEN_MSG_HEX1_reg[217]
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                         -93.303    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.099ns  (logic 1.058ns (25.810%)  route 3.041ns (74.190%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[0]/Q
                         net (fo=3, routed)           1.116    90.691    inst_xadc_interface/pot_bcd_reg_n_0_[0]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    90.815 r  inst_xadc_interface/GEN_MSG_HEX1[224]_i_6/O
                         net (fo=1, routed)           0.820    91.635    inst_uart_control/GEN_MSG_HEX1_reg[224]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.152    91.787 r  inst_uart_control/GEN_MSG_HEX1[224]_i_3/O
                         net (fo=1, routed)           1.106    92.892    inst_uart_control/GEN_MSG_HEX1[224]_i_3_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.326    93.218 r  inst_uart_control/GEN_MSG_HEX1[224]_i_1/O
                         net (fo=1, routed)           0.000    93.218    inst_uart_control/GEN_MSG_HEX1[224]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.081    98.769    inst_uart_control/GEN_MSG_HEX1_reg[224]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                         -93.218    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.915ns  (logic 1.091ns (27.866%)  route 2.824ns (72.134%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 89.132 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.567    89.132    inst_xadc_interface/clk_out_100mhz
    SLICE_X40Y49         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    89.588 r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/Q
                         net (fo=1, routed)           0.948    90.536    inst_xadc_interface/pmod_ch4_bcd_j11[8]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    90.660 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_4/O
                         net (fo=1, routed)           0.000    90.660    inst_xadc_interface/GEN_MSG_HEX1[208]_i_4_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    90.872 r  inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2/O
                         net (fo=1, routed)           1.020    91.892    inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.191 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_1/O
                         net (fo=1, routed)           0.857    93.048    inst_uart_control/D[2]
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.237    98.689    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)       -0.040    98.649    inst_uart_control/GEN_MSG_HEX1_reg[208]
  -------------------------------------------------------------------
                         required time                         98.649    
                         arrival time                         -93.048    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.945%)  route 2.989ns (77.055%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y54         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/Q
                         net (fo=1, routed)           1.011    90.649    inst_xadc_interface/pmod_ch1_bcd_j13[12]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124    90.773 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_3/O
                         net (fo=1, routed)           1.004    91.777    inst_xadc_interface/GEN_MSG_HEX1[216]_i_3_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    91.901 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_2/O
                         net (fo=1, routed)           0.973    92.874    inst_xadc_interface/GEN_MSG_HEX1[216]_i_2_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    92.998 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_1/O
                         net (fo=1, routed)           0.000    92.998    inst_uart_control/D[6]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.031    98.719    inst_uart_control/GEN_MSG_HEX1_reg[216]
  -------------------------------------------------------------------
                         required time                         98.719    
                         arrival time                         -92.998    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y46         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    89.587 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/Q
                         net (fo=1, routed)           0.806    90.394    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[1]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124    90.518 r  inst_uart_control/GEN_MSG_HEX1[241]_i_2/O
                         net (fo=1, routed)           1.501    92.019    inst_uart_control/GEN_MSG_HEX1[241]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.143 r  inst_uart_control/GEN_MSG_HEX1[241]_i_1/O
                         net (fo=1, routed)           0.696    92.838    inst_uart_control/GEN_MSG_HEX1[241]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.031    98.657    inst_uart_control/GEN_MSG_HEX1_reg[241]
  -------------------------------------------------------------------
                         required time                         98.657    
                         arrival time                         -92.838    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.723ns  (logic 0.964ns (25.894%)  route 2.759ns (74.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.419    89.538 r  inst_xadc_interface/pot_bcd_reg[7]/Q
                         net (fo=3, routed)           0.976    90.514    inst_xadc_interface/data_disp_3[3]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.297    90.811 r  inst_xadc_interface/GEN_MSG_HEX1[219]_i_6/O
                         net (fo=1, routed)           0.769    91.580    inst_uart_control/GEN_MSG_HEX1_reg[219]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124    91.704 r  inst_uart_control/GEN_MSG_HEX1[219]_i_3/O
                         net (fo=1, routed)           1.014    92.718    inst_uart_control/GEN_MSG_HEX1[219]_i_3_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.124    92.842 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000    92.842    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.029    98.717    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -92.842    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        3.581ns  (logic 0.766ns (21.390%)  route 2.815ns (78.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    89.649 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/Q
                         net (fo=1, routed)           0.804    90.454    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[3]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124    90.578 r  inst_uart_control/GEN_MSG_HEX1[243]_i_2/O
                         net (fo=1, routed)           1.357    91.935    inst_uart_control/GEN_MSG_HEX1[243]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.059 r  inst_uart_control/GEN_MSG_HEX1[243]_i_1/O
                         net (fo=1, routed)           0.654    92.713    inst_uart_control/GEN_MSG_HEX1[243]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.045    98.643    inst_uart_control/GEN_MSG_HEX1_reg[243]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                         -92.713    
  -------------------------------------------------------------------
                         slack                                  5.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_xadc_interface/temp_bcd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.190ns (29.748%)  route 0.449ns (70.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y47         FDRE                                         r  inst_xadc_interface/temp_bcd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/temp_bcd_reg[12]/Q
                         net (fo=2, routed)           0.264    -0.137    inst_uart_control/GEN_MSG_HEX1_reg[251]_0[12]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.049    -0.088 r  inst_uart_control/GEN_MSG_HEX1[248]_i_1/O
                         net (fo=1, routed)           0.185     0.097    inst_uart_control/GEN_MSG_HEX1[248]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.830    -0.783    inst_uart_control/clk_out_10mhz
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/C
                         clock pessimism              0.554    -0.228    
                         clock uncertainty            0.237     0.009    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)        -0.021    -0.012    inst_uart_control/GEN_MSG_HEX1_reg[248]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.319ns (42.095%)  route 0.439ns (57.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.239    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[5]
    SLICE_X40Y45         LUT5 (Prop_lut5_I2_O)        0.048    -0.191 r  inst_uart_control/GEN_MSG_HEX1[233]_i_2/O
                         net (fo=1, routed)           0.299     0.108    inst_uart_control/GEN_MSG_HEX1[233]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.107     0.215 r  inst_uart_control/GEN_MSG_HEX1[233]_i_1/O
                         net (fo=1, routed)           0.000     0.215    inst_uart_control/GEN_MSG_HEX1[233]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091     0.103    inst_uart_control/GEN_MSG_HEX1_reg[233]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.132%)  route 0.585ns (75.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X32Y48         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/Q
                         net (fo=1, routed)           0.585     0.184    inst_xadc_interface/pmod_ch4_bcd_j13[10]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  inst_xadc_interface/GEN_MSG_HEX1[210]_i_1/O
                         net (fo=1, routed)           0.000     0.229    inst_uart_control/D[4]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.237     0.010    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.092     0.102    inst_uart_control/GEN_MSG_HEX1_reg[210]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.254ns (32.895%)  route 0.518ns (67.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y49         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.215    inst_uart_control/GEN_MSG_HEX1_reg[235]_0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  inst_uart_control/GEN_MSG_HEX1[242]_i_2/O
                         net (fo=1, routed)           0.355     0.185    inst_uart_control/GEN_MSG_HEX1[242]_i_2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  inst_uart_control/GEN_MSG_HEX1[242]_i_1/O
                         net (fo=1, routed)           0.000     0.230    inst_uart_control/GEN_MSG_HEX1[242]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.091     0.103    inst_uart_control/GEN_MSG_HEX1_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.254ns (32.764%)  route 0.521ns (67.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/Q
                         net (fo=1, routed)           0.186    -0.193    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[4]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.148 r  inst_uart_control/GEN_MSG_HEX1[232]_i_2/O
                         net (fo=1, routed)           0.335     0.187    inst_uart_control/GEN_MSG_HEX1[232]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  inst_uart_control/GEN_MSG_HEX1[232]_i_1/O
                         net (fo=1, routed)           0.000     0.232    inst_uart_control/GEN_MSG_HEX1[232]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.092     0.104    inst_uart_control/GEN_MSG_HEX1_reg[232]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.832%)  route 0.600ns (74.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/clk_out_100mhz
    SLICE_X34Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/Q
                         net (fo=1, routed)           0.600     0.220    inst_xadc_interface/pmod_ch4_bcd_j13[9]
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_xadc_interface/GEN_MSG_HEX1[209]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/D[3]
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.237     0.011    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     0.132    inst_uart_control/GEN_MSG_HEX1_reg[209]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.904%)  route 0.592ns (76.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/Q
                         net (fo=1, routed)           0.592     0.190    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[5]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000     0.235    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.237     0.010    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.091     0.101    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.895%)  route 0.598ns (74.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y47         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/Q
                         net (fo=1, routed)           0.598     0.220    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[4]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_uart_control/GEN_MSG_HEX1[218]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/GEN_MSG_HEX1[218]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.237     0.010    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.130    inst_uart_control/GEN_MSG_HEX1_reg[218]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_xadc_interface/ldr_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[137]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.341%)  route 0.539ns (68.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y45         FDRE                                         r  inst_xadc_interface/ldr_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  inst_xadc_interface/ldr_bcd_reg[5]/Q
                         net (fo=2, routed)           0.539     0.144    inst_uart_control/GEN_MSG_HEX1_reg[123]_0[5]
    SLICE_X28Y44         LUT5 (Prop_lut5_I2_O)        0.098     0.242 r  inst_uart_control/GEN_MSG_HEX1[137]_i_1/O
                         net (fo=1, routed)           0.000     0.242    inst_uart_control/GEN_MSG_HEX1[137]_i_1_n_0
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X28Y44         FDSE (Hold_fdse_C_D)         0.092     0.104    inst_uart_control/GEN_MSG_HEX1_reg[137]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.356ns (45.161%)  route 0.432ns (54.839%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y56         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.317    inst_xadc_interface/pmod_ch2_bcd_j12[12]
    SLICE_X37Y56         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  inst_xadc_interface/GEN_MSG_HEX1[200]_i_4/O
                         net (fo=1, routed)           0.000    -0.272    inst_xadc_interface/GEN_MSG_HEX1[200]_i_4_n_0
    SLICE_X37Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.210 r  inst_xadc_interface/GEN_MSG_HEX1_reg[200]_i_2/O
                         net (fo=1, routed)           0.346     0.135    inst_uart_control/GEN_MSG_HEX1_reg[200]_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I2_O)        0.108     0.243 r  inst_uart_control/GEN_MSG_HEX1[200]_i_1/O
                         net (fo=1, routed)           0.000     0.243    inst_uart_control/GEN_MSG_HEX1[200]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.237     0.011    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.091     0.102    inst_uart_control/GEN_MSG_HEX1_reg[200]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_10mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       92.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.798ns  (required time - arrival time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.479ns (36.809%)  route 4.256ns (63.191%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.565    -0.870    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  inst_uart_control/STATE_PROC.T3_reg[2]/Q
                         net (fo=55, routed)          2.303     1.889    inst_uart_control/STATE_PROC.T3_reg_n_0_[2]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.563 r  inst_uart_control/STATE_PROC.T3_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.563    inst_uart_control/STATE_PROC.T3_reg[4]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  inst_uart_control/STATE_PROC.T3_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.677    inst_uart_control/STATE_PROC.T3_reg[8]_i_2_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.791 r  inst_uart_control/STATE_PROC.T3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.791    inst_uart_control/STATE_PROC.T3_reg[12]_i_2_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.905 r  inst_uart_control/STATE_PROC.T3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.905    inst_uart_control/STATE_PROC.T3_reg[16]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  inst_uart_control/STATE_PROC.T3_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_uart_control/STATE_PROC.T3_reg[20]_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.133 r  inst_uart_control/STATE_PROC.T3_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.133    inst_uart_control/STATE_PROC.T3_reg[24]_i_2_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.247 r  inst_uart_control/STATE_PROC.T3_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.247    inst_uart_control/STATE_PROC.T3_reg[28]_i_2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.581 r  inst_uart_control/STATE_PROC.T3_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.993     4.575    inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3_reg[31][1]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.331     4.906 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_PROC.T3[30]_i_1/O
                         net (fo=1, routed)           0.960     5.865    inst_uart_control/INST_UARTTRANSMITTER_n_32
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X35Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[30]/C
                         clock pessimism              0.563    99.089    
                         clock uncertainty           -0.121    98.968    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.305    98.663    inst_uart_control/STATE_PROC.T3_reg[30]
  -------------------------------------------------------------------
                         required time                         98.663    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 92.798    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.034ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.704ns (11.168%)  route 5.600ns (88.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 98.528 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869     5.435    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446    98.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.491    99.019    
                         clock uncertainty           -0.121    98.898    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429    98.469    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                         98.469    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 93.034    

Slack (MET) :             93.039ns  (required time - arrival time)
  Source:                 inst_uart_control/MSG_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 0.704ns (11.181%)  route 5.592ns (88.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 98.525 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.566    -0.869    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.413 f  inst_uart_control/MSG_CNT_reg[2]/Q
                         net (fo=163, routed)         3.612     3.200    inst_uart_control/out[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6/O
                         net (fo=2, routed)           1.119     4.443    inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_6_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.567 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861     5.428    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443    98.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.491    99.016    
                         clock uncertainty           -0.121    98.895    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429    98.466    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                         98.466    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                 93.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.266    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[4]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]/C
                         clock pessimism              0.237    -0.542    
                         clock uncertainty            0.121    -0.421    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.060    -0.361    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.951%)  route 0.165ns (47.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[10]/Q
                         net (fo=3, routed)           0.165    -0.235    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.190 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1/O
                         net (fo=1, routed)           0.000    -0.190    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.121    -0.385    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091    -0.294    inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  inst_uart_control/T3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_uart_control/plusOp[1]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[1]/C
                         clock pessimism              0.238    -0.543    
                         clock uncertainty            0.121    -0.422    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.107    -0.315    inst_uart_control/T3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inst_uart_control/TXD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.279%)  route 0.190ns (53.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_uart_control/TXD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.190    -0.189    inst_uart_control/INST_UARTTRANSMITTER/transmitter/Q[2]
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X43Y47         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.121    -0.385    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070    -0.315    inst_uart_control/INST_UARTTRANSMITTER/transmitter/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.564    -0.542    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/Q
                         net (fo=2, routed)           0.175    -0.203    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[1]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.237    -0.542    
                         clock uncertainty            0.121    -0.421    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.090    -0.331    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.014%)  route 0.201ns (51.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.201    -0.201    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  inst_uart_control/TXD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    inst_uart_control/TXD_DATA00_in[5]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[5]/C
                         clock pessimism              0.254    -0.527    
                         clock uncertainty            0.121    -0.406    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.285    inst_uart_control/TXD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_uart_control/T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/T3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_uart_control/T3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.246    inst_uart_control/T3_reg_n_0_[0]
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  inst_uart_control/T3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    inst_uart_control/plusOp[0]
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X39Y45         FDRE                                         r  inst_uart_control/T3_reg[0]/C
                         clock pessimism              0.238    -0.543    
                         clock uncertainty            0.121    -0.422    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091    -0.331    inst_uart_control/T3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.565    -0.541    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X44Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[0]/Q
                         net (fo=43, routed)          0.235    -0.165    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/INST_UARTTRANSMITTER/transmitter/clk_out_10mhz
    SLICE_X42Y48         FDRE                                         r  inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]/C
                         clock pessimism              0.273    -0.506    
                         clock uncertainty            0.121    -0.385    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.087    -0.298    inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.162%)  route 0.208ns (52.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.194    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.149 r  inst_uart_control/TXD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    inst_uart_control/TXD_DATA00_in[2]
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y44         FDRE                                         r  inst_uart_control/TXD_DATA_reg[2]/C
                         clock pessimism              0.254    -0.527    
                         clock uncertainty            0.121    -0.406    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.286    inst_uart_control/TXD_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_uart_control/STATE_PROC.T3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_uart_control/TXD_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_10mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.924%)  route 0.210ns (53.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.563    -0.543    inst_uart_control/clk_out_10mhz
    SLICE_X36Y43         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_uart_control/STATE_PROC.T3_reg[0]/Q
                         net (fo=17, routed)          0.210    -0.192    inst_uart_control/STATE_PROC.T3_reg_n_0_[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.147 r  inst_uart_control/TXD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    inst_uart_control/TXD_DATA00_in[4]
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X38Y43         FDRE                                         r  inst_uart_control/TXD_DATA_reg[4]/C
                         clock pessimism              0.254    -0.527    
                         clock uncertainty            0.121    -0.406    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121    -0.285    inst_uart_control/TXD_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :          333  Failing Endpoints,  Worst Slack       -1.595ns,  Total Violation     -413.035ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.257  6498.670    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.241    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                       6498.241    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.257  6498.667    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.238    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                       6498.238    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.257  6498.667    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.238    inst_uart_control/GEN_MSG_HEX1_reg[84]
  -------------------------------------------------------------------
                         required time                       6498.238    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.257     0.030    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.012    inst_uart_control/STATE_PROC.T3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.257     0.029    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.011    inst_uart_control/STATE_PROC.T3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.257     0.029    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.011    inst_uart_control/STATE_PROC.T3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.665ns  (logic 1.123ns (24.073%)  route 3.542ns (75.927%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 89.118 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.553    89.118    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y54         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456    89.574 r  inst_xadc_interface/pmod_ch2_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.995    90.569    inst_xadc_interface/pmod_ch2_bcd_j13[2]
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.124    90.693 r  inst_xadc_interface/GEN_MSG_HEX1[226]_i_5/O
                         net (fo=1, routed)           0.000    90.693    inst_xadc_interface/GEN_MSG_HEX1[226]_i_5_n_0
    SLICE_X36Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    90.938 r  inst_xadc_interface/GEN_MSG_HEX1_reg[226]_i_2/O
                         net (fo=1, routed)           1.327    92.265    inst_uart_control/GEN_MSG_HEX1_reg[226]_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.298    92.563 r  inst_uart_control/GEN_MSG_HEX1[226]_i_1/O
                         net (fo=1, routed)           1.220    93.783    inst_uart_control/GEN_MSG_HEX1[226]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[226]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.675    inst_uart_control/GEN_MSG_HEX1_reg[226]
  -------------------------------------------------------------------
                         required time                         98.675    
                         arrival time                         -93.783    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.457ns  (logic 1.091ns (24.481%)  route 3.366ns (75.519%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y54         FDRE                                         r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pmod_ch3_bcd_j12_reg[15]/Q
                         net (fo=1, routed)           0.971    90.546    inst_xadc_interface/pmod_ch3_bcd_j12[15]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    90.670 r  inst_xadc_interface/GEN_MSG_HEX1[203]_i_4/O
                         net (fo=1, routed)           0.000    90.670    inst_xadc_interface/GEN_MSG_HEX1[203]_i_4_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    90.882 r  inst_xadc_interface/GEN_MSG_HEX1_reg[203]_i_2/O
                         net (fo=1, routed)           1.347    92.230    inst_uart_control/GEN_MSG_HEX1_reg[203]_4
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.529 r  inst_uart_control/GEN_MSG_HEX1[203]_i_1/O
                         net (fo=1, routed)           1.047    93.576    inst_uart_control/GEN_MSG_HEX1[203]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[203]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.013    98.675    inst_uart_control/GEN_MSG_HEX1_reg[203]
  -------------------------------------------------------------------
                         required time                         98.675    
                         arrival time                         -93.576    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.958%)  route 3.321ns (80.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[1]/Q
                         net (fo=3, routed)           0.841    90.416    inst_xadc_interface/pot_bcd_reg_n_0_[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.540 r  inst_xadc_interface/GEN_MSG_HEX1[225]_i_6/O
                         net (fo=1, routed)           1.002    91.542    inst_uart_control/GEN_MSG_HEX1_reg[225]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124    91.666 r  inst_uart_control/GEN_MSG_HEX1[225]_i_3/O
                         net (fo=1, routed)           0.449    92.115    inst_uart_control/GEN_MSG_HEX1[225]_i_3_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.124    92.239 r  inst_uart_control/GEN_MSG_HEX1[225]_i_1/O
                         net (fo=1, routed)           1.029    93.268    inst_uart_control/GEN_MSG_HEX1[225]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X30Y42         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[225]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.030    98.658    inst_uart_control/GEN_MSG_HEX1_reg[225]
  -------------------------------------------------------------------
                         required time                         98.658    
                         arrival time                         -93.268    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.184ns  (logic 1.118ns (26.719%)  route 3.066ns (73.281%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pot_bcd_reg[5]/Q
                         net (fo=3, routed)           1.122    90.759    inst_xadc_interface/data_disp_3[1]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    90.883 r  inst_xadc_interface/GEN_MSG_HEX1[217]_i_6/O
                         net (fo=1, routed)           0.778    91.660    inst_uart_control/GEN_MSG_HEX1_reg[217]_1
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.150    91.810 r  inst_uart_control/GEN_MSG_HEX1[217]_i_3/O
                         net (fo=1, routed)           1.167    92.977    inst_uart_control/GEN_MSG_HEX1[217]_i_3_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.326    93.303 r  inst_uart_control/GEN_MSG_HEX1[217]_i_1/O
                         net (fo=1, routed)           0.000    93.303    inst_uart_control/GEN_MSG_HEX1[217]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X32Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[217]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.237    98.689    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.031    98.720    inst_uart_control/GEN_MSG_HEX1_reg[217]
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                         -93.303    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.099ns  (logic 1.058ns (25.810%)  route 3.041ns (74.190%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    89.575 r  inst_xadc_interface/pot_bcd_reg[0]/Q
                         net (fo=3, routed)           1.116    90.691    inst_xadc_interface/pot_bcd_reg_n_0_[0]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    90.815 r  inst_xadc_interface/GEN_MSG_HEX1[224]_i_6/O
                         net (fo=1, routed)           0.820    91.635    inst_uart_control/GEN_MSG_HEX1_reg[224]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.152    91.787 r  inst_uart_control/GEN_MSG_HEX1[224]_i_3/O
                         net (fo=1, routed)           1.106    92.892    inst_uart_control/GEN_MSG_HEX1[224]_i_3_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.326    93.218 r  inst_uart_control/GEN_MSG_HEX1[224]_i_1/O
                         net (fo=1, routed)           0.000    93.218    inst_uart_control/GEN_MSG_HEX1[224]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[224]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.081    98.769    inst_uart_control/GEN_MSG_HEX1_reg[224]
  -------------------------------------------------------------------
                         required time                         98.769    
                         arrival time                         -93.218    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.915ns  (logic 1.091ns (27.866%)  route 2.824ns (72.134%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 98.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 89.132 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.567    89.132    inst_xadc_interface/clk_out_100mhz
    SLICE_X40Y49         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    89.588 r  inst_xadc_interface/pmod_ch4_bcd_j11_reg[8]/Q
                         net (fo=1, routed)           0.948    90.536    inst_xadc_interface/pmod_ch4_bcd_j11[8]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.124    90.660 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_4/O
                         net (fo=1, routed)           0.000    90.660    inst_xadc_interface/GEN_MSG_HEX1[208]_i_4_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    90.872 r  inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2/O
                         net (fo=1, routed)           1.020    91.892    inst_xadc_interface/GEN_MSG_HEX1_reg[208]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.299    92.191 r  inst_xadc_interface/GEN_MSG_HEX1[208]_i_1/O
                         net (fo=1, routed)           0.857    93.048    inst_uart_control/D[2]
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445    98.527    inst_uart_control/clk_out_10mhz
    SLICE_X31Y46         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[208]/C
                         clock pessimism              0.399    98.926    
                         clock uncertainty           -0.237    98.689    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)       -0.040    98.649    inst_uart_control/GEN_MSG_HEX1_reg[208]
  -------------------------------------------------------------------
                         required time                         98.649    
                         arrival time                         -93.048    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.945%)  route 2.989ns (77.055%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y54         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518    89.637 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[12]/Q
                         net (fo=1, routed)           1.011    90.649    inst_xadc_interface/pmod_ch1_bcd_j13[12]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124    90.773 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_3/O
                         net (fo=1, routed)           1.004    91.777    inst_xadc_interface/GEN_MSG_HEX1[216]_i_3_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    91.901 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_2/O
                         net (fo=1, routed)           0.973    92.874    inst_xadc_interface/GEN_MSG_HEX1[216]_i_2_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    92.998 r  inst_xadc_interface/GEN_MSG_HEX1[216]_i_1/O
                         net (fo=1, routed)           0.000    92.998    inst_uart_control/D[6]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[216]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.031    98.719    inst_uart_control/GEN_MSG_HEX1_reg[216]
  -------------------------------------------------------------------
                         required time                         98.719    
                         arrival time                         -92.998    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.707ns  (logic 0.704ns (18.992%)  route 3.003ns (81.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X41Y46         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    89.587 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[1]/Q
                         net (fo=1, routed)           0.806    90.394    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[1]
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.124    90.518 r  inst_uart_control/GEN_MSG_HEX1[241]_i_2/O
                         net (fo=1, routed)           1.501    92.019    inst_uart_control/GEN_MSG_HEX1[241]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.143 r  inst_uart_control/GEN_MSG_HEX1[241]_i_1/O
                         net (fo=1, routed)           0.696    92.838    inst_uart_control/GEN_MSG_HEX1[241]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[241]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.031    98.657    inst_uart_control/GEN_MSG_HEX1_reg[241]
  -------------------------------------------------------------------
                         required time                         98.657    
                         arrival time                         -92.838    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pot_bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.723ns  (logic 0.964ns (25.894%)  route 2.759ns (74.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 89.119 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.554    89.119    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y50         FDRE                                         r  inst_xadc_interface/pot_bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.419    89.538 r  inst_xadc_interface/pot_bcd_reg[7]/Q
                         net (fo=3, routed)           0.976    90.514    inst_xadc_interface/data_disp_3[3]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.297    90.811 r  inst_xadc_interface/GEN_MSG_HEX1[219]_i_6/O
                         net (fo=1, routed)           0.769    91.580    inst_uart_control/GEN_MSG_HEX1_reg[219]_1
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124    91.704 r  inst_uart_control/GEN_MSG_HEX1[219]_i_3/O
                         net (fo=1, routed)           1.014    92.718    inst_uart_control/GEN_MSG_HEX1[219]_i_3_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.124    92.842 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000    92.842    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.029    98.717    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -92.842    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@100.000ns - clk_out_100mhz_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        3.581ns  (logic 0.766ns (21.390%)  route 2.815ns (78.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 98.526 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 89.131 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    P10                                               0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534    91.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.803 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.469    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.565 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         1.566    89.131    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    89.649 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[3]/Q
                         net (fo=1, routed)           0.804    90.454    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[3]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124    90.578 r  inst_uart_control/GEN_MSG_HEX1[243]_i_2/O
                         net (fo=1, routed)           1.357    91.935    inst_uart_control/GEN_MSG_HEX1[243]_i_2_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    92.059 r  inst_uart_control/GEN_MSG_HEX1[243]_i_1/O
                         net (fo=1, routed)           0.654    92.713    inst_uart_control/GEN_MSG_HEX1[243]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    P10                                               0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   101.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.444    98.526    inst_uart_control/clk_out_10mhz
    SLICE_X34Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[243]/C
                         clock pessimism              0.399    98.925    
                         clock uncertainty           -0.237    98.688    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.045    98.643    inst_uart_control/GEN_MSG_HEX1_reg[243]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                         -92.713    
  -------------------------------------------------------------------
                         slack                                  5.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_xadc_interface/temp_bcd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.190ns (29.748%)  route 0.449ns (70.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y47         FDRE                                         r  inst_xadc_interface/temp_bcd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/temp_bcd_reg[12]/Q
                         net (fo=2, routed)           0.264    -0.137    inst_uart_control/GEN_MSG_HEX1_reg[251]_0[12]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.049    -0.088 r  inst_uart_control/GEN_MSG_HEX1[248]_i_1/O
                         net (fo=1, routed)           0.185     0.097    inst_uart_control/GEN_MSG_HEX1[248]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.830    -0.783    inst_uart_control/clk_out_10mhz
    SLICE_X33Y39         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[248]/C
                         clock pessimism              0.554    -0.228    
                         clock uncertainty            0.237     0.009    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)        -0.021    -0.012    inst_uart_control/GEN_MSG_HEX1_reg[248]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.319ns (42.095%)  route 0.439ns (57.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.239    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[5]
    SLICE_X40Y45         LUT5 (Prop_lut5_I2_O)        0.048    -0.191 r  inst_uart_control/GEN_MSG_HEX1[233]_i_2/O
                         net (fo=1, routed)           0.299     0.108    inst_uart_control/GEN_MSG_HEX1[233]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.107     0.215 r  inst_uart_control/GEN_MSG_HEX1[233]_i_1/O
                         net (fo=1, routed)           0.000     0.215    inst_uart_control/GEN_MSG_HEX1[233]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[233]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091     0.103    inst_uart_control/GEN_MSG_HEX1_reg[233]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.132%)  route 0.585ns (75.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X32Y48         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[10]/Q
                         net (fo=1, routed)           0.585     0.184    inst_xadc_interface/pmod_ch4_bcd_j13[10]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  inst_xadc_interface/GEN_MSG_HEX1[210]_i_1/O
                         net (fo=1, routed)           0.000     0.229    inst_uart_control/D[4]
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[210]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.237     0.010    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.092     0.102    inst_uart_control/GEN_MSG_HEX1_reg[210]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.254ns (32.895%)  route 0.518ns (67.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y49         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch1_bcd_j13_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.215    inst_uart_control/GEN_MSG_HEX1_reg[235]_0[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.170 r  inst_uart_control/GEN_MSG_HEX1[242]_i_2/O
                         net (fo=1, routed)           0.355     0.185    inst_uart_control/GEN_MSG_HEX1[242]_i_2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.230 r  inst_uart_control/GEN_MSG_HEX1[242]_i_1/O
                         net (fo=1, routed)           0.000     0.230    inst_uart_control/GEN_MSG_HEX1[242]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[242]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.091     0.103    inst_uart_control/GEN_MSG_HEX1_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.254ns (32.764%)  route 0.521ns (67.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X42Y45         FDRE                                         r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  inst_xadc_interface/pmod_ch1_bcd_j12_reg[4]/Q
                         net (fo=1, routed)           0.186    -0.193    inst_uart_control/GEN_MSG_HEX1_reg[235]_1[4]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.148 r  inst_uart_control/GEN_MSG_HEX1[232]_i_2/O
                         net (fo=1, routed)           0.335     0.187    inst_uart_control/GEN_MSG_HEX1[232]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  inst_uart_control/GEN_MSG_HEX1[232]_i_1/O
                         net (fo=1, routed)           0.000     0.232    inst_uart_control/GEN_MSG_HEX1[232]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X29Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[232]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.092     0.104    inst_uart_control/GEN_MSG_HEX1_reg[232]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.832%)  route 0.600ns (74.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.562    -0.544    inst_xadc_interface/clk_out_100mhz
    SLICE_X34Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[9]/Q
                         net (fo=1, routed)           0.600     0.220    inst_xadc_interface/pmod_ch4_bcd_j13[9]
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_xadc_interface/GEN_MSG_HEX1[209]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/D[3]
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X30Y44         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[209]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.237     0.011    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     0.132    inst_uart_control/GEN_MSG_HEX1_reg[209]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.904%)  route 0.592ns (76.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X37Y43         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[7]/Q
                         net (fo=1, routed)           0.592     0.190    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[5]
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.235 r  inst_uart_control/GEN_MSG_HEX1[219]_i_1/O
                         net (fo=1, routed)           0.000     0.235    inst_uart_control/GEN_MSG_HEX1[219]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y41         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[219]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.237     0.010    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.091     0.101    inst_uart_control/GEN_MSG_HEX1_reg[219]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.895%)  route 0.598ns (74.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.564    -0.542    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y47         FDRE                                         r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_xadc_interface/pmod_ch4_bcd_j13_reg[6]/Q
                         net (fo=1, routed)           0.598     0.220    inst_uart_control/GEN_MSG_HEX1_reg[203]_0[4]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     0.265 r  inst_uart_control/GEN_MSG_HEX1[218]_i_1/O
                         net (fo=1, routed)           0.000     0.265    inst_uart_control/GEN_MSG_HEX1[218]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X34Y45         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[218]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.237     0.010    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.130    inst_uart_control/GEN_MSG_HEX1_reg[218]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_xadc_interface/ldr_bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[137]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.341%)  route 0.539ns (68.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.563    -0.543    inst_xadc_interface/clk_out_100mhz
    SLICE_X38Y45         FDRE                                         r  inst_xadc_interface/ldr_bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  inst_xadc_interface/ldr_bcd_reg[5]/Q
                         net (fo=2, routed)           0.539     0.144    inst_uart_control/GEN_MSG_HEX1_reg[123]_0[5]
    SLICE_X28Y44         LUT5 (Prop_lut5_I2_O)        0.098     0.242 r  inst_uart_control/GEN_MSG_HEX1[137]_i_1/O
                         net (fo=1, routed)           0.000     0.242    inst_uart_control/GEN_MSG_HEX1[137]_i_1_n_0
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X28Y44         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[137]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.237     0.012    
    SLICE_X28Y44         FDSE (Hold_fdse_C_D)         0.092     0.104    inst_uart_control/GEN_MSG_HEX1_reg[137]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.356ns (45.161%)  route 0.432ns (54.839%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=429, routed)         0.561    -0.545    inst_xadc_interface/clk_out_100mhz
    SLICE_X36Y56         FDRE                                         r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  inst_xadc_interface/pmod_ch2_bcd_j12_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.317    inst_xadc_interface/pmod_ch2_bcd_j12[12]
    SLICE_X37Y56         LUT5 (Prop_lut5_I1_O)        0.045    -0.272 r  inst_xadc_interface/GEN_MSG_HEX1[200]_i_4/O
                         net (fo=1, routed)           0.000    -0.272    inst_xadc_interface/GEN_MSG_HEX1[200]_i_4_n_0
    SLICE_X37Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.210 r  inst_xadc_interface/GEN_MSG_HEX1_reg[200]_i_2/O
                         net (fo=1, routed)           0.346     0.135    inst_uart_control/GEN_MSG_HEX1_reg[200]_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I2_O)        0.108     0.243 r  inst_uart_control/GEN_MSG_HEX1[200]_i_1/O
                         net (fo=1, routed)           0.000     0.243    inst_uart_control/GEN_MSG_HEX1[200]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y43         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[200]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.237     0.011    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.091     0.102    inst_uart_control/GEN_MSG_HEX1_reg[200]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :          333  Failing Endpoints,  Worst Slack       -1.591ns,  Total Violation     -411.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[114]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[114]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[121]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[121]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[145]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[145]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[145]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDRE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[24]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[24]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[28]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[28]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[32]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[32]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[67]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[67]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[67]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.244ns  (logic 0.580ns (25.848%)  route 1.664ns (74.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 6498.528 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.869  6499.836    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.446  6498.528    inst_uart_control/clk_out_10mhz
    SLICE_X33Y47         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[76]/C
                         clock pessimism              0.399  6498.927    
                         clock uncertainty           -0.252  6498.674    
    SLICE_X33Y47         FDSE (Setup_fdse_C_S)       -0.429  6498.245    inst_uart_control/GEN_MSG_HEX1_reg[76]
  -------------------------------------------------------------------
                         required time                       6498.246    
                         arrival time                       -6499.836    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[54]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.252  6498.671    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.242    inst_uart_control/GEN_MSG_HEX1_reg[54]
  -------------------------------------------------------------------
                         required time                       6498.243    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/GEN_MSG_HEX1_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.237ns  (logic 0.580ns (25.933%)  route 1.657ns (74.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 6498.525 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.795  6498.844    inst_uart_control/delay_1s
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124  6498.968 r  inst_uart_control/GEN_MSG_HEX1[384]_i_1/O
                         net (fo=120, routed)         0.861  6499.829    inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.443  6498.525    inst_uart_control/clk_out_10mhz
    SLICE_X32Y39         FDSE                                         r  inst_uart_control/GEN_MSG_HEX1_reg[84]/C
                         clock pessimism              0.399  6498.924    
                         clock uncertainty           -0.252  6498.671    
    SLICE_X32Y39         FDSE (Setup_fdse_C_S)       -0.429  6498.242    inst_uart_control/GEN_MSG_HEX1_reg[84]
  -------------------------------------------------------------------
                         required time                       6498.243    
                         arrival time                       -6499.829    
  -------------------------------------------------------------------
                         slack                                 -1.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[1]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[29]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[2]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[31]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[3]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[4]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[5]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.417%)  route 0.469ns (71.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.207     0.111    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.832    -0.781    inst_uart_control/clk_out_10mhz
    SLICE_X33Y44         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[7]/C
                         clock pessimism              0.554    -0.226    
                         clock uncertainty            0.252     0.026    
    SLICE_X33Y44         FDRE (Hold_fdre_C_R)        -0.018     0.008    inst_uart_control/STATE_PROC.T3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[13]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.252     0.025    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.007    inst_uart_control/STATE_PROC.T3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_PROC.T3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.262    -0.140    inst_uart_control/delay_1s
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.095 r  inst_uart_control/STATE_PROC.T3[31]_i_1/O
                         net (fo=32, routed)          0.211     0.116    inst_uart_control/STATE_PROC.T3[31]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.831    -0.782    inst_uart_control/clk_out_10mhz
    SLICE_X32Y42         FDRE                                         r  inst_uart_control/STATE_PROC.T3_reg[15]/C
                         clock pessimism              0.554    -0.227    
                         clock uncertainty            0.252     0.025    
    SLICE_X32Y42         FDRE (Hold_fdre_C_R)        -0.018     0.007    inst_uart_control/STATE_PROC.T3_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_5mhz_clk_wiz_0
  To Clock:  clk_out_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      190.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             190.986ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/delay_1s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.861ns (15.747%)  route 4.607ns (84.253%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 f  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 f  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.157     3.779 r  inst_2s_delay/delay_1s_i_1/O
                         net (fo=1, routed)           0.814     4.593    inst_2s_delay/delay_1s_i_1_n_0
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.137   195.892    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)       -0.312   195.580    inst_2s_delay/delay_1s_reg
  -------------------------------------------------------------------
                         required time                        195.580    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                190.986    

Slack (MET) :             192.225ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.828ns (17.919%)  route 3.793ns (82.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 195.450 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.560    -0.875    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.419 f  inst_2s_delay/count_reg[13]/Q
                         net (fo=2, routed)           0.821     0.402    inst_2s_delay/count_reg_n_0_[13]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     0.526 r  inst_2s_delay/count[31]_i_7/O
                         net (fo=1, routed)           0.636     1.162    inst_2s_delay/count[31]_i_7_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.286 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          2.336     3.622    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124     3.746 r  inst_2s_delay/count[30]_i_1/O
                         net (fo=1, routed)           0.000     3.746    inst_2s_delay/count[30]
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.445   195.450    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
                         clock pessimism              0.578   196.029    
                         clock uncertainty           -0.137   195.892    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.079   195.971    inst_2s_delay/count_reg[30]
  -------------------------------------------------------------------
                         required time                        195.971    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                192.225    

Slack (MET) :             192.274ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.890ns (19.735%)  route 3.620ns (80.265%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          2.029     3.516    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.640 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.640    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.915    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                        195.915    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                192.274    

Slack (MET) :             192.361ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.131%)  route 3.531ns (79.869%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.940     3.427    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.551 r  inst_2s_delay/count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.551    inst_2s_delay/count[4]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[4]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.029   195.913    inst_2s_delay/count_reg[4]
  -------------------------------------------------------------------
                         required time                        195.913    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                192.361    

Slack (MET) :             192.442ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[2]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[2]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.031   195.915    inst_2s_delay/count_reg[2]
  -------------------------------------------------------------------
                         required time                        195.915    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.442    

Slack (MET) :             192.443ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.890ns (20.498%)  route 3.452ns (79.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.861     3.348    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.472 r  inst_2s_delay/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.472    inst_2s_delay/count[7]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[7]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.137   195.885    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.916    inst_2s_delay/count_reg[7]
  -------------------------------------------------------------------
                         required time                        195.916    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                192.443    

Slack (MET) :             192.445ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.890ns (20.522%)  route 3.447ns (79.478%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 195.442 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.856     3.343    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.467 r  inst_2s_delay/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.467    inst_2s_delay/count[1]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.437   195.442    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[1]/C
                         clock pessimism              0.578   196.021    
                         clock uncertainty           -0.137   195.884    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)        0.029   195.913    inst_2s_delay/count_reg[1]
  -------------------------------------------------------------------
                         required time                        195.913    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                192.445    

Slack (MET) :             192.483ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.828ns (19.201%)  route 3.484ns (80.799%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 195.447 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.557    -0.878    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  inst_2s_delay/count_reg[6]/Q
                         net (fo=2, routed)           0.872     0.450    inst_2s_delay/count_reg_n_0_[6]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     0.574 r  inst_2s_delay/count[31]_i_8/O
                         net (fo=1, routed)           0.777     1.351    inst_2s_delay/count[31]_i_8_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          1.836     3.311    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.124     3.435 r  inst_2s_delay/count[27]_i_1/O
                         net (fo=1, routed)           0.000     3.435    inst_2s_delay/count[27]
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.442   195.447    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
                         clock pessimism              0.578   196.026    
                         clock uncertainty           -0.137   195.889    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.029   195.918    inst_2s_delay/count_reg[27]
  -------------------------------------------------------------------
                         required time                        195.918    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                192.483    

Slack (MET) :             192.611ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 195.443 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[6]
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.438   195.443    inst_2s_delay/clk
    SLICE_X31Y33         FDCE                                         r  inst_2s_delay/count_reg[6]/C
                         clock pessimism              0.578   196.022    
                         clock uncertainty           -0.137   195.885    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)        0.031   195.916    inst_2s_delay/count_reg[6]
  -------------------------------------------------------------------
                         required time                        195.916    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.611    

Slack (MET) :             192.612ns  (required time - arrival time)
  Source:                 inst_2s_delay/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            196.923ns  (clk_out_5mhz_clk_wiz_0_1 rise@196.923ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.323%)  route 3.284ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 195.444 - 196.923 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.197 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.531    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565    -0.870    inst_2s_delay/clk
    SLICE_X30Y43         FDCE                                         r  inst_2s_delay/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.352 r  inst_2s_delay/count_reg[30]/Q
                         net (fo=2, routed)           0.792     0.440    inst_2s_delay/count_reg_n_0_[30]
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.564 r  inst_2s_delay/count[31]_i_9/O
                         net (fo=1, routed)           0.799     1.363    inst_2s_delay/count[31]_i_9_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.487 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          1.693     3.180    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.304 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.304    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                    196.923   196.923 r  
    P10                                               0.000   196.923 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   196.923    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463   198.386 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   199.548    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   192.327 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   193.914    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   194.005 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.439   195.444    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.578   196.023    
                         clock uncertainty           -0.137   195.886    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.031   195.917    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                        195.917    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                192.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[0]/Q
                         net (fo=3, routed)           0.237    -0.171    inst_2s_delay/count_reg_n_0_[0]
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.126 r  inst_2s_delay/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.126    inst_2s_delay/count[0]
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X32Y32         FDCE                                         r  inst_2s_delay/count_reg[0]/C
                         clock pessimism              0.240    -0.549    
                         clock uncertainty            0.137    -0.412    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.320    inst_2s_delay/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.012%)  route 0.271ns (53.988%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.152    -0.090    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  inst_2s_delay/count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    inst_2s_delay/count[20]
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y36         FDCE                                         r  inst_2s_delay/count_reg[20]/C
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.137    -0.395    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.092    -0.303    inst_2s_delay/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.740%)  route 0.263ns (53.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.140    -0.098    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.053 r  inst_2s_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    inst_2s_delay/count[9]
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.826    -0.787    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
                         clock pessimism              0.240    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X31Y34         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.393%)  route 0.301ns (56.607%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.182    -0.060    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.015 r  inst_2s_delay/count[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    inst_2s_delay/count[19]
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y36         FDCE                                         r  inst_2s_delay/count_reg[19]/C
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.137    -0.395    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.091    -0.304    inst_2s_delay/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.361ns (66.987%)  route 0.178ns (33.013%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.064    -0.342    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.233 r  inst_2s_delay/count_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.114    -0.119    inst_2s_delay/data0[16]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.111    -0.008 r  inst_2s_delay/count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    inst_2s_delay/count[16]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
                         clock pessimism              0.239    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.620%)  route 0.324ns (58.380%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y34         FDCE                                         r  inst_2s_delay/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.283    inst_2s_delay/count_reg_n_0_[9]
    SLICE_X31Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  inst_2s_delay/count[31]_i_2/O
                         net (fo=32, routed)          0.201    -0.037    inst_2s_delay/count[31]_i_2_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.045     0.008 r  inst_2s_delay/count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.008    inst_2s_delay/count[14]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[14]/C
                         clock pessimism              0.254    -0.532    
                         clock uncertainty            0.137    -0.395    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.303    inst_2s_delay/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.282%)  route 0.342ns (59.718%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.561    -0.545    inst_2s_delay/clk
    SLICE_X32Y38         FDCE                                         r  inst_2s_delay/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  inst_2s_delay/count_reg[27]/Q
                         net (fo=2, routed)           0.189    -0.216    inst_2s_delay/count_reg_n_0_[27]
    SLICE_X31Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.171 r  inst_2s_delay/count[31]_i_4/O
                         net (fo=32, routed)          0.154    -0.017    inst_2s_delay/count[31]_i_4_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.028 r  inst_2s_delay/count[28]_i_1/O
                         net (fo=1, routed)           0.000     0.028    inst_2s_delay/count[28]
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.830    -0.783    inst_2s_delay/clk
    SLICE_X31Y38         FDCE                                         r  inst_2s_delay/count_reg[28]/C
                         clock pessimism              0.254    -0.529    
                         clock uncertainty            0.137    -0.392    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.092    -0.300    inst_2s_delay/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.303%)  route 0.342ns (59.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 f  inst_2s_delay/count_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.287    inst_2s_delay/count_reg_n_0_[16]
    SLICE_X31Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  inst_2s_delay/count[31]_i_5/O
                         net (fo=32, routed)          0.223    -0.019    inst_2s_delay/count[31]_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.026 r  inst_2s_delay/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.026    inst_2s_delay/count[10]
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X31Y35         FDCE                                         r  inst_2s_delay/count_reg[10]/C
                         clock pessimism              0.239    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.889%)  route 0.348ns (60.111%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.557    -0.549    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.408 f  inst_2s_delay/count_reg[3]/Q
                         net (fo=2, routed)           0.232    -0.176    inst_2s_delay/count_reg_n_0_[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  inst_2s_delay/count[31]_i_3/O
                         net (fo=32, routed)          0.116    -0.015    inst_2s_delay/count[31]_i_3_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  inst_2s_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.030    inst_2s_delay/count[3]
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.824    -0.789    inst_2s_delay/clk
    SLICE_X31Y32         FDCE                                         r  inst_2s_delay/count_reg[3]/C
                         clock pessimism              0.240    -0.549    
                         clock uncertainty            0.137    -0.412    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.320    inst_2s_delay/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 inst_2s_delay/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_2s_delay/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Path Group:             clk_out_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_5mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.359ns (61.896%)  route 0.221ns (38.104%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.559    -0.547    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  inst_2s_delay/count_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.293    inst_2s_delay/count_reg_n_0_[15]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  inst_2s_delay/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.108    -0.075    inst_2s_delay/data0[15]
    SLICE_X32Y35         LUT5 (Prop_lut5_I4_O)        0.108     0.033 r  inst_2s_delay/count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.033    inst_2s_delay/count[15]
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.827    -0.786    inst_2s_delay/clk
    SLICE_X32Y35         FDCE                                         r  inst_2s_delay/count_reg[15]/C
                         clock pessimism              0.239    -0.547    
                         clock uncertainty            0.137    -0.410    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.092    -0.318    inst_2s_delay/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_5mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -2.260ns,  Total Violation      -83.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/DELAY_ENB_reg/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y44         FDCE                                         f  inst_uart_control/DELAY_ENB_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y44         FDCE                                         r  inst_uart_control/DELAY_ENB_reg/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.257  6498.669    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.264    inst_uart_control/DELAY_ENB_reg
  -------------------------------------------------------------------
                         required time                       6498.264    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y43         FDCE                                         f  inst_uart_control/STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y43         FDCE                                         r  inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.257  6498.669    
    SLICE_X39Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.264    inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                       6498.264    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[11]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[16]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[17]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[24]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[24]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[25]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[25]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[26]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[26]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[27]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[27]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[28]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[28]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[29]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[29]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[30]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[30]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[30]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[31]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[31]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[31]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.167ns (15.788%)  route 0.891ns (84.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.515    inst_uart_control/clear
    SLICE_X45Y41         FDCE                                         f  inst_uart_control/MSG_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[0]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.257     0.031    
    SLICE_X45Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.061    inst_uart_control/MSG_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.167ns (15.773%)  route 0.892ns (84.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.625     0.516    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.554    -0.224    
                         clock uncertainty            0.257     0.032    
    SLICE_X45Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.060    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_5mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -2.255ns,  Total Violation      -83.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.255ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/DELAY_ENB_reg/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y44         FDCE                                         f  inst_uart_control/DELAY_ENB_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y44         FDCE                                         r  inst_uart_control/DELAY_ENB_reg/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.252  6498.673    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.269    inst_uart_control/DELAY_ENB_reg
  -------------------------------------------------------------------
                         required time                       6498.269    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :        -2.255ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y43         FDCE                                         f  inst_uart_control/STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y43         FDCE                                         r  inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.252  6498.673    
    SLICE_X39Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.269    inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                       6498.269    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[11]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[16]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[17]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[24]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[24]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[25]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[25]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[26]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[26]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[27]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[27]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[28]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[28]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[29]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[29]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[30]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[30]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[30]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[31]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[31]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[31]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.167ns (15.788%)  route 0.891ns (84.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.515    inst_uart_control/clear
    SLICE_X45Y41         FDCE                                         f  inst_uart_control/MSG_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[0]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.252     0.027    
    SLICE_X45Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.065    inst_uart_control/MSG_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.167ns (15.773%)  route 0.892ns (84.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.625     0.516    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.554    -0.224    
                         clock uncertainty            0.252     0.028    
    SLICE_X45Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.064    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_5mhz_clk_wiz_0
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -2.260ns,  Total Violation      -83.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/DELAY_ENB_reg/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y44         FDCE                                         f  inst_uart_control/DELAY_ENB_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y44         FDCE                                         r  inst_uart_control/DELAY_ENB_reg/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.257  6498.669    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.264    inst_uart_control/DELAY_ENB_reg
  -------------------------------------------------------------------
                         required time                       6498.264    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y43         FDCE                                         f  inst_uart_control/STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y43         FDCE                                         r  inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.257  6498.669    
    SLICE_X39Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.264    inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                       6498.264    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[11]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[16]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[17]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.257  6498.672    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.267    inst_uart_control/MSG_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                       6498.268    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[24]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[24]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[25]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[25]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[26]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[26]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[27]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[27]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[28]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[28]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[29]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[29]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[30]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[30]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[30]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[31]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[31]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.257     0.033    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    inst_uart_control/MSG_CNT_reg[31]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.167ns (15.788%)  route 0.891ns (84.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.515    inst_uart_control/clear
    SLICE_X45Y41         FDCE                                         f  inst_uart_control/MSG_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[0]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.257     0.031    
    SLICE_X45Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.061    inst_uart_control/MSG_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.167ns (15.773%)  route 0.892ns (84.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.625     0.516    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.554    -0.224    
                         clock uncertainty            0.257     0.032    
    SLICE_X45Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.060    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_5mhz_clk_wiz_0_1
  To Clock:  clk_out_10mhz_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -2.255ns,  Total Violation      -83.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.255ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/DELAY_ENB_reg/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y44         FDCE                                         f  inst_uart_control/DELAY_ENB_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y44         FDCE                                         r  inst_uart_control/DELAY_ENB_reg/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.252  6498.673    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.269    inst_uart_control/DELAY_ENB_reg
  -------------------------------------------------------------------
                         required time                       6498.269    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :        -2.255ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/STATE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.932ns  (logic 0.552ns (18.830%)  route 2.380ns (81.170%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 6498.527 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.760  6500.524    inst_uart_control/clear
    SLICE_X39Y43         FDCE                                         f  inst_uart_control/STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.445  6498.527    inst_uart_control/clk_out_10mhz
    SLICE_X39Y43         FDCE                                         r  inst_uart_control/STATE_reg[0]/C
                         clock pessimism              0.399  6498.926    
                         clock uncertainty           -0.252  6498.673    
    SLICE_X39Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.269    inst_uart_control/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                       6498.269    
                         arrival time                       -6500.524    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[11]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[12]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[13]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[14]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y44         FDCE                                         f  inst_uart_control/MSG_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y44         FDCE                                         r  inst_uart_control/MSG_CNT_reg[15]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y44         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[16]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out_10mhz_clk_wiz_0_1 rise@6500.000ns - clk_out_5mhz_clk_wiz_0_1 rise@6498.462ns)
  Data Path Delay:        2.934ns  (logic 0.552ns (18.817%)  route 2.382ns (81.183%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 6498.530 - 6500.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 6497.592 - 6498.462 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                   6498.462  6498.462 r  
    P10                                               0.000  6498.462 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6498.462    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534  6499.996 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6501.229    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965  6494.264 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666  6495.931    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6496.027 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          1.565  6497.592    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456  6498.048 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.620  6498.668    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  6498.764 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          1.762  6500.526    inst_uart_control/clear
    SLICE_X45Y45         FDCE                                         f  inst_uart_control/MSG_CNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                   6500.000  6500.000 r  
    P10                                               0.000  6500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6500.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463  6501.463 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6502.625    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  6495.404 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587  6496.991    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  6497.082 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         1.448  6498.530    inst_uart_control/clk_out_10mhz
    SLICE_X45Y45         FDCE                                         r  inst_uart_control/MSG_CNT_reg[17]/C
                         clock pessimism              0.399  6498.929    
                         clock uncertainty           -0.252  6498.676    
    SLICE_X45Y45         FDCE (Recov_fdce_C_CLR)     -0.405  6498.271    inst_uart_control/MSG_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                       6498.271    
                         arrival time                       -6500.526    
  -------------------------------------------------------------------
                         slack                                 -2.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[24]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[24]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[25]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[25]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[26]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[26]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y47         FDCE                                         f  inst_uart_control/MSG_CNT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y47         FDCE                                         r  inst_uart_control/MSG_CNT_reg[27]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[27]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[28]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[28]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[29]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[29]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[30]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[30]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[30]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[31]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.167ns (15.759%)  route 0.893ns (84.241%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.626     0.517    inst_uart_control/clear
    SLICE_X45Y48         FDCE                                         f  inst_uart_control/MSG_CNT_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.835    -0.778    inst_uart_control/clk_out_10mhz
    SLICE_X45Y48         FDCE                                         r  inst_uart_control/MSG_CNT_reg[31]/C
                         clock pessimism              0.554    -0.223    
                         clock uncertainty            0.252     0.029    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.063    inst_uart_control/MSG_CNT_reg[31]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.167ns (15.788%)  route 0.891ns (84.212%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.624     0.515    inst_uart_control/clear
    SLICE_X45Y41         FDCE                                         f  inst_uart_control/MSG_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.833    -0.780    inst_uart_control/clk_out_10mhz
    SLICE_X45Y41         FDCE                                         r  inst_uart_control/MSG_CNT_reg[0]/C
                         clock pessimism              0.554    -0.225    
                         clock uncertainty            0.252     0.027    
    SLICE_X45Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.065    inst_uart_control/MSG_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 inst_2s_delay/delay_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_5mhz_clk_wiz_0_1  {rise@0.000ns fall@98.462ns period=196.923ns})
  Destination:            inst_uart_control/MSG_CNT_reg[10]/CLR
                            (removal check against rising-edge clock clk_out_10mhz_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10mhz_clk_wiz_0_1 rise@0.000ns - clk_out_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.167ns (15.773%)  route 0.892ns (84.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.621 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.132    inst_clk_wiz_0/inst/clk_out_5mhz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=33, routed)          0.563    -0.543    inst_2s_delay/clk
    SLICE_X33Y46         FDCE                                         r  inst_2s_delay/delay_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  inst_2s_delay/delay_1s_reg/Q
                         net (fo=7, routed)           0.267    -0.135    clk_out_1s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.109 f  clk_out_1s_BUFG_inst/O
                         net (fo=70, routed)          0.625     0.516    inst_uart_control/clear
    SLICE_X45Y43         FDCE                                         f  inst_uart_control/MSG_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_wiz_0/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_wiz_0/inst/clk_out_10mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=253, routed)         0.834    -0.779    inst_uart_control/clk_out_10mhz
    SLICE_X45Y43         FDCE                                         r  inst_uart_control/MSG_CNT_reg[10]/C
                         clock pessimism              0.554    -0.224    
                         clock uncertainty            0.252     0.028    
    SLICE_X45Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.064    inst_uart_control/MSG_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.580    





