-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 00:13:55 EDT 2021                        

Solution Settings: stockham_dit.v21
  Current state: schedule
  Project: stockham
  
  Design Input Files Specified
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/stockham_DIT/directives.tcl
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/main.cpp
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_dit/core                     190   73809      73814            0  0          
    Design Total:                          190   73809      73814            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  7.410             20.00    0.000000 /stockham_dit/core       
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    xt:rsc(0)(0).qa         IN   Unsigned        32                                     
    xt:rsc(0)(0).qb         IN   Unsigned        32                                     
    xt:rsc(0)(1).qa         IN   Unsigned        32                                     
    xt:rsc(0)(1).qb         IN   Unsigned        32                                     
    xt:rsc(0)(2).qa         IN   Unsigned        32                                     
    xt:rsc(0)(2).qb         IN   Unsigned        32                                     
    xt:rsc(0)(3).qa         IN   Unsigned        32                                     
    xt:rsc(0)(3).qb         IN   Unsigned        32                                     
    xt:rsc(0)(4).qa         IN   Unsigned        32                                     
    xt:rsc(0)(4).qb         IN   Unsigned        32                                     
    xt:rsc(0)(5).qa         IN   Unsigned        32                                     
    xt:rsc(0)(5).qb         IN   Unsigned        32                                     
    xt:rsc(0)(6).qa         IN   Unsigned        32                                     
    xt:rsc(0)(6).qb         IN   Unsigned        32                                     
    xt:rsc(0)(7).qa         IN   Unsigned        32                                     
    xt:rsc(0)(7).qb         IN   Unsigned        32                                     
    p:rsc.dat               IN   Unsigned        32                                     
    twiddle:rsc.q           IN   Unsigned        32                                     
    twiddle_h:rsc.q         IN   Unsigned        32                                     
    xt:rsc(0)(0).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(0).da         OUT  Unsigned        32                                     
    xt:rsc(0)(0).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(0).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(0).db         OUT  Unsigned        32                                     
    xt:rsc(0)(0).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(0).lz  OUT  Unsigned         1                                     
    xt:rsc(0)(1).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(1).da         OUT  Unsigned        32                                     
    xt:rsc(0)(1).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(1).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(1).db         OUT  Unsigned        32                                     
    xt:rsc(0)(1).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(1).lz  OUT  Unsigned         1                                     
    xt:rsc(0)(2).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(2).da         OUT  Unsigned        32                                     
    xt:rsc(0)(2).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(2).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(2).db         OUT  Unsigned        32                                     
    xt:rsc(0)(2).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(2).lz  OUT  Unsigned         1                                     
    xt:rsc(0)(3).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(3).da         OUT  Unsigned        32                                     
    xt:rsc(0)(3).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(3).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(3).db         OUT  Unsigned        32                                     
    xt:rsc(0)(3).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(3).lz  OUT  Unsigned         1                                     
    xt:rsc(0)(4).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(4).da         OUT  Unsigned        32                                     
    xt:rsc(0)(4).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(4).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(4).db         OUT  Unsigned        32                                     
    xt:rsc(0)(4).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(4).lz  OUT  Unsigned         1                                     
    xt:rsc(0)(5).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(5).da         OUT  Unsigned        32                                     
    xt:rsc(0)(5).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(5).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(5).db         OUT  Unsigned        32                                     
    xt:rsc(0)(5).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(5).lz  OUT  Unsigned         1                                     
    xt:rsc(0)(6).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(6).da         OUT  Unsigned        32                                     
    xt:rsc(0)(6).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(6).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(6).db         OUT  Unsigned        32                                     
    xt:rsc(0)(6).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(6).lz  OUT  Unsigned         1                                     
    xt:rsc(0)(7).adra       OUT  Unsigned         9                                     
    xt:rsc(0)(7).da         OUT  Unsigned        32                                     
    xt:rsc(0)(7).wea        OUT  Unsigned         1                                     
    xt:rsc(0)(7).adrb       OUT  Unsigned         9                                     
    xt:rsc(0)(7).db         OUT  Unsigned        32                                     
    xt:rsc(0)(7).web        OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(7).lz  OUT  Unsigned         1                                     
    p:rsc.triosy.lz         OUT  Unsigned         1                                     
    twiddle:rsc.radr        OUT  Unsigned        12                                     
    twiddle:rsc.triosy.lz   OUT  Unsigned         1                                     
    twiddle_h:rsc.radr      OUT  Unsigned        12                                     
    twiddle_h:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /stockham_dit/core/yt:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         4096 x 32
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable              Indices Phys Memory Address        
      --------------------- ------- --------------------------
      /stockham_dit/core/yt    0:31 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block        Original Addresses 
      ------------ ------------------
      yt:rsc(0)(0)   0, 8, ..., 4088  
      yt:rsc(0)(1)   1, 9, ..., 4089  
      yt:rsc(0)(2)   2, 10, ..., 4090 
      yt:rsc(0)(3)   3, 11, ..., 4091 
      yt:rsc(0)(4)   4, 12, ..., 4092 
      yt:rsc(0)(5)   5, 13, ..., 4093 
      yt:rsc(0)(6)   6, 14, ..., 4094 
      yt:rsc(0)(7)   7, 15, ..., 4095 
      
    Resource Name: /stockham_dit/xt:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address        
      ---------------- ------- --------------------------
      /stockham_dit/xt    0:31 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block        Original Addresses 
      ------------ ------------------
      xt:rsc(0)(0)   0, 8, ..., 4088  
      xt:rsc(0)(1)   1, 9, ..., 4089  
      xt:rsc(0)(2)   2, 10, ..., 4090 
      xt:rsc(0)(3)   3, 11, ..., 4091 
      xt:rsc(0)(4)   4, 12, ..., 4092 
      xt:rsc(0)(5)   5, 13, ..., 4093 
      xt:rsc(0)(6)   6, 14, ..., 4094 
      xt:rsc(0)(7)   7, 15, ..., 4095 
      
    Resource Name: /stockham_dit/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /stockham_dit/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_dit/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable              Indices Phys Memory Address        
      --------------------- ------- --------------------------
      /stockham_dit/twiddle    0:31 00000fff-00000000 (4095-0) 
      
    Resource Name: /stockham_dit/twiddle_h:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address        
      ----------------------- ------- --------------------------
      /stockham_dit/twiddle_h    0:31 00000fff-00000000 (4095-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process            Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /stockham_dit/core core:rlp           Infinite       0        73814  546.96 us                       
    /stockham_dit/core  main              Infinite       2        73814  546.96 us                       
    /stockham_dit/core   for                    12       1        73812  546.95 us                       
    /stockham_dit/core    for:for             2048       9         6150   45.57 us            3          
    
  Loop Execution Profile
    Process            Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------------ ---------------- ------------ -------------------------- ----------------- --------
    /stockham_dit/core core:rlp                   0                        0.00            73814           
    /stockham_dit/core  main                      2                        0.00            73814           
    /stockham_dit/core   for                     12                        0.02            73812           
    /stockham_dit/core    for:for             73800                       99.98                3           
    
  End of Report
