
TP_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f478  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000c1e04  0800f648  0800f648  0001f648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080d144c  080d144c  000f00b4  2**0
                  CONTENTS
  4 .ARM          00000008  080d144c  080d144c  000e144c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080d1454  080d1454  000f00b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080d1454  080d1454  000e1454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080d1458  080d1458  000e1458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  080d145c  000f0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008bd4  200000b4  080d1510  000f00b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008c88  080d1510  000f8c88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000f00b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035a3d  00000000  00000000  000f00e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006410  00000000  00000000  00125b21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027f0  00000000  00000000  0012bf38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002568  00000000  00000000  0012e728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f0f6  00000000  00000000  00130c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f0c3  00000000  00000000  0015fd86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00118361  00000000  00000000  0018ee49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002a71aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ae68  00000000  00000000  002a7200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f630 	.word	0x0800f630

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800f630 	.word	0x0800f630

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	4a07      	ldr	r2, [pc, #28]	; (80005e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80005c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	4a06      	ldr	r2, [pc, #24]	; (80005e8 <vApplicationGetIdleTaskMemory+0x30>)
 80005ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2280      	movs	r2, #128	; 0x80
 80005d4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005d6:	bf00      	nop
 80005d8:	3714      	adds	r7, #20
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	200000d0 	.word	0x200000d0
 80005e8:	20000184 	.word	0x20000184

080005ec <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	; (8000618 <vApplicationGetTimerTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	; (800061c <vApplicationGetTimerTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f44f 7280 	mov.w	r2, #256	; 0x100
 800060a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060c:	bf00      	nop
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr
 8000618:	20000384 	.word	0x20000384
 800061c:	20000438 	.word	0x20000438

08000620 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 800062a:	20c8      	movs	r0, #200	; 0xc8
 800062c:	f002 fb00 	bl	8002c30 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000630:	f000 fa7a 	bl	8000b28 <ft5336_I2C_InitializeIfRequired>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	b084      	sub	sp, #16
 8000656:	af00      	add	r7, sp, #0
 8000658:	4603      	mov	r3, r0
 800065a:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000664:	2300      	movs	r3, #0
 8000666:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000668:	f000 fa5e 	bl	8000b28 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800066c:	2300      	movs	r3, #0
 800066e:	73fb      	strb	r3, [r7, #15]
 8000670:	e010      	b.n	8000694 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8000672:	88fb      	ldrh	r3, [r7, #6]
 8000674:	b2db      	uxtb	r3, r3
 8000676:	21a8      	movs	r1, #168	; 0xa8
 8000678:	4618      	mov	r0, r3
 800067a:	f002 fabb 	bl	8002bf4 <TS_IO_Read>
 800067e:	4603      	mov	r3, r0
 8000680:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8000682:	7b7b      	ldrb	r3, [r7, #13]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b51      	cmp	r3, #81	; 0x51
 8000688:	d101      	bne.n	800068e <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 800068a:	2301      	movs	r3, #1
 800068c:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	3301      	adds	r3, #1
 8000692:	73fb      	strb	r3, [r7, #15]
 8000694:	7bfb      	ldrb	r3, [r7, #15]
 8000696:	2b02      	cmp	r3, #2
 8000698:	d802      	bhi.n	80006a0 <ft5336_ReadID+0x4e>
 800069a:	7bbb      	ldrb	r3, [r7, #14]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d0e8      	beq.n	8000672 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80006a0:	7b7b      	ldrb	r3, [r7, #13]
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	b29b      	uxth	r3, r3
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b082      	sub	sp, #8
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80006b8:	88fb      	ldrh	r3, [r7, #6]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fa44 	bl	8000b48 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80006c0:	88fb      	ldrh	r3, [r7, #6]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f932 	bl	800092c <ft5336_TS_DisableIT>
}
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	2102      	movs	r1, #2
 80006e4:	4618      	mov	r0, r3
 80006e6:	f002 fa85 	bl	8002bf4 <TS_IO_Read>
 80006ea:	4603      	mov	r3, r0
 80006ec:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	f003 030f 	and.w	r3, r3, #15
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80006fa:	7bfb      	ldrb	r3, [r7, #15]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	2b05      	cmp	r3, #5
 8000700:	d901      	bls.n	8000706 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000702:	2300      	movs	r3, #0
 8000704:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <ft5336_TS_DetectTouch+0x50>)
 800070c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800070e:	4b04      	ldr	r3, [pc, #16]	; (8000720 <ft5336_TS_DetectTouch+0x50>)
 8000710:	2200      	movs	r2, #0
 8000712:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	b2db      	uxtb	r3, r3
}
 8000718:	4618      	mov	r0, r3
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000838 	.word	0x20000838

08000724 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
 8000730:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800073e:	2300      	movs	r3, #0
 8000740:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000746:	4b6d      	ldr	r3, [pc, #436]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 8000748:	789a      	ldrb	r2, [r3, #2]
 800074a:	4b6c      	ldr	r3, [pc, #432]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 800074c:	785b      	ldrb	r3, [r3, #1]
 800074e:	429a      	cmp	r2, r3
 8000750:	f080 80cf 	bcs.w	80008f2 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000754:	4b69      	ldr	r3, [pc, #420]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 8000756:	789b      	ldrb	r3, [r3, #2]
 8000758:	2b09      	cmp	r3, #9
 800075a:	d871      	bhi.n	8000840 <ft5336_TS_GetXY+0x11c>
 800075c:	a201      	add	r2, pc, #4	; (adr r2, 8000764 <ft5336_TS_GetXY+0x40>)
 800075e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000762:	bf00      	nop
 8000764:	0800078d 	.word	0x0800078d
 8000768:	0800079f 	.word	0x0800079f
 800076c:	080007b1 	.word	0x080007b1
 8000770:	080007c3 	.word	0x080007c3
 8000774:	080007d5 	.word	0x080007d5
 8000778:	080007e7 	.word	0x080007e7
 800077c:	080007f9 	.word	0x080007f9
 8000780:	0800080b 	.word	0x0800080b
 8000784:	0800081d 	.word	0x0800081d
 8000788:	0800082f 	.word	0x0800082f
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 800078c:	2304      	movs	r3, #4
 800078e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000790:	2303      	movs	r3, #3
 8000792:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8000794:	2306      	movs	r3, #6
 8000796:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000798:	2305      	movs	r3, #5
 800079a:	753b      	strb	r3, [r7, #20]
      break;
 800079c:	e051      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 800079e:	230a      	movs	r3, #10
 80007a0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80007a2:	2309      	movs	r3, #9
 80007a4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80007a6:	230c      	movs	r3, #12
 80007a8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80007aa:	230b      	movs	r3, #11
 80007ac:	753b      	strb	r3, [r7, #20]
      break;
 80007ae:	e048      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80007b0:	2310      	movs	r3, #16
 80007b2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80007b4:	230f      	movs	r3, #15
 80007b6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80007b8:	2312      	movs	r3, #18
 80007ba:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80007bc:	2311      	movs	r3, #17
 80007be:	753b      	strb	r3, [r7, #20]
      break;
 80007c0:	e03f      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80007c2:	2316      	movs	r3, #22
 80007c4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80007c6:	2315      	movs	r3, #21
 80007c8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80007ca:	2318      	movs	r3, #24
 80007cc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80007ce:	2317      	movs	r3, #23
 80007d0:	753b      	strb	r3, [r7, #20]
      break;
 80007d2:	e036      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80007d4:	231c      	movs	r3, #28
 80007d6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80007d8:	231b      	movs	r3, #27
 80007da:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80007dc:	231e      	movs	r3, #30
 80007de:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80007e0:	231d      	movs	r3, #29
 80007e2:	753b      	strb	r3, [r7, #20]
      break;
 80007e4:	e02d      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80007e6:	2322      	movs	r3, #34	; 0x22
 80007e8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80007ea:	2321      	movs	r3, #33	; 0x21
 80007ec:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80007ee:	2324      	movs	r3, #36	; 0x24
 80007f0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80007f2:	2323      	movs	r3, #35	; 0x23
 80007f4:	753b      	strb	r3, [r7, #20]
      break;
 80007f6:	e024      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80007f8:	2328      	movs	r3, #40	; 0x28
 80007fa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80007fc:	2327      	movs	r3, #39	; 0x27
 80007fe:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8000800:	232a      	movs	r3, #42	; 0x2a
 8000802:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000804:	2329      	movs	r3, #41	; 0x29
 8000806:	753b      	strb	r3, [r7, #20]
      break;
 8000808:	e01b      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 800080a:	232e      	movs	r3, #46	; 0x2e
 800080c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800080e:	232d      	movs	r3, #45	; 0x2d
 8000810:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8000812:	2330      	movs	r3, #48	; 0x30
 8000814:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000816:	232f      	movs	r3, #47	; 0x2f
 8000818:	753b      	strb	r3, [r7, #20]
      break;
 800081a:	e012      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 800081c:	2334      	movs	r3, #52	; 0x34
 800081e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000820:	2333      	movs	r3, #51	; 0x33
 8000822:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000824:	2336      	movs	r3, #54	; 0x36
 8000826:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000828:	2335      	movs	r3, #53	; 0x35
 800082a:	753b      	strb	r3, [r7, #20]
      break;
 800082c:	e009      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800082e:	233a      	movs	r3, #58	; 0x3a
 8000830:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8000832:	2339      	movs	r3, #57	; 0x39
 8000834:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000836:	233c      	movs	r3, #60	; 0x3c
 8000838:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 800083a:	233b      	movs	r3, #59	; 0x3b
 800083c:	753b      	strb	r3, [r7, #20]
      break;
 800083e:	e000      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000840:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8000842:	89fb      	ldrh	r3, [r7, #14]
 8000844:	b2db      	uxtb	r3, r3
 8000846:	7dfa      	ldrb	r2, [r7, #23]
 8000848:	4611      	mov	r1, r2
 800084a:	4618      	mov	r0, r3
 800084c:	f002 f9d2 	bl	8002bf4 <TS_IO_Read>
 8000850:	4603      	mov	r3, r0
 8000852:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000854:	7cfb      	ldrb	r3, [r7, #19]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	b29a      	uxth	r2, r3
 800085a:	4b29      	ldr	r3, [pc, #164]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800085c:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800085e:	89fb      	ldrh	r3, [r7, #14]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	7dba      	ldrb	r2, [r7, #22]
 8000864:	4611      	mov	r1, r2
 8000866:	4618      	mov	r0, r3
 8000868:	f002 f9c4 	bl	8002bf4 <TS_IO_Read>
 800086c:	4603      	mov	r3, r0
 800086e:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000870:	7cfb      	ldrb	r3, [r7, #19]
 8000872:	b2db      	uxtb	r3, r3
 8000874:	021b      	lsls	r3, r3, #8
 8000876:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800087a:	b21a      	sxth	r2, r3
 800087c:	4b20      	ldr	r3, [pc, #128]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	b21b      	sxth	r3, r3
 8000882:	4313      	orrs	r3, r2
 8000884:	b21b      	sxth	r3, r3
 8000886:	b29a      	uxth	r2, r3
 8000888:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800088a:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 800088c:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800088e:	881a      	ldrh	r2, [r3, #0]
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	7d7a      	ldrb	r2, [r7, #21]
 800089a:	4611      	mov	r1, r2
 800089c:	4618      	mov	r0, r3
 800089e:	f002 f9a9 	bl	8002bf4 <TS_IO_Read>
 80008a2:	4603      	mov	r3, r0
 80008a4:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80008a6:	7cfb      	ldrb	r3, [r7, #19]
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	b29a      	uxth	r2, r3
 80008ac:	4b14      	ldr	r3, [pc, #80]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008ae:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80008b0:	89fb      	ldrh	r3, [r7, #14]
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	7d3a      	ldrb	r2, [r7, #20]
 80008b6:	4611      	mov	r1, r2
 80008b8:	4618      	mov	r0, r3
 80008ba:	f002 f99b 	bl	8002bf4 <TS_IO_Read>
 80008be:	4603      	mov	r3, r0
 80008c0:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80008c2:	7cfb      	ldrb	r3, [r7, #19]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	021b      	lsls	r3, r3, #8
 80008c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008d0:	881b      	ldrh	r3, [r3, #0]
 80008d2:	b21b      	sxth	r3, r3
 80008d4:	4313      	orrs	r3, r2
 80008d6:	b21b      	sxth	r3, r3
 80008d8:	b29a      	uxth	r2, r3
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008dc:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008e0:	881a      	ldrh	r2, [r3, #0]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80008e6:	4b05      	ldr	r3, [pc, #20]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 80008e8:	789b      	ldrb	r3, [r3, #2]
 80008ea:	3301      	adds	r3, #1
 80008ec:	b2da      	uxtb	r2, r3
 80008ee:	4b03      	ldr	r3, [pc, #12]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 80008f0:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80008f2:	bf00      	nop
 80008f4:	3718      	adds	r7, #24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000838 	.word	0x20000838
 8000900:	2000083c 	.word	0x2000083c

08000904 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000912:	2301      	movs	r3, #1
 8000914:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000916:	88fb      	ldrh	r3, [r7, #6]
 8000918:	b2db      	uxtb	r3, r3
 800091a:	7bfa      	ldrb	r2, [r7, #15]
 800091c:	21a4      	movs	r1, #164	; 0xa4
 800091e:	4618      	mov	r0, r3
 8000920:	f002 f94e 	bl	8002bc0 <TS_IO_Write>
}
 8000924:	bf00      	nop
 8000926:	3710      	adds	r7, #16
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800093a:	2300      	movs	r3, #0
 800093c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800093e:	88fb      	ldrh	r3, [r7, #6]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	7bfa      	ldrb	r2, [r7, #15]
 8000944:	21a4      	movs	r1, #164	; 0xa4
 8000946:	4618      	mov	r0, r3
 8000948:	f002 f93a 	bl	8002bc0 <TS_IO_Write>
}
 800094c:	bf00      	nop
 800094e:	3710      	adds	r7, #16
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800095e:	2300      	movs	r3, #0
}
 8000960:	4618      	mov	r0, r3
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8000976:	bf00      	nop
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b084      	sub	sp, #16
 8000986:	af00      	add	r7, sp, #0
 8000988:	4603      	mov	r3, r0
 800098a:	6039      	str	r1, [r7, #0]
 800098c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 800098e:	2300      	movs	r3, #0
 8000990:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 8000992:	88fb      	ldrh	r3, [r7, #6]
 8000994:	b2db      	uxtb	r3, r3
 8000996:	2101      	movs	r1, #1
 8000998:	4618      	mov	r0, r3
 800099a:	f002 f92b 	bl	8002bf4 <TS_IO_Read>
 800099e:	4603      	mov	r3, r0
 80009a0:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	461a      	mov	r2, r3
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	bf00      	nop
 80009ae:	3710      	adds	r7, #16
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	60b9      	str	r1, [r7, #8]
 80009bc:	607a      	str	r2, [r7, #4]
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	4603      	mov	r3, r0
 80009c2:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80009d4:	4b4d      	ldr	r3, [pc, #308]	; (8000b0c <ft5336_TS_GetTouchInfo+0x158>)
 80009d6:	785b      	ldrb	r3, [r3, #1]
 80009d8:	461a      	mov	r2, r3
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	4293      	cmp	r3, r2
 80009de:	f080 8090 	bcs.w	8000b02 <ft5336_TS_GetTouchInfo+0x14e>
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	2b09      	cmp	r3, #9
 80009e6:	d85d      	bhi.n	8000aa4 <ft5336_TS_GetTouchInfo+0xf0>
 80009e8:	a201      	add	r2, pc, #4	; (adr r2, 80009f0 <ft5336_TS_GetTouchInfo+0x3c>)
 80009ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ee:	bf00      	nop
 80009f0:	08000a19 	.word	0x08000a19
 80009f4:	08000a27 	.word	0x08000a27
 80009f8:	08000a35 	.word	0x08000a35
 80009fc:	08000a43 	.word	0x08000a43
 8000a00:	08000a51 	.word	0x08000a51
 8000a04:	08000a5f 	.word	0x08000a5f
 8000a08:	08000a6d 	.word	0x08000a6d
 8000a0c:	08000a7b 	.word	0x08000a7b
 8000a10:	08000a89 	.word	0x08000a89
 8000a14:	08000a97 	.word	0x08000a97
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000a1c:	2307      	movs	r3, #7
 8000a1e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8000a20:	2308      	movs	r3, #8
 8000a22:	757b      	strb	r3, [r7, #21]
      break;
 8000a24:	e03f      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000a26:	2309      	movs	r3, #9
 8000a28:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000a2a:	230d      	movs	r3, #13
 8000a2c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8000a2e:	230e      	movs	r3, #14
 8000a30:	757b      	strb	r3, [r7, #21]
      break;
 8000a32:	e038      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000a34:	230f      	movs	r3, #15
 8000a36:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000a38:	2313      	movs	r3, #19
 8000a3a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000a3c:	2314      	movs	r3, #20
 8000a3e:	757b      	strb	r3, [r7, #21]
      break;
 8000a40:	e031      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8000a42:	2315      	movs	r3, #21
 8000a44:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000a46:	2319      	movs	r3, #25
 8000a48:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000a4a:	231a      	movs	r3, #26
 8000a4c:	757b      	strb	r3, [r7, #21]
      break;
 8000a4e:	e02a      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8000a50:	231b      	movs	r3, #27
 8000a52:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000a54:	231f      	movs	r3, #31
 8000a56:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000a58:	2320      	movs	r3, #32
 8000a5a:	757b      	strb	r3, [r7, #21]
      break;
 8000a5c:	e023      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8000a5e:	2321      	movs	r3, #33	; 0x21
 8000a60:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8000a62:	2325      	movs	r3, #37	; 0x25
 8000a64:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000a66:	2326      	movs	r3, #38	; 0x26
 8000a68:	757b      	strb	r3, [r7, #21]
      break;
 8000a6a:	e01c      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000a6c:	2327      	movs	r3, #39	; 0x27
 8000a6e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8000a70:	232b      	movs	r3, #43	; 0x2b
 8000a72:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000a74:	232c      	movs	r3, #44	; 0x2c
 8000a76:	757b      	strb	r3, [r7, #21]
      break;
 8000a78:	e015      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000a7a:	232d      	movs	r3, #45	; 0x2d
 8000a7c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8000a7e:	2331      	movs	r3, #49	; 0x31
 8000a80:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8000a82:	2332      	movs	r3, #50	; 0x32
 8000a84:	757b      	strb	r3, [r7, #21]
      break;
 8000a86:	e00e      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8000a88:	2333      	movs	r3, #51	; 0x33
 8000a8a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8000a8c:	2337      	movs	r3, #55	; 0x37
 8000a8e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8000a90:	2338      	movs	r3, #56	; 0x38
 8000a92:	757b      	strb	r3, [r7, #21]
      break;
 8000a94:	e007      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8000a96:	2339      	movs	r3, #57	; 0x39
 8000a98:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8000a9a:	233d      	movs	r3, #61	; 0x3d
 8000a9c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8000a9e:	233e      	movs	r3, #62	; 0x3e
 8000aa0:	757b      	strb	r3, [r7, #21]
      break;
 8000aa2:	e000      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8000aa4:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000aa6:	89fb      	ldrh	r3, [r7, #14]
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	7dfa      	ldrb	r2, [r7, #23]
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f002 f8a0 	bl	8002bf4 <TS_IO_Read>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8000ab8:	7d3b      	ldrb	r3, [r7, #20]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	119b      	asrs	r3, r3, #6
 8000abe:	f003 0203 	and.w	r2, r3, #3
 8000ac2:	6a3b      	ldr	r3, [r7, #32]
 8000ac4:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8000ac6:	89fb      	ldrh	r3, [r7, #14]
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	7dba      	ldrb	r2, [r7, #22]
 8000acc:	4611      	mov	r1, r2
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f002 f890 	bl	8002bf4 <TS_IO_Read>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8000ad8:	7d3b      	ldrb	r3, [r7, #20]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	461a      	mov	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8000ae2:	89fb      	ldrh	r3, [r7, #14]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	7d7a      	ldrb	r2, [r7, #21]
 8000ae8:	4611      	mov	r1, r2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f002 f882 	bl	8002bf4 <TS_IO_Read>
 8000af0:	4603      	mov	r3, r0
 8000af2:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000af4:	7d3b      	ldrb	r3, [r7, #20]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	111b      	asrs	r3, r3, #4
 8000afa:	f003 0204 	and.w	r2, r3, #4
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000b02:	bf00      	nop
 8000b04:	3718      	adds	r7, #24
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000838 	.word	0x20000838

08000b10 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000838 	.word	0x20000838

08000b28 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000b2c:	f7ff fff0 	bl	8000b10 <ft5336_Get_I2C_InitializedStatus>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d104      	bne.n	8000b40 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000b36:	f002 f839 	bl	8002bac <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000b3a:	4b02      	ldr	r3, [pc, #8]	; (8000b44 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
  }
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000838 	.word	0x20000838

08000b48 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000b56:	68fb      	ldr	r3, [r7, #12]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b64:	b5b0      	push	{r4, r5, r7, lr}
 8000b66:	b0c8      	sub	sp, #288	; 0x120
 8000b68:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	stateEtat = JEU_ACCUEIL;
 8000b6a:	4bd7      	ldr	r3, [pc, #860]	; (8000ec8 <main+0x364>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
	score = 0;
 8000b70:	4bd6      	ldr	r3, [pc, #856]	; (8000ecc <main+0x368>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	801a      	strh	r2, [r3, #0]
	vitesse = 1;
 8000b76:	4bd6      	ldr	r3, [pc, #856]	; (8000ed0 <main+0x36c>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	701a      	strb	r2, [r3, #0]
	char text[50]={};
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8000b82:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000b86:	222e      	movs	r2, #46	; 0x2e
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f00e f8c0 	bl	800ed10 <memset>
	char textFromUart0[50]={};
 8000b90:	2300      	movs	r3, #0
 8000b92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000b96:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000b9a:	222e      	movs	r2, #46	; 0x2e
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f00e f8b6 	bl	800ed10 <memset>
	static TS_StateTypeDef  TS_State;
	uint32_t potlb,potl,potr,joystick_h, joystick_v;
	potlb = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	ADC_ChannelConfTypeDef sConfig = {0};
 8000baa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

	RTC_TimeTypeDef* sT = {0};
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	RTC_DateTypeDef* sD = {0};
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	uint8_t BP_old,BP_new;
	uint8_t light = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bd6:	f004 fb96 	bl	8005306 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bda:	f000 fa77 	bl	80010cc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000bde:	f000 fae7 	bl	80011b0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be2:	f001 f87d 	bl	8001ce0 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000be6:	f000 fb61 	bl	80012ac <MX_ADC3_Init>
  MX_DMA2D_Init();
 8000bea:	f000 fbdb 	bl	80013a4 <MX_DMA2D_Init>
  MX_FMC_Init();
 8000bee:	f001 f827 	bl	8001c40 <MX_FMC_Init>
  MX_I2C1_Init();
 8000bf2:	f000 fc09 	bl	8001408 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000bf6:	f000 fc47 	bl	8001488 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000bfa:	f000 fc85 	bl	8001508 <MX_LTDC_Init>
  MX_RTC_Init();
 8000bfe:	f000 fd19 	bl	8001634 <MX_RTC_Init>
  MX_SPI2_Init();
 8000c02:	f000 fdbd 	bl	8001780 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000c06:	f000 fdf9 	bl	80017fc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c0a:	f000 fe4b 	bl	80018a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c0e:	f000 fe97 	bl	8001940 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000c12:	f000 fee3 	bl	80019dc <MX_TIM5_Init>
  MX_TIM8_Init();
 8000c16:	f000 ff2f 	bl	8001a78 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000c1a:	f000 ffb1 	bl	8001b80 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000c1e:	f000 ffdf 	bl	8001be0 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000c22:	f000 faf1 	bl	8001208 <MX_ADC1_Init>
  MX_DAC_Init();
 8000c26:	f000 fb93 	bl	8001350 <MX_DAC_Init>
  MX_UART7_Init();
 8000c2a:	f000 ff79 	bl	8001b20 <MX_UART7_Init>
  MX_RNG_Init();
 8000c2e:	f000 fced 	bl	800160c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000c32:	f002 f809 	bl	8002c48 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000c36:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f002 f89c 	bl	8002d78 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 8000c40:	f002 f872 	bl	8002d28 <BSP_LCD_GetXSize>
 8000c44:	4604      	mov	r4, r0
 8000c46:	f002 f883 	bl	8002d50 <BSP_LCD_GetYSize>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	fb03 f304 	mul.w	r3, r3, r4
 8000c50:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	4619      	mov	r1, r3
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f002 f88d 	bl	8002d78 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_DisplayOn();
 8000c5e:	f002 fe05 	bl	800386c <BSP_LCD_DisplayOn>
    BSP_LCD_SelectLayer(0);
 8000c62:	2000      	movs	r0, #0
 8000c64:	f002 f8e8 	bl	8002e38 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_AMONGUS);
 8000c68:	489a      	ldr	r0, [pc, #616]	; (8000ed4 <main+0x370>)
 8000c6a:	f002 f957 	bl	8002f1c <BSP_LCD_Clear>
    //BSP_LCD_DrawBitmap(amongx,amongy,(uint8_t*)Amongus_bmp);
    //BSP_LCD_SelectLayer(1);
    //BSP_LCD_Clear(LCD_COLOR_RED);
    //BSP_LCD_DrawBitmap(250,120,(uint8_t*)Karim_bmp);
    BSP_LCD_SelectLayer(1);
 8000c6e:	2001      	movs	r0, #1
 8000c70:	f002 f8e2 	bl	8002e38 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_AMONGUS);
 8000c74:	4897      	ldr	r0, [pc, #604]	; (8000ed4 <main+0x370>)
 8000c76:	f002 f951 	bl	8002f1c <BSP_LCD_Clear>
    BSP_LCD_Clear(00);
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f002 f94e 	bl	8002f1c <BSP_LCD_Clear>
    BSP_LCD_SetFont(&Font12);
 8000c80:	4895      	ldr	r0, [pc, #596]	; (8000ed8 <main+0x374>)
 8000c82:	f002 f91b 	bl	8002ebc <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000c86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c8a:	f002 f8e5 	bl	8002e58 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(00);
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f002 f8fa 	bl	8002e88 <BSP_LCD_SetBackColor>

    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000c94:	f002 f848 	bl	8002d28 <BSP_LCD_GetXSize>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	b29c      	uxth	r4, r3
 8000c9c:	f002 f858 	bl	8002d50 <BSP_LCD_GetYSize>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4620      	mov	r0, r4
 8000ca8:	f003 f9f2 	bl	8004090 <BSP_TS_Init>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of mutexScreen */
  osMutexDef(mutexScreen);
 8000cac:	2300      	movs	r3, #0
 8000cae:	67bb      	str	r3, [r7, #120]	; 0x78
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	67fb      	str	r3, [r7, #124]	; 0x7c
  mutexScreenHandle = osMutexCreate(osMutex(mutexScreen));
 8000cb4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f00a ff1f 	bl	800bafc <osMutexCreate>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	4a86      	ldr	r2, [pc, #536]	; (8000edc <main+0x378>)
 8000cc2:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of TimerAffichage */
  osTimerDef(TimerAffichage, CallbackDisplay);
 8000cc4:	4b86      	ldr	r3, [pc, #536]	; (8000ee0 <main+0x37c>)
 8000cc6:	673b      	str	r3, [r7, #112]	; 0x70
 8000cc8:	2300      	movs	r3, #0
 8000cca:	677b      	str	r3, [r7, #116]	; 0x74
  TimerAffichageHandle = osTimerCreate(osTimer(TimerAffichage), osTimerOnce, NULL);
 8000ccc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f00a fe99 	bl	800ba0c <osTimerCreate>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	4a81      	ldr	r2, [pc, #516]	; (8000ee4 <main+0x380>)
 8000cde:	6013      	str	r3, [r2, #0]

  /* definition and creation of TimerLED */
  osTimerDef(TimerLED, CallbackLED);
 8000ce0:	4b81      	ldr	r3, [pc, #516]	; (8000ee8 <main+0x384>)
 8000ce2:	66bb      	str	r3, [r7, #104]	; 0x68
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	66fb      	str	r3, [r7, #108]	; 0x6c
  TimerLEDHandle = osTimerCreate(osTimer(TimerLED), osTimerPeriodic, NULL);
 8000ce8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000cec:	2200      	movs	r2, #0
 8000cee:	2101      	movs	r1, #1
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f00a fe8b 	bl	800ba0c <osTimerCreate>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	4a7c      	ldr	r2, [pc, #496]	; (8000eec <main+0x388>)
 8000cfa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  osTimerStart(TimerLEDHandle,1000);
 8000cfc:	4b7b      	ldr	r3, [pc, #492]	; (8000eec <main+0x388>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d04:	4618      	mov	r0, r3
 8000d06:	f00a feb5 	bl	800ba74 <osTimerStart>
  osTimerStart(TimerAffichageHandle,5000);
 8000d0a:	4b76      	ldr	r3, [pc, #472]	; (8000ee4 <main+0x380>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000d12:	4618      	mov	r0, r3
 8000d14:	f00a feae 	bl	800ba74 <osTimerStart>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of swordsPos */
  osMessageQDef(swordsPos, 16, uint8_t);
 8000d18:	4b75      	ldr	r3, [pc, #468]	; (8000ef0 <main+0x38c>)
 8000d1a:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000d1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  swordsPosHandle = osMessageCreate(osMessageQ(swordsPos), NULL);
 8000d24:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f00a fefe 	bl	800bb2c <osMessageCreate>
 8000d30:	4603      	mov	r3, r0
 8000d32:	4a70      	ldr	r2, [pc, #448]	; (8000ef4 <main+0x390>)
 8000d34:	6013      	str	r3, [r2, #0]

  /* definition and creation of collideFlag */
  osMessageQDef(collideFlag, 16, uint32_t);
 8000d36:	4b70      	ldr	r3, [pc, #448]	; (8000ef8 <main+0x394>)
 8000d38:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8000d3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  collideFlagHandle = osMessageCreate(osMessageQ(collideFlag), NULL);
 8000d42:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d46:	2100      	movs	r1, #0
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f00a feef 	bl	800bb2c <osMessageCreate>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	4a6a      	ldr	r2, [pc, #424]	; (8000efc <main+0x398>)
 8000d52:	6013      	str	r3, [r2, #0]

  /* definition and creation of scoreIncrem */
  osMessageQDef(scoreIncrem, 8, uint16_t);
 8000d54:	4b6a      	ldr	r3, [pc, #424]	; (8000f00 <main+0x39c>)
 8000d56:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000d5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  scoreIncremHandle = osMessageCreate(osMessageQ(scoreIncrem), NULL);
 8000d60:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f00a fee0 	bl	800bb2c <osMessageCreate>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	4a65      	ldr	r2, [pc, #404]	; (8000f04 <main+0x3a0>)
 8000d70:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8000d72:	4b65      	ldr	r3, [pc, #404]	; (8000f08 <main+0x3a4>)
 8000d74:	f107 041c 	add.w	r4, r7, #28
 8000d78:	461d      	mov	r5, r3
 8000d7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d7e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000d86:	f107 031c 	add.w	r3, r7, #28
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f00a fddc 	bl	800b94a <osThreadCreate>
 8000d92:	4603      	mov	r3, r0
 8000d94:	4a5d      	ldr	r2, [pc, #372]	; (8000f0c <main+0x3a8>)
 8000d96:	6013      	str	r3, [r2, #0]

  /* definition and creation of AffichageHeure */
  osThreadDef(AffichageHeure, displayTime, osPriorityNormal, 0, 1024);
 8000d98:	463b      	mov	r3, r7
 8000d9a:	4a5d      	ldr	r2, [pc, #372]	; (8000f10 <main+0x3ac>)
 8000d9c:	461c      	mov	r4, r3
 8000d9e:	4615      	mov	r5, r2
 8000da0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000da8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AffichageHeureHandle = osThreadCreate(osThread(AffichageHeure), NULL);
 8000dac:	463b      	mov	r3, r7
 8000dae:	2100      	movs	r1, #0
 8000db0:	4618      	mov	r0, r3
 8000db2:	f00a fdca 	bl	800b94a <osThreadCreate>
 8000db6:	4603      	mov	r3, r0
 8000db8:	4a56      	ldr	r2, [pc, #344]	; (8000f14 <main+0x3b0>)
 8000dba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000dbc:	f00a fdbe 	bl	800b93c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LED13_GPIO_Port,LED13_Pin,HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8000dc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dc4:	4854      	ldr	r0, [pc, #336]	; (8000f18 <main+0x3b4>)
 8000dc6:	f006 f8bd 	bl	8006f44 <HAL_GPIO_ReadPin>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	461a      	mov	r2, r3
 8000dce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dd2:	4852      	ldr	r0, [pc, #328]	; (8000f1c <main+0x3b8>)
 8000dd4:	f006 f8ce 	bl	8006f74 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(LED14_GPIO_Port,LED14_Pin,HAL_GPIO_ReadPin(BP2_GPIO_Port,BP2_Pin));
 8000dd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ddc:	484e      	ldr	r0, [pc, #312]	; (8000f18 <main+0x3b4>)
 8000dde:	f006 f8b1 	bl	8006f44 <HAL_GPIO_ReadPin>
 8000de2:	4603      	mov	r3, r0
 8000de4:	461a      	mov	r2, r3
 8000de6:	2120      	movs	r1, #32
 8000de8:	484d      	ldr	r0, [pc, #308]	; (8000f20 <main+0x3bc>)
 8000dea:	f006 f8c3 	bl	8006f74 <HAL_GPIO_WritePin>
	  	  sprintf(text,"BP1 : %d",HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8000dee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000df2:	4849      	ldr	r0, [pc, #292]	; (8000f18 <main+0x3b4>)
 8000df4:	f006 f8a6 	bl	8006f44 <HAL_GPIO_ReadPin>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e00:	4948      	ldr	r1, [pc, #288]	; (8000f24 <main+0x3c0>)
 8000e02:	4618      	mov	r0, r3
 8000e04:	f00e f860 	bl	800eec8 <siprintf>
	  	  BSP_LCD_DisplayStringAtLine(5,(uint8_t*) text);
 8000e08:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	2005      	movs	r0, #5
 8000e10:	f002 f9b8 	bl	8003184 <BSP_LCD_DisplayStringAtLine>

	  	  sConfig.Channel = ADC_CHANNEL_6;
 8000e14:	2306      	movs	r3, #6
 8000e16:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000e1a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4841      	ldr	r0, [pc, #260]	; (8000f28 <main+0x3c4>)
 8000e22:	f004 fc6b 	bl	80056fc <HAL_ADC_ConfigChannel>
	  	  HAL_ADC_Start(&hadc3);
 8000e26:	4840      	ldr	r0, [pc, #256]	; (8000f28 <main+0x3c4>)
 8000e28:	f004 fb02 	bl	8005430 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000e2c:	bf00      	nop
 8000e2e:	2164      	movs	r1, #100	; 0x64
 8000e30:	483d      	ldr	r0, [pc, #244]	; (8000f28 <main+0x3c4>)
 8000e32:	f004 fbcb 	bl	80055cc <HAL_ADC_PollForConversion>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d1f8      	bne.n	8000e2e <main+0x2ca>
	  	  potr = HAL_ADC_GetValue(&hadc3);
 8000e3c:	483a      	ldr	r0, [pc, #232]	; (8000f28 <main+0x3c4>)
 8000e3e:	f004 fc50 	bl	80056e2 <HAL_ADC_GetValue>
 8000e42:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104

	  	  sConfig.Channel = ADC_CHANNEL_7;
 8000e46:	2307      	movs	r3, #7
 8000e48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000e4c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000e50:	4619      	mov	r1, r3
 8000e52:	4835      	ldr	r0, [pc, #212]	; (8000f28 <main+0x3c4>)
 8000e54:	f004 fc52 	bl	80056fc <HAL_ADC_ConfigChannel>
	  	  HAL_ADC_Start(&hadc3);
 8000e58:	4833      	ldr	r0, [pc, #204]	; (8000f28 <main+0x3c4>)
 8000e5a:	f004 fae9 	bl	8005430 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000e5e:	bf00      	nop
 8000e60:	2164      	movs	r1, #100	; 0x64
 8000e62:	4831      	ldr	r0, [pc, #196]	; (8000f28 <main+0x3c4>)
 8000e64:	f004 fbb2 	bl	80055cc <HAL_ADC_PollForConversion>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d1f8      	bne.n	8000e60 <main+0x2fc>
	  	  potl = HAL_ADC_GetValue(&hadc3);
 8000e6e:	482e      	ldr	r0, [pc, #184]	; (8000f28 <main+0x3c4>)
 8000e70:	f004 fc37 	bl	80056e2 <HAL_ADC_GetValue>
 8000e74:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100

	  	  sConfig.Channel = ADC_CHANNEL_8;
 8000e78:	2308      	movs	r3, #8
 8000e7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000e7e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000e82:	4619      	mov	r1, r3
 8000e84:	4828      	ldr	r0, [pc, #160]	; (8000f28 <main+0x3c4>)
 8000e86:	f004 fc39 	bl	80056fc <HAL_ADC_ConfigChannel>
	  	  HAL_ADC_Start(&hadc3);
 8000e8a:	4827      	ldr	r0, [pc, #156]	; (8000f28 <main+0x3c4>)
 8000e8c:	f004 fad0 	bl	8005430 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000e90:	bf00      	nop
 8000e92:	2164      	movs	r1, #100	; 0x64
 8000e94:	4824      	ldr	r0, [pc, #144]	; (8000f28 <main+0x3c4>)
 8000e96:	f004 fb99 	bl	80055cc <HAL_ADC_PollForConversion>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d1f8      	bne.n	8000e92 <main+0x32e>
	  	  joystick_v = HAL_ADC_GetValue(&hadc3);
 8000ea0:	4821      	ldr	r0, [pc, #132]	; (8000f28 <main+0x3c4>)
 8000ea2:	f004 fc1e 	bl	80056e2 <HAL_ADC_GetValue>
 8000ea6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc

	  	  HAL_ADC_Start(&hadc1);
 8000eaa:	4820      	ldr	r0, [pc, #128]	; (8000f2c <main+0x3c8>)
 8000eac:	f004 fac0 	bl	8005430 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc1, 100)!=HAL_OK);
 8000eb0:	bf00      	nop
 8000eb2:	2164      	movs	r1, #100	; 0x64
 8000eb4:	481d      	ldr	r0, [pc, #116]	; (8000f2c <main+0x3c8>)
 8000eb6:	f004 fb89 	bl	80055cc <HAL_ADC_PollForConversion>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1f8      	bne.n	8000eb2 <main+0x34e>
	  	  joystick_h = HAL_ADC_GetValue(&hadc1);
 8000ec0:	481a      	ldr	r0, [pc, #104]	; (8000f2c <main+0x3c8>)
 8000ec2:	f004 fc0e 	bl	80056e2 <HAL_ADC_GetValue>
 8000ec6:	e033      	b.n	8000f30 <main+0x3cc>
 8000ec8:	20008ad0 	.word	0x20008ad0
 8000ecc:	20008808 	.word	0x20008808
 8000ed0:	200089b8 	.word	0x200089b8
 8000ed4:	ffffde00 	.word	0xffffde00
 8000ed8:	20000034 	.word	0x20000034
 8000edc:	2000866c 	.word	0x2000866c
 8000ee0:	08002871 	.word	0x08002871
 8000ee4:	20008854 	.word	0x20008854
 8000ee8:	080028b1 	.word	0x080028b1
 8000eec:	20008530 	.word	0x20008530
 8000ef0:	0800f6dc 	.word	0x0800f6dc
 8000ef4:	200084dc 	.word	0x200084dc
 8000ef8:	0800f6ec 	.word	0x0800f6ec
 8000efc:	200086c0 	.word	0x200086c0
 8000f00:	0800f6fc 	.word	0x0800f6fc
 8000f04:	200089a4 	.word	0x200089a4
 8000f08:	0800f70c 	.word	0x0800f70c
 8000f0c:	200084e0 	.word	0x200084e0
 8000f10:	0800f728 	.word	0x0800f728
 8000f14:	2000875c 	.word	0x2000875c
 8000f18:	40020000 	.word	0x40020000
 8000f1c:	40021c00 	.word	0x40021c00
 8000f20:	40021000 	.word	0x40021000
 8000f24:	0800f670 	.word	0x0800f670
 8000f28:	20008858 	.word	0x20008858
 8000f2c:	2000880c 	.word	0x2000880c
 8000f30:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8

	  	  HAL_UART_Receive(&huart1, textFromUart0, 50, 10);
 8000f34:	f107 0190 	add.w	r1, r7, #144	; 0x90
 8000f38:	230a      	movs	r3, #10
 8000f3a:	2232      	movs	r2, #50	; 0x32
 8000f3c:	485b      	ldr	r0, [pc, #364]	; (80010ac <main+0x548>)
 8000f3e:	f009 ff04 	bl	800ad4a <HAL_UART_Receive>
	  	  BSP_LCD_DisplayStringAtLine(15,(uint8_t*) textFromUart0);
 8000f42:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000f46:	4619      	mov	r1, r3
 8000f48:	200f      	movs	r0, #15
 8000f4a:	f002 f91b 	bl	8003184 <BSP_LCD_DisplayStringAtLine>

	  	  if ((potl > potlb + 50) || (potlb > potl + 50))
 8000f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000f52:	3332      	adds	r3, #50	; 0x32
 8000f54:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d806      	bhi.n	8000f6a <main+0x406>
 8000f5c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000f60:	3332      	adds	r3, #50	; 0x32
 8000f62:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d918      	bls.n	8000f9c <main+0x438>
	  	  {
	  		sprintf(text, "Potentio de Goche : %u\r\n", potl);
 8000f6a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f6e:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8000f72:	494f      	ldr	r1, [pc, #316]	; (80010b0 <main+0x54c>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f00d ffa7 	bl	800eec8 <siprintf>
	  		HAL_UART_Transmit(&huart1, (uint8_t*)text, strlen(text), 10);
 8000f7a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff f946 	bl	8000210 <strlen>
 8000f84:	4603      	mov	r3, r0
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8000f8c:	230a      	movs	r3, #10
 8000f8e:	4847      	ldr	r0, [pc, #284]	; (80010ac <main+0x548>)
 8000f90:	f009 fe48 	bl	800ac24 <HAL_UART_Transmit>
	  		potlb = potl;
 8000f94:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000f98:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	  	  }

	  	  sprintf(text,"POTL : %4u POTR : %4u joy_v : %4u joy_h : %4u",(uint)potl,(uint)potr,(uint)joystick_v,(uint)joystick_h);
 8000f9c:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 8000fa0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000fb0:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8000fb4:	493f      	ldr	r1, [pc, #252]	; (80010b4 <main+0x550>)
 8000fb6:	f00d ff87 	bl	800eec8 <siprintf>
	  	  BSP_LCD_DisplayStringAtLine(9,(uint8_t*) text);
 8000fba:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	2009      	movs	r0, #9
 8000fc2:	f002 f8df 	bl	8003184 <BSP_LCD_DisplayStringAtLine>

	  	HAL_RTC_GetDate(&hrtc, sD, RTC_FORMAT_BCD);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8000fcc:	483a      	ldr	r0, [pc, #232]	; (80010b8 <main+0x554>)
 8000fce:	f008 fd89 	bl	8009ae4 <HAL_RTC_GetDate>
	  	  HAL_RTC_GetTime(&hrtc, sT, RTC_FORMAT_BCD);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 8000fd8:	4837      	ldr	r0, [pc, #220]	; (80010b8 <main+0x554>)
 8000fda:	f008 fc7d 	bl	80098d8 <HAL_RTC_GetTime>


	  	sprintf(text,"il est %2u:%2u:%2u",sT->Hours,sT->Minutes,sT->Seconds);
 8000fde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000fea:	785b      	ldrb	r3, [r3, #1]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ff2:	789b      	ldrb	r3, [r3, #2]
 8000ff4:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	492f      	ldr	r1, [pc, #188]	; (80010bc <main+0x558>)
 8000ffe:	f00d ff63 	bl	800eec8 <siprintf>
	  	BSP_LCD_DisplayStringAtLine(11,(uint8_t*) text);
 8001002:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001006:	4619      	mov	r1, r3
 8001008:	200b      	movs	r0, #11
 800100a:	f002 f8bb 	bl	8003184 <BSP_LCD_DisplayStringAtLine>

	  	if(decompte > 0)
 800100e:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 8001012:	2b00      	cmp	r3, #0
 8001014:	d004      	beq.n	8001020 <main+0x4bc>
	  	{
	  		decompte--;
 8001016:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 800101a:	3b01      	subs	r3, #1
 800101c:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
	  	}
	  	  BSP_TS_GetState(&TS_State);
 8001020:	4827      	ldr	r0, [pc, #156]	; (80010c0 <main+0x55c>)
 8001022:	f003 f875 	bl	8004110 <BSP_TS_GetState>
	  	  if(TS_State.touchDetected){
 8001026:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <main+0x55c>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	f43f aec8 	beq.w	8000dc0 <main+0x25c>
	  		  if(TS_State.touchX[0] < 110 && TS_State.touchY[0] < 110)
 8001030:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <main+0x55c>)
 8001032:	885b      	ldrh	r3, [r3, #2]
 8001034:	2b6d      	cmp	r3, #109	; 0x6d
 8001036:	d82f      	bhi.n	8001098 <main+0x534>
 8001038:	4b21      	ldr	r3, [pc, #132]	; (80010c0 <main+0x55c>)
 800103a:	899b      	ldrh	r3, [r3, #12]
 800103c:	2b6d      	cmp	r3, #109	; 0x6d
 800103e:	d82b      	bhi.n	8001098 <main+0x534>
	  		  {
	  			  if (decompte == 0){
 8001040:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
 8001044:	2b00      	cmp	r3, #0
 8001046:	d12f      	bne.n	80010a8 <main+0x544>
					  light = (1-light);
 8001048:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 800104c:	f1c3 0301 	rsb	r3, r3, #1
 8001050:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
					  HAL_GPIO_WritePin(LED12_GPIO_Port,LED12_Pin,light);
 8001054:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 8001058:	461a      	mov	r2, r3
 800105a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800105e:	4819      	ldr	r0, [pc, #100]	; (80010c4 <main+0x560>)
 8001060:	f005 ff88 	bl	8006f74 <HAL_GPIO_WritePin>
					  if (light)
 8001064:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 8001068:	2b00      	cmp	r3, #0
 800106a:	d004      	beq.n	8001076 <main+0x512>
					  {
						BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800106c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001070:	f001 fef2 	bl	8002e58 <BSP_LCD_SetTextColor>
 8001074:	e002      	b.n	800107c <main+0x518>
					  }
					  else{
						BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001076:	4814      	ldr	r0, [pc, #80]	; (80010c8 <main+0x564>)
 8001078:	f001 feee 	bl	8002e58 <BSP_LCD_SetTextColor>
					  }
					  BSP_LCD_FillRect(0,0,50,50);
 800107c:	2332      	movs	r3, #50	; 0x32
 800107e:	2232      	movs	r2, #50	; 0x32
 8001080:	2100      	movs	r1, #0
 8001082:	2000      	movs	r0, #0
 8001084:	f002 fad8 	bl	8003638 <BSP_LCD_FillRect>
					  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800108c:	f001 fee4 	bl	8002e58 <BSP_LCD_SetTextColor>
					  decompte = 300;
 8001090:	232c      	movs	r3, #44	; 0x2c
 8001092:	f887 3112 	strb.w	r3, [r7, #274]	; 0x112
	  			  if (decompte == 0){
 8001096:	e007      	b.n	80010a8 <main+0x544>
	  			  }
	  		  } else {
	  			BSP_LCD_FillCircle(TS_State.touchX[0],TS_State.touchY[0],4);
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <main+0x55c>)
 800109a:	885b      	ldrh	r3, [r3, #2]
 800109c:	4a08      	ldr	r2, [pc, #32]	; (80010c0 <main+0x55c>)
 800109e:	8991      	ldrh	r1, [r2, #12]
 80010a0:	2204      	movs	r2, #4
 80010a2:	4618      	mov	r0, r3
 80010a4:	f002 fb42 	bl	800372c <BSP_LCD_FillCircle>
	  HAL_GPIO_WritePin(LED13_GPIO_Port,LED13_Pin,HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 80010a8:	e68a      	b.n	8000dc0 <main+0x25c>
 80010aa:	bf00      	nop
 80010ac:	200088a0 	.word	0x200088a0
 80010b0:	0800f67c 	.word	0x0800f67c
 80010b4:	0800f698 	.word	0x0800f698
 80010b8:	20008938 	.word	0x20008938
 80010bc:	0800f6c8 	.word	0x0800f6c8
 80010c0:	20000840 	.word	0x20000840
 80010c4:	40021c00 	.word	0x40021c00
 80010c8:	ffff0000 	.word	0xffff0000

080010cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b094      	sub	sp, #80	; 0x50
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0320 	add.w	r3, r7, #32
 80010d6:	2230      	movs	r2, #48	; 0x30
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f00d fe18 	bl	800ed10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010f0:	f007 f926 	bl	8008340 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f4:	4b2c      	ldr	r3, [pc, #176]	; (80011a8 <SystemClock_Config+0xdc>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	4a2b      	ldr	r2, [pc, #172]	; (80011a8 <SystemClock_Config+0xdc>)
 80010fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001100:	4b29      	ldr	r3, [pc, #164]	; (80011a8 <SystemClock_Config+0xdc>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800110c:	4b27      	ldr	r3, [pc, #156]	; (80011ac <SystemClock_Config+0xe0>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a26      	ldr	r2, [pc, #152]	; (80011ac <SystemClock_Config+0xe0>)
 8001112:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b24      	ldr	r3, [pc, #144]	; (80011ac <SystemClock_Config+0xe0>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001124:	2309      	movs	r3, #9
 8001126:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001128:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800112e:	2301      	movs	r3, #1
 8001130:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001132:	2302      	movs	r3, #2
 8001134:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001136:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800113a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800113c:	2319      	movs	r3, #25
 800113e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8001140:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001144:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001146:	2302      	movs	r3, #2
 8001148:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800114a:	2309      	movs	r3, #9
 800114c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114e:	f107 0320 	add.w	r3, r7, #32
 8001152:	4618      	mov	r0, r3
 8001154:	f007 f954 	bl	8008400 <HAL_RCC_OscConfig>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800115e:	f001 fbc9 	bl	80028f4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001162:	f007 f8fd 	bl	8008360 <HAL_PWREx_EnableOverDrive>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800116c:	f001 fbc2 	bl	80028f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001170:	230f      	movs	r3, #15
 8001172:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001174:	2302      	movs	r3, #2
 8001176:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800117c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001180:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001186:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	2106      	movs	r1, #6
 800118e:	4618      	mov	r0, r3
 8001190:	f007 fbda 	bl	8008948 <HAL_RCC_ClockConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800119a:	f001 fbab 	bl	80028f4 <Error_Handler>
  }
}
 800119e:	bf00      	nop
 80011a0:	3750      	adds	r7, #80	; 0x50
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40007000 	.word	0x40007000

080011b0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b0a2      	sub	sp, #136	; 0x88
 80011b4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011b6:	1d3b      	adds	r3, r7, #4
 80011b8:	2284      	movs	r2, #132	; 0x84
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f00d fda7 	bl	800ed10 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_CLK48;
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <PeriphCommonClock_Config+0x54>)
 80011c4:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80011c6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80011ca:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80011cc:	2305      	movs	r3, #5
 80011ce:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80011d0:	2302      	movs	r3, #2
 80011d2:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80011d4:	2303      	movs	r3, #3
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80011d8:	2301      	movs	r3, #1
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80011dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011e0:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80011e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80011e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4618      	mov	r0, r3
 80011ee:	f007 fdb3 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 80011f8:	f001 fb7c 	bl	80028f4 <Error_Handler>
  }
}
 80011fc:	bf00      	nop
 80011fe:	3788      	adds	r7, #136	; 0x88
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	00200008 	.word	0x00200008

08001208 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800120e:	463b      	mov	r3, r7
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800121a:	4b21      	ldr	r3, [pc, #132]	; (80012a0 <MX_ADC1_Init+0x98>)
 800121c:	4a21      	ldr	r2, [pc, #132]	; (80012a4 <MX_ADC1_Init+0x9c>)
 800121e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001220:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <MX_ADC1_Init+0x98>)
 8001222:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001226:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001228:	4b1d      	ldr	r3, [pc, #116]	; (80012a0 <MX_ADC1_Init+0x98>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800122e:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <MX_ADC1_Init+0x98>)
 8001230:	2200      	movs	r2, #0
 8001232:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001234:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <MX_ADC1_Init+0x98>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800123a:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <MX_ADC1_Init+0x98>)
 800123c:	2200      	movs	r2, #0
 800123e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001242:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <MX_ADC1_Init+0x98>)
 8001244:	2200      	movs	r2, #0
 8001246:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001248:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <MX_ADC1_Init+0x98>)
 800124a:	4a17      	ldr	r2, [pc, #92]	; (80012a8 <MX_ADC1_Init+0xa0>)
 800124c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800124e:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <MX_ADC1_Init+0x98>)
 8001250:	2200      	movs	r2, #0
 8001252:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <MX_ADC1_Init+0x98>)
 8001256:	2201      	movs	r2, #1
 8001258:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800125a:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <MX_ADC1_Init+0x98>)
 800125c:	2200      	movs	r2, #0
 800125e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <MX_ADC1_Init+0x98>)
 8001264:	2201      	movs	r2, #1
 8001266:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <MX_ADC1_Init+0x98>)
 800126a:	f004 f89d 	bl	80053a8 <HAL_ADC_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001274:	f001 fb3e 	bl	80028f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001278:	2300      	movs	r3, #0
 800127a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800127c:	2301      	movs	r3, #1
 800127e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001280:	2300      	movs	r3, #0
 8001282:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001284:	463b      	mov	r3, r7
 8001286:	4619      	mov	r1, r3
 8001288:	4805      	ldr	r0, [pc, #20]	; (80012a0 <MX_ADC1_Init+0x98>)
 800128a:	f004 fa37 	bl	80056fc <HAL_ADC_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001294:	f001 fb2e 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	2000880c 	.word	0x2000880c
 80012a4:	40012000 	.word	0x40012000
 80012a8:	0f000001 	.word	0x0f000001

080012ac <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012b2:	463b      	mov	r3, r7
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80012be:	4b21      	ldr	r3, [pc, #132]	; (8001344 <MX_ADC3_Init+0x98>)
 80012c0:	4a21      	ldr	r2, [pc, #132]	; (8001348 <MX_ADC3_Init+0x9c>)
 80012c2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c4:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <MX_ADC3_Init+0x98>)
 80012c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012ca:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80012cc:	4b1d      	ldr	r3, [pc, #116]	; (8001344 <MX_ADC3_Init+0x98>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012d2:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <MX_ADC3_Init+0x98>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80012d8:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <MX_ADC3_Init+0x98>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <MX_ADC3_Init+0x98>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_ADC3_Init+0x98>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012ec:	4b15      	ldr	r3, [pc, #84]	; (8001344 <MX_ADC3_Init+0x98>)
 80012ee:	4a17      	ldr	r2, [pc, #92]	; (800134c <MX_ADC3_Init+0xa0>)
 80012f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_ADC3_Init+0x98>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_ADC3_Init+0x98>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_ADC3_Init+0x98>)
 8001300:	2200      	movs	r2, #0
 8001302:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_ADC3_Init+0x98>)
 8001308:	2201      	movs	r2, #1
 800130a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800130c:	480d      	ldr	r0, [pc, #52]	; (8001344 <MX_ADC3_Init+0x98>)
 800130e:	f004 f84b 	bl	80053a8 <HAL_ADC_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001318:	f001 faec 	bl	80028f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800131c:	2306      	movs	r3, #6
 800131e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001320:	2301      	movs	r3, #1
 8001322:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001328:	463b      	mov	r3, r7
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_ADC3_Init+0x98>)
 800132e:	f004 f9e5 	bl	80056fc <HAL_ADC_ConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001338:	f001 fadc 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20008858 	.word	0x20008858
 8001348:	40012200 	.word	0x40012200
 800134c:	0f000001 	.word	0x0f000001

08001350 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001356:	463b      	mov	r3, r7
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <MX_DAC_Init+0x4c>)
 8001360:	4a0f      	ldr	r2, [pc, #60]	; (80013a0 <MX_DAC_Init+0x50>)
 8001362:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001364:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_DAC_Init+0x4c>)
 8001366:	f004 fcfb 	bl	8005d60 <HAL_DAC_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001370:	f001 fac0 	bl	80028f4 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001374:	2300      	movs	r3, #0
 8001376:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800137c:	463b      	mov	r3, r7
 800137e:	2200      	movs	r2, #0
 8001380:	4619      	mov	r1, r3
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <MX_DAC_Init+0x4c>)
 8001384:	f004 fd72 	bl	8005e6c <HAL_DAC_ConfigChannel>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800138e:	f001 fab1 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20008924 	.word	0x20008924
 80013a0:	40007400 	.word	0x40007400

080013a4 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80013a8:	4b15      	ldr	r3, [pc, #84]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013aa:	4a16      	ldr	r2, [pc, #88]	; (8001404 <MX_DMA2D_Init+0x60>)
 80013ac:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80013ae:	4b14      	ldr	r3, [pc, #80]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80013d2:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80013d8:	4809      	ldr	r0, [pc, #36]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013da:	f004 ff5f 	bl	800629c <HAL_DMA2D_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80013e4:	f001 fa86 	bl	80028f4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80013e8:	2101      	movs	r1, #1
 80013ea:	4805      	ldr	r0, [pc, #20]	; (8001400 <MX_DMA2D_Init+0x5c>)
 80013ec:	f005 f9c4 	bl	8006778 <HAL_DMA2D_ConfigLayer>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80013f6:	f001 fa7d 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20008a44 	.word	0x20008a44
 8001404:	4002b000 	.word	0x4002b000

08001408 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800140c:	4b1b      	ldr	r3, [pc, #108]	; (800147c <MX_I2C1_Init+0x74>)
 800140e:	4a1c      	ldr	r2, [pc, #112]	; (8001480 <MX_I2C1_Init+0x78>)
 8001410:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001412:	4b1a      	ldr	r3, [pc, #104]	; (800147c <MX_I2C1_Init+0x74>)
 8001414:	4a1b      	ldr	r2, [pc, #108]	; (8001484 <MX_I2C1_Init+0x7c>)
 8001416:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001418:	4b18      	ldr	r3, [pc, #96]	; (800147c <MX_I2C1_Init+0x74>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800141e:	4b17      	ldr	r3, [pc, #92]	; (800147c <MX_I2C1_Init+0x74>)
 8001420:	2201      	movs	r2, #1
 8001422:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001424:	4b15      	ldr	r3, [pc, #84]	; (800147c <MX_I2C1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800142a:	4b14      	ldr	r3, [pc, #80]	; (800147c <MX_I2C1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <MX_I2C1_Init+0x74>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001436:	4b11      	ldr	r3, [pc, #68]	; (800147c <MX_I2C1_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <MX_I2C1_Init+0x74>)
 800143e:	2200      	movs	r2, #0
 8001440:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001442:	480e      	ldr	r0, [pc, #56]	; (800147c <MX_I2C1_Init+0x74>)
 8001444:	f005 fdca 	bl	8006fdc <HAL_I2C_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800144e:	f001 fa51 	bl	80028f4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001452:	2100      	movs	r1, #0
 8001454:	4809      	ldr	r0, [pc, #36]	; (800147c <MX_I2C1_Init+0x74>)
 8001456:	f006 fb63 	bl	8007b20 <HAL_I2CEx_ConfigAnalogFilter>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001460:	f001 fa48 	bl	80028f4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001464:	2100      	movs	r1, #0
 8001466:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_I2C1_Init+0x74>)
 8001468:	f006 fba5 	bl	8007bb6 <HAL_I2CEx_ConfigDigitalFilter>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001472:	f001 fa3f 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20008670 	.word	0x20008670
 8001480:	40005400 	.word	0x40005400
 8001484:	00c0eaff 	.word	0x00c0eaff

08001488 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800148c:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <MX_I2C3_Init+0x74>)
 800148e:	4a1c      	ldr	r2, [pc, #112]	; (8001500 <MX_I2C3_Init+0x78>)
 8001490:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8001492:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <MX_I2C3_Init+0x74>)
 8001494:	4a1b      	ldr	r2, [pc, #108]	; (8001504 <MX_I2C3_Init+0x7c>)
 8001496:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <MX_I2C3_Init+0x74>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800149e:	4b17      	ldr	r3, [pc, #92]	; (80014fc <MX_I2C3_Init+0x74>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014a4:	4b15      	ldr	r3, [pc, #84]	; (80014fc <MX_I2C3_Init+0x74>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80014aa:	4b14      	ldr	r3, [pc, #80]	; (80014fc <MX_I2C3_Init+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <MX_I2C3_Init+0x74>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014b6:	4b11      	ldr	r3, [pc, #68]	; (80014fc <MX_I2C3_Init+0x74>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014bc:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <MX_I2C3_Init+0x74>)
 80014be:	2200      	movs	r2, #0
 80014c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80014c2:	480e      	ldr	r0, [pc, #56]	; (80014fc <MX_I2C3_Init+0x74>)
 80014c4:	f005 fd8a 	bl	8006fdc <HAL_I2C_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80014ce:	f001 fa11 	bl	80028f4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014d2:	2100      	movs	r1, #0
 80014d4:	4809      	ldr	r0, [pc, #36]	; (80014fc <MX_I2C3_Init+0x74>)
 80014d6:	f006 fb23 	bl	8007b20 <HAL_I2CEx_ConfigAnalogFilter>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80014e0:	f001 fa08 	bl	80028f4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80014e4:	2100      	movs	r1, #0
 80014e6:	4805      	ldr	r0, [pc, #20]	; (80014fc <MX_I2C3_Init+0x74>)
 80014e8:	f006 fb65 	bl	8007bb6 <HAL_I2CEx_ConfigDigitalFilter>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80014f2:	f001 f9ff 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	200084e4 	.word	0x200084e4
 8001500:	40005c00 	.word	0x40005c00
 8001504:	00c0eaff 	.word	0x00c0eaff

08001508 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08e      	sub	sp, #56	; 0x38
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2234      	movs	r2, #52	; 0x34
 8001512:	2100      	movs	r1, #0
 8001514:	4618      	mov	r0, r3
 8001516:	f00d fbfb 	bl	800ed10 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800151a:	4b3a      	ldr	r3, [pc, #232]	; (8001604 <MX_LTDC_Init+0xfc>)
 800151c:	4a3a      	ldr	r2, [pc, #232]	; (8001608 <MX_LTDC_Init+0x100>)
 800151e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001520:	4b38      	ldr	r3, [pc, #224]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001522:	2200      	movs	r2, #0
 8001524:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001526:	4b37      	ldr	r3, [pc, #220]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800152c:	4b35      	ldr	r3, [pc, #212]	; (8001604 <MX_LTDC_Init+0xfc>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001532:	4b34      	ldr	r3, [pc, #208]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8001538:	4b32      	ldr	r3, [pc, #200]	; (8001604 <MX_LTDC_Init+0xfc>)
 800153a:	2228      	movs	r2, #40	; 0x28
 800153c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 800153e:	4b31      	ldr	r3, [pc, #196]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001540:	2209      	movs	r2, #9
 8001542:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8001544:	4b2f      	ldr	r3, [pc, #188]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001546:	2235      	movs	r2, #53	; 0x35
 8001548:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 800154a:	4b2e      	ldr	r3, [pc, #184]	; (8001604 <MX_LTDC_Init+0xfc>)
 800154c:	220b      	movs	r2, #11
 800154e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001550:	4b2c      	ldr	r3, [pc, #176]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001552:	f240 2215 	movw	r2, #533	; 0x215
 8001556:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001558:	4b2a      	ldr	r3, [pc, #168]	; (8001604 <MX_LTDC_Init+0xfc>)
 800155a:	f240 121b 	movw	r2, #283	; 0x11b
 800155e:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8001560:	4b28      	ldr	r3, [pc, #160]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001562:	f240 2235 	movw	r2, #565	; 0x235
 8001566:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8001568:	4b26      	ldr	r3, [pc, #152]	; (8001604 <MX_LTDC_Init+0xfc>)
 800156a:	f240 121d 	movw	r2, #285	; 0x11d
 800156e:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001570:	4b24      	ldr	r3, [pc, #144]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001578:	4b22      	ldr	r3, [pc, #136]	; (8001604 <MX_LTDC_Init+0xfc>)
 800157a:	2200      	movs	r2, #0
 800157c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001580:	4b20      	ldr	r3, [pc, #128]	; (8001604 <MX_LTDC_Init+0xfc>)
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001588:	481e      	ldr	r0, [pc, #120]	; (8001604 <MX_LTDC_Init+0xfc>)
 800158a:	f006 fb61 	bl	8007c50 <HAL_LTDC_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001594:	f001 f9ae 	bl	80028f4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 800159c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80015a0:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80015a6:	f44f 7388 	mov.w	r3, #272	; 0x110
 80015aa:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80015ac:	2302      	movs	r3, #2
 80015ae:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80015b0:	23ff      	movs	r3, #255	; 0xff
 80015b2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80015b8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015bc:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80015be:	2307      	movs	r3, #7
 80015c0:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 80015c2:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80015c6:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 80015c8:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 80015ce:	f44f 7388 	mov.w	r3, #272	; 0x110
 80015d2:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	2200      	movs	r2, #0
 80015ea:	4619      	mov	r1, r3
 80015ec:	4805      	ldr	r0, [pc, #20]	; (8001604 <MX_LTDC_Init+0xfc>)
 80015ee:	f006 fcc1 	bl	8007f74 <HAL_LTDC_ConfigLayer>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 80015f8:	f001 f97c 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	3738      	adds	r7, #56	; 0x38
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20008760 	.word	0x20008760
 8001608:	40016800 	.word	0x40016800

0800160c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <MX_RNG_Init+0x20>)
 8001612:	4a07      	ldr	r2, [pc, #28]	; (8001630 <MX_RNG_Init+0x24>)
 8001614:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001616:	4805      	ldr	r0, [pc, #20]	; (800162c <MX_RNG_Init+0x20>)
 8001618:	f007 ff8e 	bl	8009538 <HAL_RNG_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001622:	f001 f967 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200089a8 	.word	0x200089a8
 8001630:	50060800 	.word	0x50060800

08001634 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b092      	sub	sp, #72	; 0x48
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800163a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	60da      	str	r2, [r3, #12]
 8001648:	611a      	str	r2, [r3, #16]
 800164a:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 800164c:	2300      	movs	r3, #0
 800164e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001650:	463b      	mov	r3, r7
 8001652:	222c      	movs	r2, #44	; 0x2c
 8001654:	2100      	movs	r1, #0
 8001656:	4618      	mov	r0, r3
 8001658:	f00d fb5a 	bl	800ed10 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800165c:	4b46      	ldr	r3, [pc, #280]	; (8001778 <MX_RTC_Init+0x144>)
 800165e:	4a47      	ldr	r2, [pc, #284]	; (800177c <MX_RTC_Init+0x148>)
 8001660:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001662:	4b45      	ldr	r3, [pc, #276]	; (8001778 <MX_RTC_Init+0x144>)
 8001664:	2200      	movs	r2, #0
 8001666:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001668:	4b43      	ldr	r3, [pc, #268]	; (8001778 <MX_RTC_Init+0x144>)
 800166a:	227f      	movs	r2, #127	; 0x7f
 800166c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800166e:	4b42      	ldr	r3, [pc, #264]	; (8001778 <MX_RTC_Init+0x144>)
 8001670:	22ff      	movs	r2, #255	; 0xff
 8001672:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001674:	4b40      	ldr	r3, [pc, #256]	; (8001778 <MX_RTC_Init+0x144>)
 8001676:	2200      	movs	r2, #0
 8001678:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800167a:	4b3f      	ldr	r3, [pc, #252]	; (8001778 <MX_RTC_Init+0x144>)
 800167c:	2200      	movs	r2, #0
 800167e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001680:	4b3d      	ldr	r3, [pc, #244]	; (8001778 <MX_RTC_Init+0x144>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001686:	483c      	ldr	r0, [pc, #240]	; (8001778 <MX_RTC_Init+0x144>)
 8001688:	f007 ffd6 	bl	8009638 <HAL_RTC_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8001692:	f001 f92f 	bl	80028f4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001696:	2300      	movs	r3, #0
 8001698:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 800169c:	2300      	movs	r3, #0
 800169e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80016b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016b4:	2201      	movs	r2, #1
 80016b6:	4619      	mov	r1, r3
 80016b8:	482f      	ldr	r0, [pc, #188]	; (8001778 <MX_RTC_Init+0x144>)
 80016ba:	f008 f84f 	bl	800975c <HAL_RTC_SetTime>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80016c4:	f001 f916 	bl	80028f4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80016c8:	2301      	movs	r3, #1
 80016ca:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 80016ce:	2301      	movs	r3, #1
 80016d0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 80016d4:	2301      	movs	r3, #1
 80016d6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 80016da:	2300      	movs	r3, #0
 80016dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80016e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016e4:	2201      	movs	r2, #1
 80016e6:	4619      	mov	r1, r3
 80016e8:	4823      	ldr	r0, [pc, #140]	; (8001778 <MX_RTC_Init+0x144>)
 80016ea:	f008 f953 	bl	8009994 <HAL_RTC_SetDate>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 80016f4:	f001 f8fe 	bl	80028f4 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001700:	2300      	movs	r3, #0
 8001702:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001704:	2300      	movs	r3, #0
 8001706:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001708:	2300      	movs	r3, #0
 800170a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001710:	2300      	movs	r3, #0
 8001712:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001718:	2300      	movs	r3, #0
 800171a:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 800171c:	2301      	movs	r3, #1
 800171e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 8001722:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001726:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001728:	463b      	mov	r3, r7
 800172a:	2201      	movs	r2, #1
 800172c:	4619      	mov	r1, r3
 800172e:	4812      	ldr	r0, [pc, #72]	; (8001778 <MX_RTC_Init+0x144>)
 8001730:	f008 fa28 	bl	8009b84 <HAL_RTC_SetAlarm>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 800173a:	f001 f8db 	bl	80028f4 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800173e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001744:	463b      	mov	r3, r7
 8001746:	2201      	movs	r2, #1
 8001748:	4619      	mov	r1, r3
 800174a:	480b      	ldr	r0, [pc, #44]	; (8001778 <MX_RTC_Init+0x144>)
 800174c:	f008 fa1a 	bl	8009b84 <HAL_RTC_SetAlarm>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_RTC_Init+0x126>
  {
    Error_Handler();
 8001756:	f001 f8cd 	bl	80028f4 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 800175a:	2202      	movs	r2, #2
 800175c:	2100      	movs	r1, #0
 800175e:	4806      	ldr	r0, [pc, #24]	; (8001778 <MX_RTC_Init+0x144>)
 8001760:	f008 fbb8 	bl	8009ed4 <HAL_RTCEx_SetTimeStamp>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 800176a:	f001 f8c3 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	3748      	adds	r7, #72	; 0x48
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20008938 	.word	0x20008938
 800177c:	40002800 	.word	0x40002800

08001780 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <MX_SPI2_Init+0x74>)
 8001786:	4a1c      	ldr	r2, [pc, #112]	; (80017f8 <MX_SPI2_Init+0x78>)
 8001788:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800178a:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <MX_SPI2_Init+0x74>)
 800178c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001790:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_SPI2_Init+0x74>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001798:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_SPI2_Init+0x74>)
 800179a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800179e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80017ac:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017ae:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80017b2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80017cc:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017ce:	2207      	movs	r2, #7
 80017d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017d8:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017da:	2208      	movs	r2, #8
 80017dc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017de:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_SPI2_Init+0x74>)
 80017e0:	f008 fc5f 	bl	800a0a2 <HAL_SPI_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80017ea:	f001 f883 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20008534 	.word	0x20008534
 80017f8:	40003800 	.word	0x40003800

080017fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001802:	f107 0310 	add.w	r3, r7, #16
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800181a:	4b20      	ldr	r3, [pc, #128]	; (800189c <MX_TIM1_Init+0xa0>)
 800181c:	4a20      	ldr	r2, [pc, #128]	; (80018a0 <MX_TIM1_Init+0xa4>)
 800181e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001820:	4b1e      	ldr	r3, [pc, #120]	; (800189c <MX_TIM1_Init+0xa0>)
 8001822:	2200      	movs	r2, #0
 8001824:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001826:	4b1d      	ldr	r3, [pc, #116]	; (800189c <MX_TIM1_Init+0xa0>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800182c:	4b1b      	ldr	r3, [pc, #108]	; (800189c <MX_TIM1_Init+0xa0>)
 800182e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001832:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001834:	4b19      	ldr	r3, [pc, #100]	; (800189c <MX_TIM1_Init+0xa0>)
 8001836:	2200      	movs	r2, #0
 8001838:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800183a:	4b18      	ldr	r3, [pc, #96]	; (800189c <MX_TIM1_Init+0xa0>)
 800183c:	2200      	movs	r2, #0
 800183e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001840:	4b16      	ldr	r3, [pc, #88]	; (800189c <MX_TIM1_Init+0xa0>)
 8001842:	2200      	movs	r2, #0
 8001844:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001846:	4815      	ldr	r0, [pc, #84]	; (800189c <MX_TIM1_Init+0xa0>)
 8001848:	f008 fcd6 	bl	800a1f8 <HAL_TIM_Base_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001852:	f001 f84f 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001856:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800185a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	4619      	mov	r1, r3
 8001862:	480e      	ldr	r0, [pc, #56]	; (800189c <MX_TIM1_Init+0xa0>)
 8001864:	f008 feb8 	bl	800a5d8 <HAL_TIM_ConfigClockSource>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800186e:	f001 f841 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001872:	2300      	movs	r3, #0
 8001874:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	4619      	mov	r1, r3
 8001882:	4806      	ldr	r0, [pc, #24]	; (800189c <MX_TIM1_Init+0xa0>)
 8001884:	f009 f8d4 	bl	800aa30 <HAL_TIMEx_MasterConfigSynchronization>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800188e:	f001 f831 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001892:	bf00      	nop
 8001894:	3720      	adds	r7, #32
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	20008958 	.word	0x20008958
 80018a0:	40010000 	.word	0x40010000

080018a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b088      	sub	sp, #32
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018aa:	f107 0310 	add.w	r3, r7, #16
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018c2:	4b1e      	ldr	r3, [pc, #120]	; (800193c <MX_TIM2_Init+0x98>)
 80018c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80018ca:	4b1c      	ldr	r3, [pc, #112]	; (800193c <MX_TIM2_Init+0x98>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d0:	4b1a      	ldr	r3, [pc, #104]	; (800193c <MX_TIM2_Init+0x98>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018d6:	4b19      	ldr	r3, [pc, #100]	; (800193c <MX_TIM2_Init+0x98>)
 80018d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018de:	4b17      	ldr	r3, [pc, #92]	; (800193c <MX_TIM2_Init+0x98>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e4:	4b15      	ldr	r3, [pc, #84]	; (800193c <MX_TIM2_Init+0x98>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018ea:	4814      	ldr	r0, [pc, #80]	; (800193c <MX_TIM2_Init+0x98>)
 80018ec:	f008 fc84 	bl	800a1f8 <HAL_TIM_Base_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80018f6:	f000 fffd 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001900:	f107 0310 	add.w	r3, r7, #16
 8001904:	4619      	mov	r1, r3
 8001906:	480d      	ldr	r0, [pc, #52]	; (800193c <MX_TIM2_Init+0x98>)
 8001908:	f008 fe66 	bl	800a5d8 <HAL_TIM_ConfigClockSource>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001912:	f000 ffef 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800191e:	1d3b      	adds	r3, r7, #4
 8001920:	4619      	mov	r1, r3
 8001922:	4806      	ldr	r0, [pc, #24]	; (800193c <MX_TIM2_Init+0x98>)
 8001924:	f009 f884 	bl	800aa30 <HAL_TIMEx_MasterConfigSynchronization>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800192e:	f000 ffe1 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001932:	bf00      	nop
 8001934:	3720      	adds	r7, #32
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20008a84 	.word	0x20008a84

08001940 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b088      	sub	sp, #32
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001946:	f107 0310 	add.w	r3, r7, #16
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800195e:	4b1d      	ldr	r3, [pc, #116]	; (80019d4 <MX_TIM3_Init+0x94>)
 8001960:	4a1d      	ldr	r2, [pc, #116]	; (80019d8 <MX_TIM3_Init+0x98>)
 8001962:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001964:	4b1b      	ldr	r3, [pc, #108]	; (80019d4 <MX_TIM3_Init+0x94>)
 8001966:	2200      	movs	r2, #0
 8001968:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196a:	4b1a      	ldr	r3, [pc, #104]	; (80019d4 <MX_TIM3_Init+0x94>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001970:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <MX_TIM3_Init+0x94>)
 8001972:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001976:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001978:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <MX_TIM3_Init+0x94>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <MX_TIM3_Init+0x94>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001984:	4813      	ldr	r0, [pc, #76]	; (80019d4 <MX_TIM3_Init+0x94>)
 8001986:	f008 fc37 	bl	800a1f8 <HAL_TIM_Base_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001990:	f000 ffb0 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001994:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001998:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800199a:	f107 0310 	add.w	r3, r7, #16
 800199e:	4619      	mov	r1, r3
 80019a0:	480c      	ldr	r0, [pc, #48]	; (80019d4 <MX_TIM3_Init+0x94>)
 80019a2:	f008 fe19 	bl	800a5d8 <HAL_TIM_ConfigClockSource>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80019ac:	f000 ffa2 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019b0:	2300      	movs	r3, #0
 80019b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019b8:	1d3b      	adds	r3, r7, #4
 80019ba:	4619      	mov	r1, r3
 80019bc:	4805      	ldr	r0, [pc, #20]	; (80019d4 <MX_TIM3_Init+0x94>)
 80019be:	f009 f837 	bl	800aa30 <HAL_TIMEx_MasterConfigSynchronization>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80019c8:	f000 ff94 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019cc:	bf00      	nop
 80019ce:	3720      	adds	r7, #32
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20008710 	.word	0x20008710
 80019d8:	40000400 	.word	0x40000400

080019dc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019e2:	f107 0310 	add.w	r3, r7, #16
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80019fa:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <MX_TIM5_Init+0x94>)
 80019fc:	4a1d      	ldr	r2, [pc, #116]	; (8001a74 <MX_TIM5_Init+0x98>)
 80019fe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a00:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a06:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001a0c:	4b18      	ldr	r3, [pc, #96]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a12:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a14:	4b16      	ldr	r3, [pc, #88]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a1a:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001a20:	4813      	ldr	r0, [pc, #76]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a22:	f008 fbe9 	bl	800a1f8 <HAL_TIM_Base_Init>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001a2c:	f000 ff62 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001a36:	f107 0310 	add.w	r3, r7, #16
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	480c      	ldr	r0, [pc, #48]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a3e:	f008 fdcb 	bl	800a5d8 <HAL_TIM_ConfigClockSource>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001a48:	f000 ff54 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	4619      	mov	r1, r3
 8001a58:	4805      	ldr	r0, [pc, #20]	; (8001a70 <MX_TIM5_Init+0x94>)
 8001a5a:	f008 ffe9 	bl	800aa30 <HAL_TIMEx_MasterConfigSynchronization>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001a64:	f000 ff46 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001a68:	bf00      	nop
 8001a6a:	3720      	adds	r7, #32
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	200086c4 	.word	0x200086c4
 8001a74:	40000c00 	.word	0x40000c00

08001a78 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a7e:	f107 0310 	add.w	r3, r7, #16
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001a96:	4b20      	ldr	r3, [pc, #128]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001a98:	4a20      	ldr	r2, [pc, #128]	; (8001b1c <MX_TIM8_Init+0xa4>)
 8001a9a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001a9c:	4b1e      	ldr	r3, [pc, #120]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa2:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001aa8:	4b1b      	ldr	r3, [pc, #108]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001aaa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001aae:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab0:	4b19      	ldr	r3, [pc, #100]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001ab6:	4b18      	ldr	r3, [pc, #96]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abc:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001ac2:	4815      	ldr	r0, [pc, #84]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001ac4:	f008 fb98 	bl	800a1f8 <HAL_TIM_Base_Init>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001ace:	f000 ff11 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ad2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ad6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001ad8:	f107 0310 	add.w	r3, r7, #16
 8001adc:	4619      	mov	r1, r3
 8001ade:	480e      	ldr	r0, [pc, #56]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001ae0:	f008 fd7a 	bl	800a5d8 <HAL_TIM_ConfigClockSource>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001aea:	f000 ff03 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	4619      	mov	r1, r3
 8001afe:	4806      	ldr	r0, [pc, #24]	; (8001b18 <MX_TIM8_Init+0xa0>)
 8001b00:	f008 ff96 	bl	800aa30 <HAL_TIMEx_MasterConfigSynchronization>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001b0a:	f000 fef3 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	3720      	adds	r7, #32
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2000861c 	.word	0x2000861c
 8001b1c:	40010400 	.word	0x40010400

08001b20 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b26:	4a15      	ldr	r2, [pc, #84]	; (8001b7c <MX_UART7_Init+0x5c>)
 8001b28:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001b2a:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b30:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001b32:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001b38:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001b44:	4b0c      	ldr	r3, [pc, #48]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b46:	220c      	movs	r2, #12
 8001b48:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b56:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001b62:	4805      	ldr	r0, [pc, #20]	; (8001b78 <MX_UART7_Init+0x58>)
 8001b64:	f009 f810 	bl	800ab88 <HAL_UART_Init>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8001b6e:	f000 fec1 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20008598 	.word	0x20008598
 8001b7c:	40007800 	.word	0x40007800

08001b80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b84:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001b86:	4a15      	ldr	r2, [pc, #84]	; (8001bdc <MX_USART1_UART_Init+0x5c>)
 8001b88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001b8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b92:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b98:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001baa:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bb6:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bc2:	4805      	ldr	r0, [pc, #20]	; (8001bd8 <MX_USART1_UART_Init+0x58>)
 8001bc4:	f008 ffe0 	bl	800ab88 <HAL_UART_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001bce:	f000 fe91 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	200088a0 	.word	0x200088a0
 8001bdc:	40011000 	.word	0x40011000

08001be0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001be4:	4b14      	ldr	r3, [pc, #80]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001be6:	4a15      	ldr	r2, [pc, #84]	; (8001c3c <MX_USART6_UART_Init+0x5c>)
 8001be8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001bea:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001bec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bf0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001bf2:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001c06:	220c      	movs	r2, #12
 8001c08:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c0a:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c10:	4b09      	ldr	r3, [pc, #36]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c16:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c22:	4805      	ldr	r0, [pc, #20]	; (8001c38 <MX_USART6_UART_Init+0x58>)
 8001c24:	f008 ffb0 	bl	800ab88 <HAL_UART_Init>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001c2e:	f000 fe61 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	200089bc 	.word	0x200089bc
 8001c3c:	40011400 	.word	0x40011400

08001c40 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001c46:	1d3b      	adds	r3, r7, #4
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
 8001c54:	615a      	str	r2, [r3, #20]
 8001c56:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c5a:	4a20      	ldr	r2, [pc, #128]	; (8001cdc <MX_FMC_Init+0x9c>)
 8001c5c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001c5e:	4b1e      	ldr	r3, [pc, #120]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001c64:	4b1c      	ldr	r3, [pc, #112]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001c6a:	4b1b      	ldr	r3, [pc, #108]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c6c:	2204      	movs	r2, #4
 8001c6e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001c70:	4b19      	ldr	r3, [pc, #100]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c72:	2210      	movs	r2, #16
 8001c74:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001c76:	4b18      	ldr	r3, [pc, #96]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c78:	2240      	movs	r2, #64	; 0x40
 8001c7a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001c7c:	4b16      	ldr	r3, [pc, #88]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c7e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001c82:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001c84:	4b14      	ldr	r3, [pc, #80]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001c8a:	4b13      	ldr	r3, [pc, #76]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c90:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c98:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001ca4:	2307      	movs	r3, #7
 8001ca6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001ca8:	2304      	movs	r3, #4
 8001caa:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001cac:	2307      	movs	r3, #7
 8001cae:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <MX_FMC_Init+0x98>)
 8001cc2:	f008 f95d 	bl	8009f80 <HAL_SDRAM_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001ccc:	f000 fe12 	bl	80028f4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001cd0:	bf00      	nop
 8001cd2:	3720      	adds	r7, #32
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20008ad4 	.word	0x20008ad4
 8001cdc:	a0000140 	.word	0xa0000140

08001ce0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b090      	sub	sp, #64	; 0x40
 8001ce4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	60da      	str	r2, [r3, #12]
 8001cf4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cf6:	4baf      	ldr	r3, [pc, #700]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4aae      	ldr	r2, [pc, #696]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001cfc:	f043 0310 	orr.w	r3, r3, #16
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4bac      	ldr	r3, [pc, #688]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f003 0310 	and.w	r3, r3, #16
 8001d0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d0e:	4ba9      	ldr	r3, [pc, #676]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4aa8      	ldr	r2, [pc, #672]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4ba6      	ldr	r3, [pc, #664]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
 8001d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d26:	4ba3      	ldr	r3, [pc, #652]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4aa2      	ldr	r2, [pc, #648]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4ba0      	ldr	r3, [pc, #640]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	623b      	str	r3, [r7, #32]
 8001d3c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d3e:	4b9d      	ldr	r3, [pc, #628]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a9c      	ldr	r2, [pc, #624]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d44:	f043 0308 	orr.w	r3, r3, #8
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b9a      	ldr	r3, [pc, #616]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	61fb      	str	r3, [r7, #28]
 8001d54:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d56:	4b97      	ldr	r3, [pc, #604]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a96      	ldr	r2, [pc, #600]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b94      	ldr	r3, [pc, #592]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	61bb      	str	r3, [r7, #24]
 8001d6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6e:	4b91      	ldr	r3, [pc, #580]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a90      	ldr	r2, [pc, #576]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b8e      	ldr	r3, [pc, #568]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001d86:	4b8b      	ldr	r3, [pc, #556]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a8a      	ldr	r2, [pc, #552]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b88      	ldr	r3, [pc, #544]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001d9e:	4b85      	ldr	r3, [pc, #532]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a84      	ldr	r2, [pc, #528]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b82      	ldr	r3, [pc, #520]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001db6:	4b7f      	ldr	r3, [pc, #508]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	4a7e      	ldr	r2, [pc, #504]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001dbc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc2:	4b7c      	ldr	r3, [pc, #496]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001dce:	4b79      	ldr	r3, [pc, #484]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a78      	ldr	r2, [pc, #480]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001dd4:	f043 0320 	orr.w	r3, r3, #32
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b76      	ldr	r3, [pc, #472]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0320 	and.w	r3, r3, #32
 8001de2:	607b      	str	r3, [r7, #4]
 8001de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001de6:	4b73      	ldr	r3, [pc, #460]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a72      	ldr	r2, [pc, #456]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b70      	ldr	r3, [pc, #448]	; (8001fb4 <MX_GPIO_Init+0x2d4>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dfa:	603b      	str	r3, [r7, #0]
 8001dfc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2160      	movs	r1, #96	; 0x60
 8001e02:	486d      	ldr	r0, [pc, #436]	; (8001fb8 <MX_GPIO_Init+0x2d8>)
 8001e04:	f005 f8b6 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001e08:	2201      	movs	r2, #1
 8001e0a:	2120      	movs	r1, #32
 8001e0c:	486b      	ldr	r0, [pc, #428]	; (8001fbc <MX_GPIO_Init+0x2dc>)
 8001e0e:	f005 f8b1 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2108      	movs	r1, #8
 8001e16:	4869      	ldr	r0, [pc, #420]	; (8001fbc <MX_GPIO_Init+0x2dc>)
 8001e18:	f005 f8ac 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	2108      	movs	r1, #8
 8001e20:	4867      	ldr	r0, [pc, #412]	; (8001fc0 <MX_GPIO_Init+0x2e0>)
 8001e22:	f005 f8a7 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001e26:	2201      	movs	r2, #1
 8001e28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e2c:	4865      	ldr	r0, [pc, #404]	; (8001fc4 <MX_GPIO_Init+0x2e4>)
 8001e2e:	f005 f8a1 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001e32:	2200      	movs	r2, #0
 8001e34:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001e38:	4863      	ldr	r0, [pc, #396]	; (8001fc8 <MX_GPIO_Init+0x2e8>)
 8001e3a:	f005 f89b 	bl	8006f74 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	21c8      	movs	r1, #200	; 0xc8
 8001e42:	4862      	ldr	r0, [pc, #392]	; (8001fcc <MX_GPIO_Init+0x2ec>)
 8001e44:	f005 f896 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001e48:	2308      	movs	r3, #8
 8001e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4857      	ldr	r0, [pc, #348]	; (8001fb8 <MX_GPIO_Init+0x2d8>)
 8001e5c:	f004 fdba 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001e60:	2304      	movs	r3, #4
 8001e62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e64:	2302      	movs	r3, #2
 8001e66:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001e70:	2309      	movs	r3, #9
 8001e72:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001e74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e78:	4619      	mov	r1, r3
 8001e7a:	484f      	ldr	r0, [pc, #316]	; (8001fb8 <MX_GPIO_Init+0x2d8>)
 8001e7c:	f004 fdaa 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001e80:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e92:	230b      	movs	r3, #11
 8001e94:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	484b      	ldr	r0, [pc, #300]	; (8001fcc <MX_GPIO_Init+0x2ec>)
 8001e9e:	f004 fd99 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001ea2:	f643 0323 	movw	r3, #14371	; 0x3823
 8001ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001eb4:	230a      	movs	r3, #10
 8001eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4844      	ldr	r0, [pc, #272]	; (8001fd0 <MX_GPIO_Init+0x2f0>)
 8001ec0:	f004 fd88 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001ec4:	2380      	movs	r3, #128	; 0x80
 8001ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001ed4:	2308      	movs	r3, #8
 8001ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8001ed8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001edc:	4619      	mov	r1, r3
 8001ede:	4837      	ldr	r0, [pc, #220]	; (8001fbc <MX_GPIO_Init+0x2dc>)
 8001ee0:	f004 fd78 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001ee4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eea:	2302      	movs	r3, #2
 8001eec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001ef6:	230c      	movs	r3, #12
 8001ef8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001efa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001efe:	4619      	mov	r1, r3
 8001f00:	4834      	ldr	r0, [pc, #208]	; (8001fd4 <MX_GPIO_Init+0x2f4>)
 8001f02:	f004 fd67 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin PA6 */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin|GPIO_PIN_6;
 8001f06:	f248 1340 	movw	r3, #33088	; 0x8140
 8001f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f18:	4619      	mov	r1, r3
 8001f1a:	482f      	ldr	r0, [pc, #188]	; (8001fd8 <MX_GPIO_Init+0x2f8>)
 8001f1c:	f004 fd5a 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001f20:	2360      	movs	r3, #96	; 0x60
 8001f22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f24:	2301      	movs	r3, #1
 8001f26:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f34:	4619      	mov	r1, r3
 8001f36:	4820      	ldr	r0, [pc, #128]	; (8001fb8 <MX_GPIO_Init+0x2d8>)
 8001f38:	f004 fd4c 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001f3c:	2340      	movs	r3, #64	; 0x40
 8001f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001f4c:	230a      	movs	r3, #10
 8001f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001f50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f54:	4619      	mov	r1, r3
 8001f56:	481e      	ldr	r0, [pc, #120]	; (8001fd0 <MX_GPIO_Init+0x2f0>)
 8001f58:	f004 fd3c 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f62:	2300      	movs	r3, #0
 8001f64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001f6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f6e:	4619      	mov	r1, r3
 8001f70:	481a      	ldr	r0, [pc, #104]	; (8001fdc <MX_GPIO_Init+0x2fc>)
 8001f72:	f004 fd2f 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001f76:	2340      	movs	r3, #64	; 0x40
 8001f78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f7a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001f7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001f84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f88:	4619      	mov	r1, r3
 8001f8a:	480c      	ldr	r0, [pc, #48]	; (8001fbc <MX_GPIO_Init+0x2dc>)
 8001f8c:	f004 fd22 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8001f90:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001f94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f96:	2302      	movs	r3, #2
 8001f98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fa2:	230a      	movs	r3, #10
 8001fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001faa:	4619      	mov	r1, r3
 8001fac:	480a      	ldr	r0, [pc, #40]	; (8001fd8 <MX_GPIO_Init+0x2f8>)
 8001fae:	f004 fd11 	bl	80069d4 <HAL_GPIO_Init>
 8001fb2:	e015      	b.n	8001fe0 <MX_GPIO_Init+0x300>
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40020c00 	.word	0x40020c00
 8001fc0:	40022800 	.word	0x40022800
 8001fc4:	40022000 	.word	0x40022000
 8001fc8:	40021c00 	.word	0x40021c00
 8001fcc:	40021800 	.word	0x40021800
 8001fd0:	40020400 	.word	0x40020400
 8001fd4:	40020800 	.word	0x40020800
 8001fd8:	40020000 	.word	0x40020000
 8001fdc:	40022400 	.word	0x40022400

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8001fe0:	23f0      	movs	r3, #240	; 0xf0
 8001fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001ff0:	230a      	movs	r3, #10
 8001ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001ff4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4891      	ldr	r0, [pc, #580]	; (8002240 <MX_GPIO_Init+0x560>)
 8001ffc:	f004 fcea 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002004:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200e:	2300      	movs	r3, #0
 8002010:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002012:	230a      	movs	r3, #10
 8002014:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002016:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800201a:	4619      	mov	r1, r3
 800201c:	4889      	ldr	r0, [pc, #548]	; (8002244 <MX_GPIO_Init+0x564>)
 800201e:	f004 fcd9 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8002022:	2328      	movs	r3, #40	; 0x28
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002026:	2301      	movs	r3, #1
 8002028:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202e:	2300      	movs	r3, #0
 8002030:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002032:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002036:	4619      	mov	r1, r3
 8002038:	4883      	ldr	r0, [pc, #524]	; (8002248 <MX_GPIO_Init+0x568>)
 800203a:	f004 fccb 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800203e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002042:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002044:	2300      	movs	r3, #0
 8002046:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800204c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002050:	4619      	mov	r1, r3
 8002052:	487e      	ldr	r0, [pc, #504]	; (800224c <MX_GPIO_Init+0x56c>)
 8002054:	f004 fcbe 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002058:	2308      	movs	r3, #8
 800205a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800205c:	2301      	movs	r3, #1
 800205e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	2300      	movs	r3, #0
 8002066:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002068:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800206c:	4619      	mov	r1, r3
 800206e:	4878      	ldr	r0, [pc, #480]	; (8002250 <MX_GPIO_Init+0x570>)
 8002070:	f004 fcb0 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 RMII_RXER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 8002074:	f44f 7301 	mov.w	r3, #516	; 0x204
 8002078:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800207a:	2300      	movs	r3, #0
 800207c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002082:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002086:	4619      	mov	r1, r3
 8002088:	486e      	ldr	r0, [pc, #440]	; (8002244 <MX_GPIO_Init+0x564>)
 800208a:	f004 fca3 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800208e:	2310      	movs	r3, #16
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002092:	2300      	movs	r3, #0
 8002094:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800209a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800209e:	4619      	mov	r1, r3
 80020a0:	4869      	ldr	r0, [pc, #420]	; (8002248 <MX_GPIO_Init+0x568>)
 80020a2:	f004 fc97 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80020a6:	2304      	movs	r3, #4
 80020a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b2:	2303      	movs	r3, #3
 80020b4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80020b6:	230c      	movs	r3, #12
 80020b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80020ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020be:	4619      	mov	r1, r3
 80020c0:	4861      	ldr	r0, [pc, #388]	; (8002248 <MX_GPIO_Init+0x568>)
 80020c2:	f004 fc87 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin PH13 NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 80020c6:	f24a 0304 	movw	r3, #40964	; 0xa004
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020cc:	2300      	movs	r3, #0
 80020ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020d8:	4619      	mov	r1, r3
 80020da:	485e      	ldr	r0, [pc, #376]	; (8002254 <MX_GPIO_Init+0x574>)
 80020dc:	f004 fc7a 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 80020e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e6:	2301      	movs	r3, #1
 80020e8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ee:	2300      	movs	r3, #0
 80020f0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 80020f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020f6:	4619      	mov	r1, r3
 80020f8:	4851      	ldr	r0, [pc, #324]	; (8002240 <MX_GPIO_Init+0x560>)
 80020fa:	f004 fc6b 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 80020fe:	f645 6340 	movw	r3, #24128	; 0x5e40
 8002102:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002104:	2301      	movs	r3, #1
 8002106:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210c:	2300      	movs	r3, #0
 800210e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002110:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002114:	4619      	mov	r1, r3
 8002116:	484f      	ldr	r0, [pc, #316]	; (8002254 <MX_GPIO_Init+0x574>)
 8002118:	f004 fc5c 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800211c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002120:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002122:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800212c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002130:	4619      	mov	r1, r3
 8002132:	4843      	ldr	r0, [pc, #268]	; (8002240 <MX_GPIO_Init+0x560>)
 8002134:	f004 fc4e 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002138:	2310      	movs	r3, #16
 800213a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002148:	230a      	movs	r3, #10
 800214a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800214c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002150:	4619      	mov	r1, r3
 8002152:	4840      	ldr	r0, [pc, #256]	; (8002254 <MX_GPIO_Init+0x574>)
 8002154:	f004 fc3e 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8002158:	23c8      	movs	r3, #200	; 0xc8
 800215a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215c:	2301      	movs	r3, #1
 800215e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002164:	2300      	movs	r3, #0
 8002166:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002168:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800216c:	4619      	mov	r1, r3
 800216e:	4835      	ldr	r0, [pc, #212]	; (8002244 <MX_GPIO_Init+0x564>)
 8002170:	f004 fc30 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8002174:	2305      	movs	r3, #5
 8002176:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002178:	2302      	movs	r3, #2
 800217a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002180:	2303      	movs	r3, #3
 8002182:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002184:	230a      	movs	r3, #10
 8002186:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002188:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800218c:	4619      	mov	r1, r3
 800218e:	482f      	ldr	r0, [pc, #188]	; (800224c <MX_GPIO_Init+0x56c>)
 8002190:	f004 fc20 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002194:	2332      	movs	r3, #50	; 0x32
 8002196:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002198:	2302      	movs	r3, #2
 800219a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a0:	2303      	movs	r3, #3
 80021a2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80021a4:	230b      	movs	r3, #11
 80021a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ac:	4619      	mov	r1, r3
 80021ae:	4827      	ldr	r0, [pc, #156]	; (800224c <MX_GPIO_Init+0x56c>)
 80021b0:	f004 fc10 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021b4:	2304      	movs	r3, #4
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021bc:	2300      	movs	r3, #0
 80021be:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c0:	2303      	movs	r3, #3
 80021c2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80021c4:	2309      	movs	r3, #9
 80021c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021cc:	4619      	mov	r1, r3
 80021ce:	4822      	ldr	r0, [pc, #136]	; (8002258 <MX_GPIO_Init+0x578>)
 80021d0:	f004 fc00 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80021d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80021d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021da:	2302      	movs	r3, #2
 80021dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e2:	2303      	movs	r3, #3
 80021e4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80021e6:	2309      	movs	r3, #9
 80021e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ee:	4619      	mov	r1, r3
 80021f0:	4815      	ldr	r0, [pc, #84]	; (8002248 <MX_GPIO_Init+0x568>)
 80021f2:	f004 fbef 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80021f6:	2386      	movs	r3, #134	; 0x86
 80021f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fa:	2302      	movs	r3, #2
 80021fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002202:	2303      	movs	r3, #3
 8002204:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002206:	230b      	movs	r3, #11
 8002208:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800220e:	4619      	mov	r1, r3
 8002210:	4812      	ldr	r0, [pc, #72]	; (800225c <MX_GPIO_Init+0x57c>)
 8002212:	f004 fbdf 	bl	80069d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002216:	2328      	movs	r3, #40	; 0x28
 8002218:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002222:	2303      	movs	r3, #3
 8002224:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002226:	230a      	movs	r3, #10
 8002228:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800222e:	4619      	mov	r1, r3
 8002230:	480a      	ldr	r0, [pc, #40]	; (800225c <MX_GPIO_Init+0x57c>)
 8002232:	f004 fbcf 	bl	80069d4 <HAL_GPIO_Init>

}
 8002236:	bf00      	nop
 8002238:	3740      	adds	r7, #64	; 0x40
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40022000 	.word	0x40022000
 8002244:	40021800 	.word	0x40021800
 8002248:	40020c00 	.word	0x40020c00
 800224c:	40020800 	.word	0x40020800
 8002250:	40022800 	.word	0x40022800
 8002254:	40021c00 	.word	0x40021c00
 8002258:	40020400 	.word	0x40020400
 800225c:	40020000 	.word	0x40020000

08002260 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b096      	sub	sp, #88	; 0x58
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t old_state = 99;
 8002268:	2363      	movs	r3, #99	; 0x63
 800226a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t timers = 90;
 800226e:	235a      	movs	r3, #90	; 0x5a
 8002270:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	char text[50];
	static uint8_t ligne = 7;
	static TS_StateTypeDef  TS_State;
	uint32_t potlb,potl;
	ADC_ChannelConfTypeDef sConfig = {0};
 8002274:	f107 0308 	add.w	r3, r7, #8
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002282:	2301      	movs	r3, #1
 8002284:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
	potlb = 0;
 800228a:	2300      	movs	r3, #0
 800228c:	653b      	str	r3, [r7, #80]	; 0x50
  /* Infinite loop */
  for(;;)
  {
	  if (old_state != stateEtat)
 800228e:	4b83      	ldr	r3, [pc, #524]	; (800249c <StartDefaultTask+0x23c>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8002296:	429a      	cmp	r2, r3
 8002298:	f000 80bc 	beq.w	8002414 <StartDefaultTask+0x1b4>
	  {
		  switch (stateEtat)
 800229c:	4b7f      	ldr	r3, [pc, #508]	; (800249c <StartDefaultTask+0x23c>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	f200 80b3 	bhi.w	800240c <StartDefaultTask+0x1ac>
 80022a6:	a201      	add	r2, pc, #4	; (adr r2, 80022ac <StartDefaultTask+0x4c>)
 80022a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ac:	080022bd 	.word	0x080022bd
 80022b0:	08002303 	.word	0x08002303
 80022b4:	0800240d 	.word	0x0800240d
 80022b8:	08002387 	.word	0x08002387
		  {
		  	  case JEU_ACCUEIL:
		  		  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 80022bc:	4b78      	ldr	r3, [pc, #480]	; (80024a0 <StartDefaultTask+0x240>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022c4:	4618      	mov	r0, r3
 80022c6:	f00a f933 	bl	800c530 <xQueueSemaphoreTake>
		  		  BSP_LCD_SelectLayer(1);
 80022ca:	2001      	movs	r0, #1
 80022cc:	f000 fdb4 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		  BSP_LCD_Clear(00);
 80022d0:	2000      	movs	r0, #0
 80022d2:	f000 fe23 	bl	8002f1c <BSP_LCD_Clear>
		  		  BSP_LCD_SelectLayer(0);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f000 fdae 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		  BSP_LCD_Clear(00);
 80022dc:	2000      	movs	r0, #0
 80022de:	f000 fe1d 	bl	8002f1c <BSP_LCD_Clear>
		  		  BSP_LCD_DrawBitmap(0, 0,(uint8_t*)AmoBloc2_Main_bmp);
 80022e2:	4a70      	ldr	r2, [pc, #448]	; (80024a4 <StartDefaultTask+0x244>)
 80022e4:	2100      	movs	r1, #0
 80022e6:	2000      	movs	r0, #0
 80022e8:	f001 f8f4 	bl	80034d4 <BSP_LCD_DrawBitmap>
		  		  BSP_LCD_SelectLayer(1);
 80022ec:	2001      	movs	r0, #1
 80022ee:	f000 fda3 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		  xSemaphoreGive(mutexScreenHandle);
 80022f2:	4b6b      	ldr	r3, [pc, #428]	; (80024a0 <StartDefaultTask+0x240>)
 80022f4:	6818      	ldr	r0, [r3, #0]
 80022f6:	2300      	movs	r3, #0
 80022f8:	2200      	movs	r2, #0
 80022fa:	2100      	movs	r1, #0
 80022fc:	f009 fe8c 	bl	800c018 <xQueueGenericSend>
		  		  break;
 8002300:	e084      	b.n	800240c <StartDefaultTask+0x1ac>
		  	  case JEU_TIMERST:
		  		xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002302:	4b67      	ldr	r3, [pc, #412]	; (80024a0 <StartDefaultTask+0x240>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800230a:	4618      	mov	r0, r3
 800230c:	f00a f910 	bl	800c530 <xQueueSemaphoreTake>
		  		BSP_LCD_SelectLayer(1);
 8002310:	2001      	movs	r0, #1
 8002312:	f000 fd91 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		BSP_LCD_Clear(00);
 8002316:	2000      	movs	r0, #0
 8002318:	f000 fe00 	bl	8002f1c <BSP_LCD_Clear>
		  		BSP_LCD_SelectLayer(0);
 800231c:	2000      	movs	r0, #0
 800231e:	f000 fd8b 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		BSP_LCD_Clear(00);
 8002322:	2000      	movs	r0, #0
 8002324:	f000 fdfa 	bl	8002f1c <BSP_LCD_Clear>
		  		BSP_LCD_DrawBitmap(0, 0,(uint8_t*)AmoBloc2_Timer_bmp);
 8002328:	4a5f      	ldr	r2, [pc, #380]	; (80024a8 <StartDefaultTask+0x248>)
 800232a:	2100      	movs	r1, #0
 800232c:	2000      	movs	r0, #0
 800232e:	f001 f8d1 	bl	80034d4 <BSP_LCD_DrawBitmap>
		  		BSP_LCD_SelectLayer(1);
 8002332:	2001      	movs	r0, #1
 8002334:	f000 fd80 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		BSP_LCD_SetFont(&Font24);
 8002338:	485c      	ldr	r0, [pc, #368]	; (80024ac <StartDefaultTask+0x24c>)
 800233a:	f000 fdbf 	bl	8002ebc <BSP_LCD_SetFont>
		  		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800233e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002342:	f000 fd89 	bl	8002e58 <BSP_LCD_SetTextColor>
		  		sprintf(text,"Temps : %u secondes", timers);
 8002346:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800234a:	f107 0318 	add.w	r3, r7, #24
 800234e:	4958      	ldr	r1, [pc, #352]	; (80024b0 <StartDefaultTask+0x250>)
 8002350:	4618      	mov	r0, r3
 8002352:	f00c fdb9 	bl	800eec8 <siprintf>
		  		BSP_LCD_DisplayStringAt(10,ligne*24-10,(uint8_t*) text,CENTER_MODE);
 8002356:	4b57      	ldr	r3, [pc, #348]	; (80024b4 <StartDefaultTask+0x254>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	b29b      	uxth	r3, r3
 800235c:	461a      	mov	r2, r3
 800235e:	0052      	lsls	r2, r2, #1
 8002360:	4413      	add	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	b29b      	uxth	r3, r3
 8002366:	3b0a      	subs	r3, #10
 8002368:	b299      	uxth	r1, r3
 800236a:	f107 0218 	add.w	r2, r7, #24
 800236e:	2301      	movs	r3, #1
 8002370:	200a      	movs	r0, #10
 8002372:	f000 fe3f 	bl	8002ff4 <BSP_LCD_DisplayStringAt>
		  		xSemaphoreGive(mutexScreenHandle);
 8002376:	4b4a      	ldr	r3, [pc, #296]	; (80024a0 <StartDefaultTask+0x240>)
 8002378:	6818      	ldr	r0, [r3, #0]
 800237a:	2300      	movs	r3, #0
 800237c:	2200      	movs	r2, #0
 800237e:	2100      	movs	r1, #0
 8002380:	f009 fe4a 	bl	800c018 <xQueueGenericSend>
		  		break;
 8002384:	e042      	b.n	800240c <StartDefaultTask+0x1ac>
		  		  /* definition and creation of TacheEpee */
		  		  //osThreadDef(TacheEpee, obj_sword, osPriorityNormal, 0, 1024);
		  		  //TacheEpeeHandle = osThreadCreate(osThread(TacheEpee), NULL);
		  		  break;
		  	  case JEU_FINPART:
		  		xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002386:	4b46      	ldr	r3, [pc, #280]	; (80024a0 <StartDefaultTask+0x240>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800238e:	4618      	mov	r0, r3
 8002390:	f00a f8ce 	bl	800c530 <xQueueSemaphoreTake>
		  		BSP_LCD_SelectLayer(1);
 8002394:	2001      	movs	r0, #1
 8002396:	f000 fd4f 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		BSP_LCD_Clear(00);
 800239a:	2000      	movs	r0, #0
 800239c:	f000 fdbe 	bl	8002f1c <BSP_LCD_Clear>
		  		BSP_LCD_SelectLayer(0);
 80023a0:	2000      	movs	r0, #0
 80023a2:	f000 fd49 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		BSP_LCD_Clear(00);
 80023a6:	2000      	movs	r0, #0
 80023a8:	f000 fdb8 	bl	8002f1c <BSP_LCD_Clear>
		  		BSP_LCD_DrawBitmap(0, 0,(uint8_t*)AmoBloc2_Over_bmp);
 80023ac:	4a42      	ldr	r2, [pc, #264]	; (80024b8 <StartDefaultTask+0x258>)
 80023ae:	2100      	movs	r1, #0
 80023b0:	2000      	movs	r0, #0
 80023b2:	f001 f88f 	bl	80034d4 <BSP_LCD_DrawBitmap>
		  		BSP_LCD_SelectLayer(1);
 80023b6:	2001      	movs	r0, #1
 80023b8:	f000 fd3e 	bl	8002e38 <BSP_LCD_SelectLayer>
		  		BSP_LCD_SetFont(&Font24);
 80023bc:	483b      	ldr	r0, [pc, #236]	; (80024ac <StartDefaultTask+0x24c>)
 80023be:	f000 fd7d 	bl	8002ebc <BSP_LCD_SetFont>
		  		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80023c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023c6:	f000 fd47 	bl	8002e58 <BSP_LCD_SetTextColor>
		  		sprintf(text,"Score : %u", score);
 80023ca:	4b3c      	ldr	r3, [pc, #240]	; (80024bc <StartDefaultTask+0x25c>)
 80023cc:	881b      	ldrh	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	f107 0318 	add.w	r3, r7, #24
 80023d4:	493a      	ldr	r1, [pc, #232]	; (80024c0 <StartDefaultTask+0x260>)
 80023d6:	4618      	mov	r0, r3
 80023d8:	f00c fd76 	bl	800eec8 <siprintf>
		  		BSP_LCD_DisplayStringAt(0,ligne*24-10,(uint8_t*) text,CENTER_MODE);
 80023dc:	4b35      	ldr	r3, [pc, #212]	; (80024b4 <StartDefaultTask+0x254>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	461a      	mov	r2, r3
 80023e4:	0052      	lsls	r2, r2, #1
 80023e6:	4413      	add	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	3b0a      	subs	r3, #10
 80023ee:	b299      	uxth	r1, r3
 80023f0:	f107 0218 	add.w	r2, r7, #24
 80023f4:	2301      	movs	r3, #1
 80023f6:	2000      	movs	r0, #0
 80023f8:	f000 fdfc 	bl	8002ff4 <BSP_LCD_DisplayStringAt>
		  		xSemaphoreGive(mutexScreenHandle);
 80023fc:	4b28      	ldr	r3, [pc, #160]	; (80024a0 <StartDefaultTask+0x240>)
 80023fe:	6818      	ldr	r0, [r3, #0]
 8002400:	2300      	movs	r3, #0
 8002402:	2200      	movs	r2, #0
 8002404:	2100      	movs	r1, #0
 8002406:	f009 fe07 	bl	800c018 <xQueueGenericSend>
		  		break;
 800240a:	bf00      	nop
		  }
		  old_state = stateEtat;
 800240c:	4b23      	ldr	r3, [pc, #140]	; (800249c <StartDefaultTask+0x23c>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	  }
	  switch (stateEtat) {
 8002414:	4b21      	ldr	r3, [pc, #132]	; (800249c <StartDefaultTask+0x23c>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b03      	cmp	r3, #3
 800241a:	f200 80fc 	bhi.w	8002616 <StartDefaultTask+0x3b6>
 800241e:	a201      	add	r2, pc, #4	; (adr r2, 8002424 <StartDefaultTask+0x1c4>)
 8002420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002424:	08002435 	.word	0x08002435
 8002428:	080024c9 	.word	0x080024c9
 800242c:	080025c9 	.word	0x080025c9
 8002430:	080025d1 	.word	0x080025d1
	  	  case JEU_ACCUEIL:
	  		BSP_TS_GetState(&TS_State);
 8002434:	4823      	ldr	r0, [pc, #140]	; (80024c4 <StartDefaultTask+0x264>)
 8002436:	f001 fe6b 	bl	8004110 <BSP_TS_GetState>
	  		if (TS_State.touchDetected) {
 800243a:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <StartDefaultTask+0x264>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80e4 	beq.w	800260c <StartDefaultTask+0x3ac>
	  			if(TS_State.touchX[0] > 20 && TS_State.touchY[0] > 125 && TS_State.touchX[0] < 230 && TS_State.touchY[0] < 210)
 8002444:	4b1f      	ldr	r3, [pc, #124]	; (80024c4 <StartDefaultTask+0x264>)
 8002446:	885b      	ldrh	r3, [r3, #2]
 8002448:	2b14      	cmp	r3, #20
 800244a:	d90e      	bls.n	800246a <StartDefaultTask+0x20a>
 800244c:	4b1d      	ldr	r3, [pc, #116]	; (80024c4 <StartDefaultTask+0x264>)
 800244e:	899b      	ldrh	r3, [r3, #12]
 8002450:	2b7d      	cmp	r3, #125	; 0x7d
 8002452:	d90a      	bls.n	800246a <StartDefaultTask+0x20a>
 8002454:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <StartDefaultTask+0x264>)
 8002456:	885b      	ldrh	r3, [r3, #2]
 8002458:	2be5      	cmp	r3, #229	; 0xe5
 800245a:	d806      	bhi.n	800246a <StartDefaultTask+0x20a>
 800245c:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <StartDefaultTask+0x264>)
 800245e:	899b      	ldrh	r3, [r3, #12]
 8002460:	2bd1      	cmp	r3, #209	; 0xd1
 8002462:	d802      	bhi.n	800246a <StartDefaultTask+0x20a>
	  			{
	  				stateEtat = JEU_PARTIES;
 8002464:	4b0d      	ldr	r3, [pc, #52]	; (800249c <StartDefaultTask+0x23c>)
 8002466:	2202      	movs	r2, #2
 8002468:	701a      	strb	r2, [r3, #0]
	  			}
	  			if(TS_State.touchX[0] > 250 && TS_State.touchY[0] > 125 && TS_State.touchX[0] < 460 && TS_State.touchY[0] < 210)
 800246a:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <StartDefaultTask+0x264>)
 800246c:	885b      	ldrh	r3, [r3, #2]
 800246e:	2bfa      	cmp	r3, #250	; 0xfa
 8002470:	f240 80cc 	bls.w	800260c <StartDefaultTask+0x3ac>
 8002474:	4b13      	ldr	r3, [pc, #76]	; (80024c4 <StartDefaultTask+0x264>)
 8002476:	899b      	ldrh	r3, [r3, #12]
 8002478:	2b7d      	cmp	r3, #125	; 0x7d
 800247a:	f240 80c7 	bls.w	800260c <StartDefaultTask+0x3ac>
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <StartDefaultTask+0x264>)
 8002480:	885b      	ldrh	r3, [r3, #2]
 8002482:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 8002486:	f080 80c1 	bcs.w	800260c <StartDefaultTask+0x3ac>
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <StartDefaultTask+0x264>)
 800248c:	899b      	ldrh	r3, [r3, #12]
 800248e:	2bd1      	cmp	r3, #209	; 0xd1
 8002490:	f200 80bc 	bhi.w	800260c <StartDefaultTask+0x3ac>
	  			{
	  				stateEtat = JEU_TIMERST;
 8002494:	4b01      	ldr	r3, [pc, #4]	; (800249c <StartDefaultTask+0x23c>)
 8002496:	2201      	movs	r2, #1
 8002498:	701a      	strb	r2, [r3, #0]
	  			}
	  		}
	  		break;
 800249a:	e0b7      	b.n	800260c <StartDefaultTask+0x3ac>
 800249c:	20008ad0 	.word	0x20008ad0
 80024a0:	2000866c 	.word	0x2000866c
 80024a4:	0800f800 	.word	0x0800f800
 80024a8:	0808f090 	.word	0x0808f090
 80024ac:	2000002c 	.word	0x2000002c
 80024b0:	0800f744 	.word	0x0800f744
 80024b4:	20000028 	.word	0x20000028
 80024b8:	0804f448 	.word	0x0804f448
 80024bc:	20008808 	.word	0x20008808
 80024c0:	0800f758 	.word	0x0800f758
 80024c4:	2000086c 	.word	0x2000086c
	  	  case JEU_TIMERST:
	  		sConfig.Channel = ADC_CHANNEL_7;
 80024c8:	2307      	movs	r3, #7
 80024ca:	60bb      	str	r3, [r7, #8]
	  		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 80024cc:	f107 0308 	add.w	r3, r7, #8
 80024d0:	4619      	mov	r1, r3
 80024d2:	4853      	ldr	r0, [pc, #332]	; (8002620 <StartDefaultTask+0x3c0>)
 80024d4:	f003 f912 	bl	80056fc <HAL_ADC_ConfigChannel>
	  		HAL_ADC_Start(&hadc3);
 80024d8:	4851      	ldr	r0, [pc, #324]	; (8002620 <StartDefaultTask+0x3c0>)
 80024da:	f002 ffa9 	bl	8005430 <HAL_ADC_Start>
	  		while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 80024de:	bf00      	nop
 80024e0:	2164      	movs	r1, #100	; 0x64
 80024e2:	484f      	ldr	r0, [pc, #316]	; (8002620 <StartDefaultTask+0x3c0>)
 80024e4:	f003 f872 	bl	80055cc <HAL_ADC_PollForConversion>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1f8      	bne.n	80024e0 <StartDefaultTask+0x280>
	  		potl = HAL_ADC_GetValue(&hadc3);
 80024ee:	484c      	ldr	r0, [pc, #304]	; (8002620 <StartDefaultTask+0x3c0>)
 80024f0:	f003 f8f7 	bl	80056e2 <HAL_ADC_GetValue>
 80024f4:	64f8      	str	r0, [r7, #76]	; 0x4c
	  		if ((potl > potlb + 50) || (potlb > potl + 50))
 80024f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024f8:	3332      	adds	r3, #50	; 0x32
 80024fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d804      	bhi.n	800250a <StartDefaultTask+0x2aa>
 8002500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002502:	3332      	adds	r3, #50	; 0x32
 8002504:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002506:	429a      	cmp	r2, r3
 8002508:	d940      	bls.n	800258c <StartDefaultTask+0x32c>
	  		{
	  			potlb = potl;
 800250a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800250c:	653b      	str	r3, [r7, #80]	; 0x50
	  			xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 800250e:	4b45      	ldr	r3, [pc, #276]	; (8002624 <StartDefaultTask+0x3c4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002516:	4618      	mov	r0, r3
 8002518:	f00a f80a 	bl	800c530 <xQueueSemaphoreTake>
	  			BSP_LCD_SelectLayer(1);
 800251c:	2001      	movs	r0, #1
 800251e:	f000 fc8b 	bl	8002e38 <BSP_LCD_SelectLayer>
	  			BSP_LCD_Clear(00);
 8002522:	2000      	movs	r0, #0
 8002524:	f000 fcfa 	bl	8002f1c <BSP_LCD_Clear>
	  			BSP_LCD_SetFont(&Font24);
 8002528:	483f      	ldr	r0, [pc, #252]	; (8002628 <StartDefaultTask+0x3c8>)
 800252a:	f000 fcc7 	bl	8002ebc <BSP_LCD_SetFont>
	  			BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800252e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002532:	f000 fc91 	bl	8002e58 <BSP_LCD_SetTextColor>
	  			timers = (potl/27) + 30;
 8002536:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002538:	4b3c      	ldr	r3, [pc, #240]	; (800262c <StartDefaultTask+0x3cc>)
 800253a:	fba3 1302 	umull	r1, r3, r3, r2
 800253e:	1ad2      	subs	r2, r2, r3
 8002540:	0852      	lsrs	r2, r2, #1
 8002542:	4413      	add	r3, r2
 8002544:	091b      	lsrs	r3, r3, #4
 8002546:	b2db      	uxtb	r3, r3
 8002548:	331e      	adds	r3, #30
 800254a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	  			sprintf(text,"Temps : %u secondes", timers);
 800254e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8002552:	f107 0318 	add.w	r3, r7, #24
 8002556:	4936      	ldr	r1, [pc, #216]	; (8002630 <StartDefaultTask+0x3d0>)
 8002558:	4618      	mov	r0, r3
 800255a:	f00c fcb5 	bl	800eec8 <siprintf>
	  			BSP_LCD_DisplayStringAt(10,ligne*24-10,(uint8_t*) text,CENTER_MODE);
 800255e:	4b35      	ldr	r3, [pc, #212]	; (8002634 <StartDefaultTask+0x3d4>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	461a      	mov	r2, r3
 8002566:	0052      	lsls	r2, r2, #1
 8002568:	4413      	add	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	b29b      	uxth	r3, r3
 800256e:	3b0a      	subs	r3, #10
 8002570:	b299      	uxth	r1, r3
 8002572:	f107 0218 	add.w	r2, r7, #24
 8002576:	2301      	movs	r3, #1
 8002578:	200a      	movs	r0, #10
 800257a:	f000 fd3b 	bl	8002ff4 <BSP_LCD_DisplayStringAt>
	  			xSemaphoreGive(mutexScreenHandle);
 800257e:	4b29      	ldr	r3, [pc, #164]	; (8002624 <StartDefaultTask+0x3c4>)
 8002580:	6818      	ldr	r0, [r3, #0]
 8002582:	2300      	movs	r3, #0
 8002584:	2200      	movs	r2, #0
 8002586:	2100      	movs	r1, #0
 8002588:	f009 fd46 	bl	800c018 <xQueueGenericSend>
	  		}
	  		BSP_TS_GetState(&TS_State);
 800258c:	482a      	ldr	r0, [pc, #168]	; (8002638 <StartDefaultTask+0x3d8>)
 800258e:	f001 fdbf 	bl	8004110 <BSP_TS_GetState>
	  		if (TS_State.touchDetected) {
 8002592:	4b29      	ldr	r3, [pc, #164]	; (8002638 <StartDefaultTask+0x3d8>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d03a      	beq.n	8002610 <StartDefaultTask+0x3b0>
	  			if(TS_State.touchX[0] > 410 && TS_State.touchY[0] > 205 && TS_State.touchX[0] < 470 && TS_State.touchY[0] < 260)
 800259a:	4b27      	ldr	r3, [pc, #156]	; (8002638 <StartDefaultTask+0x3d8>)
 800259c:	885b      	ldrh	r3, [r3, #2]
 800259e:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 80025a2:	d935      	bls.n	8002610 <StartDefaultTask+0x3b0>
 80025a4:	4b24      	ldr	r3, [pc, #144]	; (8002638 <StartDefaultTask+0x3d8>)
 80025a6:	899b      	ldrh	r3, [r3, #12]
 80025a8:	2bcd      	cmp	r3, #205	; 0xcd
 80025aa:	d931      	bls.n	8002610 <StartDefaultTask+0x3b0>
 80025ac:	4b22      	ldr	r3, [pc, #136]	; (8002638 <StartDefaultTask+0x3d8>)
 80025ae:	885b      	ldrh	r3, [r3, #2]
 80025b0:	f5b3 7feb 	cmp.w	r3, #470	; 0x1d6
 80025b4:	d22c      	bcs.n	8002610 <StartDefaultTask+0x3b0>
 80025b6:	4b20      	ldr	r3, [pc, #128]	; (8002638 <StartDefaultTask+0x3d8>)
 80025b8:	899b      	ldrh	r3, [r3, #12]
 80025ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025be:	d227      	bcs.n	8002610 <StartDefaultTask+0x3b0>
	  			{
	  			  	stateEtat = JEU_PARTIES;
 80025c0:	4b1e      	ldr	r3, [pc, #120]	; (800263c <StartDefaultTask+0x3dc>)
 80025c2:	2202      	movs	r2, #2
 80025c4:	701a      	strb	r2, [r3, #0]
	  			}
	  		}
	  		  break;
 80025c6:	e023      	b.n	8002610 <StartDefaultTask+0x3b0>
	  	  case JEU_PARTIES:
	  		stateEtat = JEU_FINPART;
 80025c8:	4b1c      	ldr	r3, [pc, #112]	; (800263c <StartDefaultTask+0x3dc>)
 80025ca:	2203      	movs	r2, #3
 80025cc:	701a      	strb	r2, [r3, #0]
	  		break;
 80025ce:	e022      	b.n	8002616 <StartDefaultTask+0x3b6>
	  	  case JEU_FINPART:
	  		BSP_TS_GetState(&TS_State);
 80025d0:	4819      	ldr	r0, [pc, #100]	; (8002638 <StartDefaultTask+0x3d8>)
 80025d2:	f001 fd9d 	bl	8004110 <BSP_TS_GetState>
	  		if (TS_State.touchDetected) {
 80025d6:	4b18      	ldr	r3, [pc, #96]	; (8002638 <StartDefaultTask+0x3d8>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d01a      	beq.n	8002614 <StartDefaultTask+0x3b4>
	  			if(TS_State.touchX[0] > 410 && TS_State.touchY[0] > 205 && TS_State.touchX[0] < 470 && TS_State.touchY[0] < 260)
 80025de:	4b16      	ldr	r3, [pc, #88]	; (8002638 <StartDefaultTask+0x3d8>)
 80025e0:	885b      	ldrh	r3, [r3, #2]
 80025e2:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 80025e6:	d915      	bls.n	8002614 <StartDefaultTask+0x3b4>
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <StartDefaultTask+0x3d8>)
 80025ea:	899b      	ldrh	r3, [r3, #12]
 80025ec:	2bcd      	cmp	r3, #205	; 0xcd
 80025ee:	d911      	bls.n	8002614 <StartDefaultTask+0x3b4>
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <StartDefaultTask+0x3d8>)
 80025f2:	885b      	ldrh	r3, [r3, #2]
 80025f4:	f5b3 7feb 	cmp.w	r3, #470	; 0x1d6
 80025f8:	d20c      	bcs.n	8002614 <StartDefaultTask+0x3b4>
 80025fa:	4b0f      	ldr	r3, [pc, #60]	; (8002638 <StartDefaultTask+0x3d8>)
 80025fc:	899b      	ldrh	r3, [r3, #12]
 80025fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002602:	d207      	bcs.n	8002614 <StartDefaultTask+0x3b4>
	  			{
	  			  stateEtat = JEU_ACCUEIL;
 8002604:	4b0d      	ldr	r3, [pc, #52]	; (800263c <StartDefaultTask+0x3dc>)
 8002606:	2200      	movs	r2, #0
 8002608:	701a      	strb	r2, [r3, #0]
	  			}
	  		}
	  		break;
 800260a:	e003      	b.n	8002614 <StartDefaultTask+0x3b4>
	  		break;
 800260c:	bf00      	nop
 800260e:	e002      	b.n	8002616 <StartDefaultTask+0x3b6>
	  		  break;
 8002610:	bf00      	nop
 8002612:	e000      	b.n	8002616 <StartDefaultTask+0x3b6>
	  		break;
 8002614:	bf00      	nop
	  }
    osDelay(1);
 8002616:	2001      	movs	r0, #1
 8002618:	f009 f9e3 	bl	800b9e2 <osDelay>
	  if (old_state != stateEtat)
 800261c:	e637      	b.n	800228e <StartDefaultTask+0x2e>
 800261e:	bf00      	nop
 8002620:	20008858 	.word	0x20008858
 8002624:	2000866c 	.word	0x2000866c
 8002628:	2000002c 	.word	0x2000002c
 800262c:	2f684bdb 	.word	0x2f684bdb
 8002630:	0800f744 	.word	0x0800f744
 8002634:	20000028 	.word	0x20000028
 8002638:	2000086c 	.word	0x2000086c
 800263c:	20008ad0 	.word	0x20008ad0

08002640 <displayTime>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_displayTime */
void displayTime(void const * argument)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b094      	sub	sp, #80	; 0x50
 8002644:	af02      	add	r7, sp, #8
 8002646:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef time;
	RTC_DateTypeDef date;
  /* Infinite loop */
  for(;;)
  {
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002648:	4b24      	ldr	r3, [pc, #144]	; (80026dc <displayTime+0x9c>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002650:	4618      	mov	r0, r3
 8002652:	f009 ff6d 	bl	800c530 <xQueueSemaphoreTake>
	  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8002656:	f107 0310 	add.w	r3, r7, #16
 800265a:	2200      	movs	r2, #0
 800265c:	4619      	mov	r1, r3
 800265e:	4820      	ldr	r0, [pc, #128]	; (80026e0 <displayTime+0xa0>)
 8002660:	f007 f93a 	bl	80098d8 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8002664:	f107 030c 	add.w	r3, r7, #12
 8002668:	2200      	movs	r2, #0
 800266a:	4619      	mov	r1, r3
 800266c:	481c      	ldr	r0, [pc, #112]	; (80026e0 <displayTime+0xa0>)
 800266e:	f007 fa39 	bl	8009ae4 <HAL_RTC_GetDate>
	  sprintf(text, "%2u:%02u:%02u", time.Hours, time.Minutes, time.Seconds);
 8002672:	7c3b      	ldrb	r3, [r7, #16]
 8002674:	461a      	mov	r2, r3
 8002676:	7c7b      	ldrb	r3, [r7, #17]
 8002678:	4619      	mov	r1, r3
 800267a:	7cbb      	ldrb	r3, [r7, #18]
 800267c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	460b      	mov	r3, r1
 8002684:	4917      	ldr	r1, [pc, #92]	; (80026e4 <displayTime+0xa4>)
 8002686:	f00c fc1f 	bl	800eec8 <siprintf>
	  BSP_LCD_SelectLayer(1);
 800268a:	2001      	movs	r0, #1
 800268c:	f000 fbd4 	bl	8002e38 <BSP_LCD_SelectLayer>
	  BSP_LCD_DisplayStringAtLine(0,(uint8_t*) text);
 8002690:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002694:	4619      	mov	r1, r3
 8002696:	2000      	movs	r0, #0
 8002698:	f000 fd74 	bl	8003184 <BSP_LCD_DisplayStringAtLine>
	  sprintf(text, "Score : %4u", score);
 800269c:	4b12      	ldr	r3, [pc, #72]	; (80026e8 <displayTime+0xa8>)
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	461a      	mov	r2, r3
 80026a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026a6:	4911      	ldr	r1, [pc, #68]	; (80026ec <displayTime+0xac>)
 80026a8:	4618      	mov	r0, r3
 80026aa:	f00c fc0d 	bl	800eec8 <siprintf>
	  BSP_LCD_SelectLayer(1);
 80026ae:	2001      	movs	r0, #1
 80026b0:	f000 fbc2 	bl	8002e38 <BSP_LCD_SelectLayer>
	  BSP_LCD_DisplayStringAtLine(1,(uint8_t*) text);
 80026b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026b8:	4619      	mov	r1, r3
 80026ba:	2001      	movs	r0, #1
 80026bc:	f000 fd62 	bl	8003184 <BSP_LCD_DisplayStringAtLine>
	  BSP_LCD_SelectLayer(1);
 80026c0:	2001      	movs	r0, #1
 80026c2:	f000 fbb9 	bl	8002e38 <BSP_LCD_SelectLayer>
	  xSemaphoreGive(mutexScreenHandle);
 80026c6:	4b05      	ldr	r3, [pc, #20]	; (80026dc <displayTime+0x9c>)
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	2300      	movs	r3, #0
 80026cc:	2200      	movs	r2, #0
 80026ce:	2100      	movs	r1, #0
 80026d0:	f009 fca2 	bl	800c018 <xQueueGenericSend>
	  vTaskDelay(100);
 80026d4:	2064      	movs	r0, #100	; 0x64
 80026d6:	f00a fc09 	bl	800ceec <vTaskDelay>
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 80026da:	e7b5      	b.n	8002648 <displayTime+0x8>
 80026dc:	2000866c 	.word	0x2000866c
 80026e0:	20008938 	.word	0x20008938
 80026e4:	0800f764 	.word	0x0800f764
 80026e8:	20008808 	.word	0x20008808
 80026ec:	0800f774 	.word	0x0800f774

080026f0 <obj_sword>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_obj_sword */
void obj_sword(void const * argument)
{
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b08f      	sub	sp, #60	; 0x3c
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN obj_sword */
	char text[30] = {};
 80026f8:	2300      	movs	r3, #0
 80026fa:	61bb      	str	r3, [r7, #24]
 80026fc:	f107 031c 	add.w	r3, r7, #28
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
 800270a:	611a      	str	r2, [r3, #16]
 800270c:	615a      	str	r2, [r3, #20]
 800270e:	831a      	strh	r2, [r3, #24]
	uint32_t randomNumber;
	HAL_RNG_GenerateRandomNumber(&hrng, &randomNumber);
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	4619      	mov	r1, r3
 8002716:	484e      	ldr	r0, [pc, #312]	; (8002850 <obj_sword+0x160>)
 8002718:	f006 ff38 	bl	800958c <HAL_RNG_GenerateRandomNumber>
	uint32_t posx = (30 + (randomNumber% (BSP_LCD_GetXSize() - 60)));
 800271c:	697c      	ldr	r4, [r7, #20]
 800271e:	f000 fb03 	bl	8002d28 <BSP_LCD_GetXSize>
 8002722:	4603      	mov	r3, r0
 8002724:	3b3c      	subs	r3, #60	; 0x3c
 8002726:	fbb4 f2f3 	udiv	r2, r4, r3
 800272a:	fb03 f302 	mul.w	r3, r3, r2
 800272e:	1ae3      	subs	r3, r4, r3
 8002730:	331e      	adds	r3, #30
 8002732:	613b      	str	r3, [r7, #16]
	uint16_t posy = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* Infinite loop */
  for(;;)
  {
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002738:	4b46      	ldr	r3, [pc, #280]	; (8002854 <obj_sword+0x164>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002740:	4618      	mov	r0, r3
 8002742:	f009 fef5 	bl	800c530 <xQueueSemaphoreTake>
	  BSP_LCD_SelectLayer(0);
 8002746:	2000      	movs	r0, #0
 8002748:	f000 fb76 	bl	8002e38 <BSP_LCD_SelectLayer>
	  BSP_LCD_SetTextColor(LCD_COLOR_AMONGUS);
 800274c:	4842      	ldr	r0, [pc, #264]	; (8002858 <obj_sword+0x168>)
 800274e:	f000 fb83 	bl	8002e58 <BSP_LCD_SetTextColor>
	  BSP_LCD_FillRect(posx, posy, 30,30);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	b298      	uxth	r0, r3
 8002756:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 8002758:	231e      	movs	r3, #30
 800275a:	221e      	movs	r2, #30
 800275c:	f000 ff6c 	bl	8003638 <BSP_LCD_FillRect>
	  posy += vitesse;
 8002760:	4b3e      	ldr	r3, [pc, #248]	; (800285c <obj_sword+0x16c>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	b29a      	uxth	r2, r3
 8002766:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002768:	4413      	add	r3, r2
 800276a:	86fb      	strh	r3, [r7, #54]	; 0x36
	  BSP_LCD_DrawBitmap(posx, posy,(uint8_t*)Block_bmp);
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 8002770:	4a3b      	ldr	r2, [pc, #236]	; (8002860 <obj_sword+0x170>)
 8002772:	4618      	mov	r0, r3
 8002774:	f000 feae 	bl	80034d4 <BSP_LCD_DrawBitmap>
	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800277c:	f000 fb6c 	bl	8002e58 <BSP_LCD_SetTextColor>
	  BSP_LCD_SelectLayer(1);
 8002780:	2001      	movs	r0, #1
 8002782:	f000 fb59 	bl	8002e38 <BSP_LCD_SelectLayer>
	  xSemaphoreGive(mutexScreenHandle);
 8002786:	4b33      	ldr	r3, [pc, #204]	; (8002854 <obj_sword+0x164>)
 8002788:	6818      	ldr	r0, [r3, #0]
 800278a:	2300      	movs	r3, #0
 800278c:	2200      	movs	r2, #0
 800278e:	2100      	movs	r1, #0
 8002790:	f009 fc42 	bl	800c018 <xQueueGenericSend>
	  if (posy > BSP_LCD_GetYSize()-59) {
 8002794:	8efc      	ldrh	r4, [r7, #54]	; 0x36
 8002796:	f000 fadb 	bl	8002d50 <BSP_LCD_GetYSize>
 800279a:	4603      	mov	r3, r0
 800279c:	3b3b      	subs	r3, #59	; 0x3b
 800279e:	429c      	cmp	r4, r3
 80027a0:	d907      	bls.n	80027b2 <obj_sword+0xc2>
		  xQueueSend(collideFlagHandle, &posx, 0);
 80027a2:	4b30      	ldr	r3, [pc, #192]	; (8002864 <obj_sword+0x174>)
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	f107 0110 	add.w	r1, r7, #16
 80027aa:	2300      	movs	r3, #0
 80027ac:	2200      	movs	r2, #0
 80027ae:	f009 fc33 	bl	800c018 <xQueueGenericSend>
	  }
	  if (posy > BSP_LCD_GetYSize()-29)
 80027b2:	8efc      	ldrh	r4, [r7, #54]	; 0x36
 80027b4:	f000 facc 	bl	8002d50 <BSP_LCD_GetYSize>
 80027b8:	4603      	mov	r3, r0
 80027ba:	3b1d      	subs	r3, #29
 80027bc:	429c      	cmp	r4, r3
 80027be:	d943      	bls.n	8002848 <obj_sword+0x158>
	  {
		  sprintf(text, "OK");
 80027c0:	f107 0318 	add.w	r3, r7, #24
 80027c4:	4928      	ldr	r1, [pc, #160]	; (8002868 <obj_sword+0x178>)
 80027c6:	4618      	mov	r0, r3
 80027c8:	f00c fb7e 	bl	800eec8 <siprintf>
		  BSP_LCD_SelectLayer(1);
 80027cc:	2001      	movs	r0, #1
 80027ce:	f000 fb33 	bl	8002e38 <BSP_LCD_SelectLayer>
		  BSP_LCD_DisplayStringAtLine(7,(uint8_t*) text);
 80027d2:	f107 0318 	add.w	r3, r7, #24
 80027d6:	4619      	mov	r1, r3
 80027d8:	2007      	movs	r0, #7
 80027da:	f000 fcd3 	bl	8003184 <BSP_LCD_DisplayStringAtLine>
		  BSP_LCD_SelectLayer(1);
 80027de:	2001      	movs	r0, #1
 80027e0:	f000 fb2a 	bl	8002e38 <BSP_LCD_SelectLayer>

  		  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 80027e4:	4b1b      	ldr	r3, [pc, #108]	; (8002854 <obj_sword+0x164>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027ec:	4618      	mov	r0, r3
 80027ee:	f009 fe9f 	bl	800c530 <xQueueSemaphoreTake>
  		  BSP_LCD_SelectLayer(0);
 80027f2:	2000      	movs	r0, #0
 80027f4:	f000 fb20 	bl	8002e38 <BSP_LCD_SelectLayer>
  		  BSP_LCD_SetTextColor(LCD_COLOR_AMONGUS);
 80027f8:	4817      	ldr	r0, [pc, #92]	; (8002858 <obj_sword+0x168>)
 80027fa:	f000 fb2d 	bl	8002e58 <BSP_LCD_SetTextColor>
  		  BSP_LCD_FillRect(posx, posy, 30,30);
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	b298      	uxth	r0, r3
 8002802:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 8002804:	231e      	movs	r3, #30
 8002806:	221e      	movs	r2, #30
 8002808:	f000 ff16 	bl	8003638 <BSP_LCD_FillRect>
  		  /*posy = 0;
  		  posx = (30 + (rand()% (BSP_LCD_GetXSize() - 60)));
  		  BSP_LCD_DrawBitmap(posx, posy,(uint8_t*)Block_bmp);*/
  		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800280c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002810:	f000 fb22 	bl	8002e58 <BSP_LCD_SetTextColor>
  		  BSP_LCD_SelectLayer(1);
 8002814:	2001      	movs	r0, #1
 8002816:	f000 fb0f 	bl	8002e38 <BSP_LCD_SelectLayer>
  		  xSemaphoreGive(mutexScreenHandle);
 800281a:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <obj_sword+0x164>)
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	2300      	movs	r3, #0
 8002820:	2200      	movs	r2, #0
 8002822:	2100      	movs	r1, #0
 8002824:	f009 fbf8 	bl	800c018 <xQueueGenericSend>
  		  uint16_t incr = 1;
 8002828:	2301      	movs	r3, #1
 800282a:	81fb      	strh	r3, [r7, #14]
  		  xQueueSend(scoreIncremHandle, &incr, 0);
 800282c:	4b0f      	ldr	r3, [pc, #60]	; (800286c <obj_sword+0x17c>)
 800282e:	6818      	ldr	r0, [r3, #0]
 8002830:	f107 010e 	add.w	r1, r7, #14
 8002834:	2300      	movs	r3, #0
 8002836:	2200      	movs	r2, #0
 8002838:	f009 fbee 	bl	800c018 <xQueueGenericSend>
  		  vTaskDelay(10);
 800283c:	200a      	movs	r0, #10
 800283e:	f00a fb55 	bl	800ceec <vTaskDelay>
  		  vTaskDelete(NULL);
 8002842:	2000      	movs	r0, #0
 8002844:	f00a fac0 	bl	800cdc8 <vTaskDelete>
	  }
	  vTaskDelay(3);
 8002848:	2003      	movs	r0, #3
 800284a:	f00a fb4f 	bl	800ceec <vTaskDelay>
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 800284e:	e773      	b.n	8002738 <obj_sword+0x48>
 8002850:	200089a8 	.word	0x200089a8
 8002854:	2000866c 	.word	0x2000866c
 8002858:	ffffde00 	.word	0xffffde00
 800285c:	200089b8 	.word	0x200089b8
 8002860:	080cecd8 	.word	0x080cecd8
 8002864:	200086c0 	.word	0x200086c0
 8002868:	0800f7a8 	.word	0x0800f7a8
 800286c:	200089a4 	.word	0x200089a4

08002870 <CallbackDisplay>:
  /* USER CODE END obj_sword */
}

/* CallbackDisplay function */
void CallbackDisplay(void const * argument)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b090      	sub	sp, #64	; 0x40
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackDisplay */
	char text[50];
	static uint8_t ligne = 10;
		sprintf(text,"CONGRATS !");
 8002878:	f107 030c 	add.w	r3, r7, #12
 800287c:	490a      	ldr	r1, [pc, #40]	; (80028a8 <CallbackDisplay+0x38>)
 800287e:	4618      	mov	r0, r3
 8002880:	f00c fb22 	bl	800eec8 <siprintf>
		BSP_LCD_DisplayStringAt(0,ligne*12,(uint8_t*) text,RIGHT_MODE);
 8002884:	4b09      	ldr	r3, [pc, #36]	; (80028ac <CallbackDisplay+0x3c>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	b29b      	uxth	r3, r3
 800288a:	461a      	mov	r2, r3
 800288c:	0052      	lsls	r2, r2, #1
 800288e:	4413      	add	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	b299      	uxth	r1, r3
 8002894:	f107 020c 	add.w	r2, r7, #12
 8002898:	2302      	movs	r3, #2
 800289a:	2000      	movs	r0, #0
 800289c:	f000 fbaa 	bl	8002ff4 <BSP_LCD_DisplayStringAt>
  /* USER CODE END CallbackDisplay */
}
 80028a0:	bf00      	nop
 80028a2:	3740      	adds	r7, #64	; 0x40
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	0800f7ac 	.word	0x0800f7ac
 80028ac:	20000029 	.word	0x20000029

080028b0 <CallbackLED>:

/* CallbackLED function */
void CallbackLED(void const * argument)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackLED */
	HAL_GPIO_TogglePin(LED12_GPIO_Port,LED12_Pin);
 80028b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028bc:	4803      	ldr	r0, [pc, #12]	; (80028cc <CallbackLED+0x1c>)
 80028be:	f004 fb72 	bl	8006fa6 <HAL_GPIO_TogglePin>
  /* USER CODE END CallbackLED */
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40021c00 	.word	0x40021c00

080028d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a04      	ldr	r2, [pc, #16]	; (80028f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d101      	bne.n	80028e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80028e2:	f002 fd1d 	bl	8005320 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40001000 	.word	0x40001000

080028f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028f8:	b672      	cpsid	i
}
 80028fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028fc:	e7fe      	b.n	80028fc <Error_Handler+0x8>
	...

08002900 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08c      	sub	sp, #48	; 0x30
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a51      	ldr	r2, [pc, #324]	; (8002a50 <I2Cx_MspInit+0x150>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d14d      	bne.n	80029ac <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002910:	4b50      	ldr	r3, [pc, #320]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002914:	4a4f      	ldr	r2, [pc, #316]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002916:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800291a:	6313      	str	r3, [r2, #48]	; 0x30
 800291c:	4b4d      	ldr	r3, [pc, #308]	; (8002a54 <I2Cx_MspInit+0x154>)
 800291e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800292c:	2312      	movs	r3, #18
 800292e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002930:	2300      	movs	r3, #0
 8002932:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002934:	2302      	movs	r3, #2
 8002936:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8002938:	2304      	movs	r3, #4
 800293a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800293c:	f107 031c 	add.w	r3, r7, #28
 8002940:	4619      	mov	r1, r3
 8002942:	4845      	ldr	r0, [pc, #276]	; (8002a58 <I2Cx_MspInit+0x158>)
 8002944:	f004 f846 	bl	80069d4 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8002948:	f44f 7380 	mov.w	r3, #256	; 0x100
 800294c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800294e:	f107 031c 	add.w	r3, r7, #28
 8002952:	4619      	mov	r1, r3
 8002954:	4840      	ldr	r0, [pc, #256]	; (8002a58 <I2Cx_MspInit+0x158>)
 8002956:	f004 f83d 	bl	80069d4 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800295a:	4b3e      	ldr	r3, [pc, #248]	; (8002a54 <I2Cx_MspInit+0x154>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	4a3d      	ldr	r2, [pc, #244]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002960:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002964:	6413      	str	r3, [r2, #64]	; 0x40
 8002966:	4b3b      	ldr	r3, [pc, #236]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800296e:	617b      	str	r3, [r7, #20]
 8002970:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8002972:	4b38      	ldr	r3, [pc, #224]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	4a37      	ldr	r2, [pc, #220]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002978:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800297c:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800297e:	4b35      	ldr	r3, [pc, #212]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4a34      	ldr	r2, [pc, #208]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002984:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002988:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800298a:	2200      	movs	r2, #0
 800298c:	210f      	movs	r1, #15
 800298e:	2048      	movs	r0, #72	; 0x48
 8002990:	f003 f9bc 	bl	8005d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002994:	2048      	movs	r0, #72	; 0x48
 8002996:	f003 f9d5 	bl	8005d44 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800299a:	2200      	movs	r2, #0
 800299c:	210f      	movs	r1, #15
 800299e:	2049      	movs	r0, #73	; 0x49
 80029a0:	f003 f9b4 	bl	8005d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80029a4:	2049      	movs	r0, #73	; 0x49
 80029a6:	f003 f9cd 	bl	8005d44 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80029aa:	e04d      	b.n	8002a48 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80029ac:	4b29      	ldr	r3, [pc, #164]	; (8002a54 <I2Cx_MspInit+0x154>)
 80029ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b0:	4a28      	ldr	r2, [pc, #160]	; (8002a54 <I2Cx_MspInit+0x154>)
 80029b2:	f043 0302 	orr.w	r3, r3, #2
 80029b6:	6313      	str	r3, [r2, #48]	; 0x30
 80029b8:	4b26      	ldr	r3, [pc, #152]	; (8002a54 <I2Cx_MspInit+0x154>)
 80029ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80029c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029c8:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80029ca:	2312      	movs	r3, #18
 80029cc:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80029d2:	2302      	movs	r3, #2
 80029d4:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80029d6:	2304      	movs	r3, #4
 80029d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80029da:	f107 031c 	add.w	r3, r7, #28
 80029de:	4619      	mov	r1, r3
 80029e0:	481e      	ldr	r0, [pc, #120]	; (8002a5c <I2Cx_MspInit+0x15c>)
 80029e2:	f003 fff7 	bl	80069d4 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80029e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80029ec:	f107 031c 	add.w	r3, r7, #28
 80029f0:	4619      	mov	r1, r3
 80029f2:	481a      	ldr	r0, [pc, #104]	; (8002a5c <I2Cx_MspInit+0x15c>)
 80029f4:	f003 ffee 	bl	80069d4 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80029f8:	4b16      	ldr	r3, [pc, #88]	; (8002a54 <I2Cx_MspInit+0x154>)
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	4a15      	ldr	r2, [pc, #84]	; (8002a54 <I2Cx_MspInit+0x154>)
 80029fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a02:	6413      	str	r3, [r2, #64]	; 0x40
 8002a04:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002a10:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	4a0f      	ldr	r2, [pc, #60]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002a16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a1a:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002a1c:	4b0d      	ldr	r3, [pc, #52]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	4a0c      	ldr	r2, [pc, #48]	; (8002a54 <I2Cx_MspInit+0x154>)
 8002a22:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a26:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8002a28:	2200      	movs	r2, #0
 8002a2a:	210f      	movs	r1, #15
 8002a2c:	201f      	movs	r0, #31
 8002a2e:	f003 f96d 	bl	8005d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8002a32:	201f      	movs	r0, #31
 8002a34:	f003 f986 	bl	8005d44 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8002a38:	2200      	movs	r2, #0
 8002a3a:	210f      	movs	r1, #15
 8002a3c:	2020      	movs	r0, #32
 8002a3e:	f003 f965 	bl	8005d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002a42:	2020      	movs	r0, #32
 8002a44:	f003 f97e 	bl	8005d44 <HAL_NVIC_EnableIRQ>
}
 8002a48:	bf00      	nop
 8002a4a:	3730      	adds	r7, #48	; 0x30
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	20000898 	.word	0x20000898
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40021c00 	.word	0x40021c00
 8002a5c:	40020400 	.word	0x40020400

08002a60 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f004 fda5 	bl	80075b8 <HAL_I2C_GetState>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d125      	bne.n	8002ac0 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a14      	ldr	r2, [pc, #80]	; (8002ac8 <I2Cx_Init+0x68>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d103      	bne.n	8002a84 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a13      	ldr	r2, [pc, #76]	; (8002acc <I2Cx_Init+0x6c>)
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	e002      	b.n	8002a8a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a12      	ldr	r2, [pc, #72]	; (8002ad0 <I2Cx_Init+0x70>)
 8002a88:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a11      	ldr	r2, [pc, #68]	; (8002ad4 <I2Cx_Init+0x74>)
 8002a8e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff ff23 	bl	8002900 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f004 fa8e 	bl	8006fdc <HAL_I2C_Init>
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	20000898 	.word	0x20000898
 8002acc:	40005c00 	.word	0x40005c00
 8002ad0:	40005400 	.word	0x40005400
 8002ad4:	40912732 	.word	0x40912732

08002ad8 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08a      	sub	sp, #40	; 0x28
 8002adc:	af04      	add	r7, sp, #16
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	4608      	mov	r0, r1
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	72fb      	strb	r3, [r7, #11]
 8002aea:	460b      	mov	r3, r1
 8002aec:	813b      	strh	r3, [r7, #8]
 8002aee:	4613      	mov	r3, r2
 8002af0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002af6:	7afb      	ldrb	r3, [r7, #11]
 8002af8:	b299      	uxth	r1, r3
 8002afa:	88f8      	ldrh	r0, [r7, #6]
 8002afc:	893a      	ldrh	r2, [r7, #8]
 8002afe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b02:	9302      	str	r3, [sp, #8]
 8002b04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b06:	9301      	str	r3, [sp, #4]
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f004 fc38 	bl	8007384 <HAL_I2C_Mem_Read>
 8002b14:	4603      	mov	r3, r0
 8002b16:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d004      	beq.n	8002b28 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002b1e:	7afb      	ldrb	r3, [r7, #11]
 8002b20:	4619      	mov	r1, r3
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f000 f832 	bl	8002b8c <I2Cx_Error>
  }
  return status;    
 8002b28:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b08a      	sub	sp, #40	; 0x28
 8002b36:	af04      	add	r7, sp, #16
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	4608      	mov	r0, r1
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	461a      	mov	r2, r3
 8002b40:	4603      	mov	r3, r0
 8002b42:	72fb      	strb	r3, [r7, #11]
 8002b44:	460b      	mov	r3, r1
 8002b46:	813b      	strh	r3, [r7, #8]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002b50:	7afb      	ldrb	r3, [r7, #11]
 8002b52:	b299      	uxth	r1, r3
 8002b54:	88f8      	ldrh	r0, [r7, #6]
 8002b56:	893a      	ldrh	r2, [r7, #8]
 8002b58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b5c:	9302      	str	r3, [sp, #8]
 8002b5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b60:	9301      	str	r3, [sp, #4]
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	4603      	mov	r3, r0
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f004 faf7 	bl	800715c <HAL_I2C_Mem_Write>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002b72:	7dfb      	ldrb	r3, [r7, #23]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d004      	beq.n	8002b82 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002b78:	7afb      	ldrb	r3, [r7, #11]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f805 	bl	8002b8c <I2Cx_Error>
  }
  return status;
 8002b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	460b      	mov	r3, r1
 8002b96:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f004 faaf 	bl	80070fc <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff ff5e 	bl	8002a60 <I2Cx_Init>
}
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002bb0:	4802      	ldr	r0, [pc, #8]	; (8002bbc <TS_IO_Init+0x10>)
 8002bb2:	f7ff ff55 	bl	8002a60 <I2Cx_Init>
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20000898 	.word	0x20000898

08002bc0 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af02      	add	r7, sp, #8
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	71fb      	strb	r3, [r7, #7]
 8002bca:	460b      	mov	r3, r1
 8002bcc:	71bb      	strb	r3, [r7, #6]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002bd2:	79bb      	ldrb	r3, [r7, #6]
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	79f9      	ldrb	r1, [r7, #7]
 8002bd8:	2301      	movs	r3, #1
 8002bda:	9301      	str	r3, [sp, #4]
 8002bdc:	1d7b      	adds	r3, r7, #5
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	2301      	movs	r3, #1
 8002be2:	4803      	ldr	r0, [pc, #12]	; (8002bf0 <TS_IO_Write+0x30>)
 8002be4:	f7ff ffa5 	bl	8002b32 <I2Cx_WriteMultiple>
}
 8002be8:	bf00      	nop
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000898 	.word	0x20000898

08002bf4 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af02      	add	r7, sp, #8
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	460a      	mov	r2, r1
 8002bfe:	71fb      	strb	r3, [r7, #7]
 8002c00:	4613      	mov	r3, r2
 8002c02:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002c04:	2300      	movs	r3, #0
 8002c06:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002c08:	79bb      	ldrb	r3, [r7, #6]
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	79f9      	ldrb	r1, [r7, #7]
 8002c0e:	2301      	movs	r3, #1
 8002c10:	9301      	str	r3, [sp, #4]
 8002c12:	f107 030f 	add.w	r3, r7, #15
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	2301      	movs	r3, #1
 8002c1a:	4804      	ldr	r0, [pc, #16]	; (8002c2c <TS_IO_Read+0x38>)
 8002c1c:	f7ff ff5c 	bl	8002ad8 <I2Cx_ReadMultiple>

  return read_value;
 8002c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000898 	.word	0x20000898

08002c30 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f002 fb91 	bl	8005360 <HAL_Delay>
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002c4c:	4b31      	ldr	r3, [pc, #196]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c4e:	2228      	movs	r2, #40	; 0x28
 8002c50:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8002c52:	4b30      	ldr	r3, [pc, #192]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c54:	2209      	movs	r2, #9
 8002c56:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002c58:	4b2e      	ldr	r3, [pc, #184]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c5a:	2235      	movs	r2, #53	; 0x35
 8002c5c:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002c5e:	4b2d      	ldr	r3, [pc, #180]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c60:	220b      	movs	r2, #11
 8002c62:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002c64:	4b2b      	ldr	r3, [pc, #172]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c66:	f240 121b 	movw	r2, #283	; 0x11b
 8002c6a:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002c6c:	4b29      	ldr	r3, [pc, #164]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c6e:	f240 2215 	movw	r2, #533	; 0x215
 8002c72:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8002c74:	4b27      	ldr	r3, [pc, #156]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c76:	f240 121d 	movw	r2, #285	; 0x11d
 8002c7a:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002c7c:	4b25      	ldr	r3, [pc, #148]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c7e:	f240 2235 	movw	r2, #565	; 0x235
 8002c82:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8002c84:	2100      	movs	r1, #0
 8002c86:	4823      	ldr	r0, [pc, #140]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c88:	f000 fee8 	bl	8003a5c <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002c8c:	4b21      	ldr	r3, [pc, #132]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c8e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002c92:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002c94:	4b1f      	ldr	r3, [pc, #124]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c96:	f44f 7288 	mov.w	r2, #272	; 0x110
 8002c9a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002c9c:	4b1d      	ldr	r3, [pc, #116]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002ca4:	4b1b      	ldr	r3, [pc, #108]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002cac:	4b19      	ldr	r3, [pc, #100]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002cb4:	4b17      	ldr	r3, [pc, #92]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8002cba:	4b16      	ldr	r3, [pc, #88]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002cc0:	4b14      	ldr	r3, [pc, #80]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002cc6:	4b13      	ldr	r3, [pc, #76]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002ccc:	4b11      	ldr	r3, [pc, #68]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002cce:	4a12      	ldr	r2, [pc, #72]	; (8002d18 <BSP_LCD_Init+0xd0>)
 8002cd0:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002cd2:	4810      	ldr	r0, [pc, #64]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002cd4:	f005 f98c 	bl	8007ff0 <HAL_LTDC_GetState>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d103      	bne.n	8002ce6 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002cde:	2100      	movs	r1, #0
 8002ce0:	480c      	ldr	r0, [pc, #48]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002ce2:	f000 fde1 	bl	80038a8 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002ce6:	480b      	ldr	r0, [pc, #44]	; (8002d14 <BSP_LCD_Init+0xcc>)
 8002ce8:	f004 ffb2 	bl	8007c50 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002cec:	2201      	movs	r2, #1
 8002cee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cf2:	480a      	ldr	r0, [pc, #40]	; (8002d1c <BSP_LCD_Init+0xd4>)
 8002cf4:	f004 f93e 	bl	8006f74 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	2108      	movs	r1, #8
 8002cfc:	4808      	ldr	r0, [pc, #32]	; (8002d20 <BSP_LCD_Init+0xd8>)
 8002cfe:	f004 f939 	bl	8006f74 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002d02:	f001 f80f 	bl	8003d24 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002d06:	4807      	ldr	r0, [pc, #28]	; (8002d24 <BSP_LCD_Init+0xdc>)
 8002d08:	f000 f8d8 	bl	8002ebc <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20008b0c 	.word	0x20008b0c
 8002d18:	40016800 	.word	0x40016800
 8002d1c:	40022000 	.word	0x40022000
 8002d20:	40022800 	.word	0x40022800
 8002d24:	2000002c 	.word	0x2000002c

08002d28 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002d2c:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <BSP_LCD_GetXSize+0x20>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a06      	ldr	r2, [pc, #24]	; (8002d4c <BSP_LCD_GetXSize+0x24>)
 8002d32:	2134      	movs	r1, #52	; 0x34
 8002d34:	fb01 f303 	mul.w	r3, r1, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	3360      	adds	r3, #96	; 0x60
 8002d3c:	681b      	ldr	r3, [r3, #0]
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	20000924 	.word	0x20000924
 8002d4c:	20008b0c 	.word	0x20008b0c

08002d50 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002d54:	4b06      	ldr	r3, [pc, #24]	; (8002d70 <BSP_LCD_GetYSize+0x20>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a06      	ldr	r2, [pc, #24]	; (8002d74 <BSP_LCD_GetYSize+0x24>)
 8002d5a:	2134      	movs	r1, #52	; 0x34
 8002d5c:	fb01 f303 	mul.w	r3, r1, r3
 8002d60:	4413      	add	r3, r2
 8002d62:	3364      	adds	r3, #100	; 0x64
 8002d64:	681b      	ldr	r3, [r3, #0]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	20000924 	.word	0x20000924
 8002d74:	20008b0c 	.word	0x20008b0c

08002d78 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b090      	sub	sp, #64	; 0x40
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	6039      	str	r1, [r7, #0]
 8002d82:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002d84:	2300      	movs	r3, #0
 8002d86:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002d88:	f7ff ffce 	bl	8002d28 <BSP_LCD_GetXSize>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002d94:	f7ff ffdc 	bl	8002d50 <BSP_LCD_GetYSize>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8002da4:	23ff      	movs	r3, #255	; 0xff
 8002da6:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002dbe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002dc4:	2307      	movs	r3, #7
 8002dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002dc8:	f7ff ffae 	bl	8002d28 <BSP_LCD_GetXSize>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002dd0:	f7ff ffbe 	bl	8002d50 <BSP_LCD_GetYSize>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002dd8:	88fa      	ldrh	r2, [r7, #6]
 8002dda:	f107 030c 	add.w	r3, r7, #12
 8002dde:	4619      	mov	r1, r3
 8002de0:	4812      	ldr	r0, [pc, #72]	; (8002e2c <BSP_LCD_LayerDefaultInit+0xb4>)
 8002de2:	f005 f8c7 	bl	8007f74 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002de6:	88fa      	ldrh	r2, [r7, #6]
 8002de8:	4911      	ldr	r1, [pc, #68]	; (8002e30 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	3304      	adds	r3, #4
 8002df6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002dfa:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002dfc:	88fa      	ldrh	r2, [r7, #6]
 8002dfe:	490c      	ldr	r1, [pc, #48]	; (8002e30 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e00:	4613      	mov	r3, r2
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	4413      	add	r3, r2
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	440b      	add	r3, r1
 8002e0a:	3308      	adds	r3, #8
 8002e0c:	4a09      	ldr	r2, [pc, #36]	; (8002e34 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002e0e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002e10:	88fa      	ldrh	r2, [r7, #6]
 8002e12:	4907      	ldr	r1, [pc, #28]	; (8002e30 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e14:	4613      	mov	r3, r2
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002e22:	601a      	str	r2, [r3, #0]
}
 8002e24:	bf00      	nop
 8002e26:	3740      	adds	r7, #64	; 0x40
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	20008b0c 	.word	0x20008b0c
 8002e30:	20000928 	.word	0x20000928
 8002e34:	2000002c 	.word	0x2000002c

08002e38 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002e40:	4a04      	ldr	r2, [pc, #16]	; (8002e54 <BSP_LCD_SelectLayer+0x1c>)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6013      	str	r3, [r2, #0]
} 
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	20000924 	.word	0x20000924

08002e58 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002e60:	4b07      	ldr	r3, [pc, #28]	; (8002e80 <BSP_LCD_SetTextColor+0x28>)
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	4907      	ldr	r1, [pc, #28]	; (8002e84 <BSP_LCD_SetTextColor+0x2c>)
 8002e66:	4613      	mov	r3, r2
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	601a      	str	r2, [r3, #0]
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	20000924 	.word	0x20000924
 8002e84:	20000928 	.word	0x20000928

08002e88 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002e90:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <BSP_LCD_SetBackColor+0x2c>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4908      	ldr	r1, [pc, #32]	; (8002eb8 <BSP_LCD_SetBackColor+0x30>)
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	601a      	str	r2, [r3, #0]
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	20000924 	.word	0x20000924
 8002eb8:	20000928 	.word	0x20000928

08002ebc <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002ec4:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <BSP_LCD_SetFont+0x2c>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4908      	ldr	r1, [pc, #32]	; (8002eec <BSP_LCD_SetFont+0x30>)
 8002eca:	4613      	mov	r3, r2
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	4413      	add	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	3308      	adds	r3, #8
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	601a      	str	r2, [r3, #0]
}
 8002eda:	bf00      	nop
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	20000924 	.word	0x20000924
 8002eec:	20000928 	.word	0x20000928

08002ef0 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002ef4:	4b07      	ldr	r3, [pc, #28]	; (8002f14 <BSP_LCD_GetFont+0x24>)
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	4907      	ldr	r1, [pc, #28]	; (8002f18 <BSP_LCD_GetFont+0x28>)
 8002efa:	4613      	mov	r3, r2
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	4413      	add	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	3308      	adds	r3, #8
 8002f06:	681b      	ldr	r3, [r3, #0]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	20000924 	.word	0x20000924
 8002f18:	20000928 	.word	0x20000928

08002f1c <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af02      	add	r7, sp, #8
 8002f22:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002f24:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <BSP_LCD_Clear+0x48>)
 8002f26:	681c      	ldr	r4, [r3, #0]
 8002f28:	4b0e      	ldr	r3, [pc, #56]	; (8002f64 <BSP_LCD_Clear+0x48>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a0e      	ldr	r2, [pc, #56]	; (8002f68 <BSP_LCD_Clear+0x4c>)
 8002f2e:	2134      	movs	r1, #52	; 0x34
 8002f30:	fb01 f303 	mul.w	r3, r1, r3
 8002f34:	4413      	add	r3, r2
 8002f36:	335c      	adds	r3, #92	; 0x5c
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	461e      	mov	r6, r3
 8002f3c:	f7ff fef4 	bl	8002d28 <BSP_LCD_GetXSize>
 8002f40:	4605      	mov	r5, r0
 8002f42:	f7ff ff05 	bl	8002d50 <BSP_LCD_GetYSize>
 8002f46:	4602      	mov	r2, r0
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	9301      	str	r3, [sp, #4]
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	4613      	mov	r3, r2
 8002f52:	462a      	mov	r2, r5
 8002f54:	4631      	mov	r1, r6
 8002f56:	4620      	mov	r0, r4
 8002f58:	f000 fe54 	bl	8003c04 <LL_FillBuffer>
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f64:	20000924 	.word	0x20000924
 8002f68:	20008b0c 	.word	0x20008b0c

08002f6c <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002f6c:	b590      	push	{r4, r7, lr}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	80fb      	strh	r3, [r7, #6]
 8002f76:	460b      	mov	r3, r1
 8002f78:	80bb      	strh	r3, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002f7e:	4b1b      	ldr	r3, [pc, #108]	; (8002fec <BSP_LCD_DisplayChar+0x80>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	491b      	ldr	r1, [pc, #108]	; (8002ff0 <BSP_LCD_DisplayChar+0x84>)
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	3308      	adds	r3, #8
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6819      	ldr	r1, [r3, #0]
 8002f94:	78fb      	ldrb	r3, [r7, #3]
 8002f96:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002f9a:	4b14      	ldr	r3, [pc, #80]	; (8002fec <BSP_LCD_DisplayChar+0x80>)
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	4c14      	ldr	r4, [pc, #80]	; (8002ff0 <BSP_LCD_DisplayChar+0x84>)
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	4413      	add	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4423      	add	r3, r4
 8002faa:	3308      	adds	r3, #8
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002fb0:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002fb4:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <BSP_LCD_DisplayChar+0x80>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	4c0d      	ldr	r4, [pc, #52]	; (8002ff0 <BSP_LCD_DisplayChar+0x84>)
 8002fba:	4613      	mov	r3, r2
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	4413      	add	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4423      	add	r3, r4
 8002fc4:	3308      	adds	r3, #8
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	889b      	ldrh	r3, [r3, #4]
 8002fca:	3307      	adds	r3, #7
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	da00      	bge.n	8002fd2 <BSP_LCD_DisplayChar+0x66>
 8002fd0:	3307      	adds	r3, #7
 8002fd2:	10db      	asrs	r3, r3, #3
 8002fd4:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002fd8:	18ca      	adds	r2, r1, r3
 8002fda:	88b9      	ldrh	r1, [r7, #4]
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f000 fd58 	bl	8003a94 <DrawChar>
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd90      	pop	{r4, r7, pc}
 8002fec:	20000924 	.word	0x20000924
 8002ff0:	20000928 	.word	0x20000928

08002ff4 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8002ff4:	b5b0      	push	{r4, r5, r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60ba      	str	r2, [r7, #8]
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	4603      	mov	r3, r0
 8003000:	81fb      	strh	r3, [r7, #14]
 8003002:	460b      	mov	r3, r1
 8003004:	81bb      	strh	r3, [r7, #12]
 8003006:	4613      	mov	r3, r2
 8003008:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 800300a:	2301      	movs	r3, #1
 800300c:	83fb      	strh	r3, [r7, #30]
 800300e:	2300      	movs	r3, #0
 8003010:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003012:	2300      	movs	r3, #0
 8003014:	61bb      	str	r3, [r7, #24]
 8003016:	2300      	movs	r3, #0
 8003018:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800301e:	e002      	b.n	8003026 <BSP_LCD_DisplayStringAt+0x32>
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	3301      	adds	r3, #1
 8003024:	61bb      	str	r3, [r7, #24]
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	1c5a      	adds	r2, r3, #1
 800302a:	617a      	str	r2, [r7, #20]
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f6      	bne.n	8003020 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8003032:	f7ff fe79 	bl	8002d28 <BSP_LCD_GetXSize>
 8003036:	4601      	mov	r1, r0
 8003038:	4b50      	ldr	r3, [pc, #320]	; (800317c <BSP_LCD_DisplayStringAt+0x188>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4850      	ldr	r0, [pc, #320]	; (8003180 <BSP_LCD_DisplayStringAt+0x18c>)
 800303e:	4613      	mov	r3, r2
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	4413      	add	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4403      	add	r3, r0
 8003048:	3308      	adds	r3, #8
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	889b      	ldrh	r3, [r3, #4]
 800304e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003052:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8003054:	79fb      	ldrb	r3, [r7, #7]
 8003056:	2b03      	cmp	r3, #3
 8003058:	d01c      	beq.n	8003094 <BSP_LCD_DisplayStringAt+0xa0>
 800305a:	2b03      	cmp	r3, #3
 800305c:	dc33      	bgt.n	80030c6 <BSP_LCD_DisplayStringAt+0xd2>
 800305e:	2b01      	cmp	r3, #1
 8003060:	d002      	beq.n	8003068 <BSP_LCD_DisplayStringAt+0x74>
 8003062:	2b02      	cmp	r3, #2
 8003064:	d019      	beq.n	800309a <BSP_LCD_DisplayStringAt+0xa6>
 8003066:	e02e      	b.n	80030c6 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	1ad1      	subs	r1, r2, r3
 800306e:	4b43      	ldr	r3, [pc, #268]	; (800317c <BSP_LCD_DisplayStringAt+0x188>)
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	4843      	ldr	r0, [pc, #268]	; (8003180 <BSP_LCD_DisplayStringAt+0x18c>)
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4403      	add	r3, r0
 800307e:	3308      	adds	r3, #8
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	889b      	ldrh	r3, [r3, #4]
 8003084:	fb03 f301 	mul.w	r3, r3, r1
 8003088:	085b      	lsrs	r3, r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	89fb      	ldrh	r3, [r7, #14]
 800308e:	4413      	add	r3, r2
 8003090:	83fb      	strh	r3, [r7, #30]
      break;
 8003092:	e01b      	b.n	80030cc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8003094:	89fb      	ldrh	r3, [r7, #14]
 8003096:	83fb      	strh	r3, [r7, #30]
      break;
 8003098:	e018      	b.n	80030cc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	b299      	uxth	r1, r3
 80030a2:	4b36      	ldr	r3, [pc, #216]	; (800317c <BSP_LCD_DisplayStringAt+0x188>)
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	4836      	ldr	r0, [pc, #216]	; (8003180 <BSP_LCD_DisplayStringAt+0x18c>)
 80030a8:	4613      	mov	r3, r2
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	4413      	add	r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4403      	add	r3, r0
 80030b2:	3308      	adds	r3, #8
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	889b      	ldrh	r3, [r3, #4]
 80030b8:	fb11 f303 	smulbb	r3, r1, r3
 80030bc:	b29a      	uxth	r2, r3
 80030be:	89fb      	ldrh	r3, [r7, #14]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	83fb      	strh	r3, [r7, #30]
      break;
 80030c4:	e002      	b.n	80030cc <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 80030c6:	89fb      	ldrh	r3, [r7, #14]
 80030c8:	83fb      	strh	r3, [r7, #30]
      break;
 80030ca:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 80030cc:	8bfb      	ldrh	r3, [r7, #30]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <BSP_LCD_DisplayStringAt+0xe6>
 80030d2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	da1d      	bge.n	8003116 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 80030da:	2301      	movs	r3, #1
 80030dc:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80030de:	e01a      	b.n	8003116 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	781a      	ldrb	r2, [r3, #0]
 80030e4:	89b9      	ldrh	r1, [r7, #12]
 80030e6:	8bfb      	ldrh	r3, [r7, #30]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff ff3f 	bl	8002f6c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 80030ee:	4b23      	ldr	r3, [pc, #140]	; (800317c <BSP_LCD_DisplayStringAt+0x188>)
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	4923      	ldr	r1, [pc, #140]	; (8003180 <BSP_LCD_DisplayStringAt+0x18c>)
 80030f4:	4613      	mov	r3, r2
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	4413      	add	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	3308      	adds	r3, #8
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	889a      	ldrh	r2, [r3, #4]
 8003104:	8bfb      	ldrh	r3, [r7, #30]
 8003106:	4413      	add	r3, r2
 8003108:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	3301      	adds	r3, #1
 800310e:	60bb      	str	r3, [r7, #8]
    i++;
 8003110:	8bbb      	ldrh	r3, [r7, #28]
 8003112:	3301      	adds	r3, #1
 8003114:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	bf14      	ite	ne
 800311e:	2301      	movne	r3, #1
 8003120:	2300      	moveq	r3, #0
 8003122:	b2dc      	uxtb	r4, r3
 8003124:	f7ff fe00 	bl	8002d28 <BSP_LCD_GetXSize>
 8003128:	8bb9      	ldrh	r1, [r7, #28]
 800312a:	4b14      	ldr	r3, [pc, #80]	; (800317c <BSP_LCD_DisplayStringAt+0x188>)
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	4d14      	ldr	r5, [pc, #80]	; (8003180 <BSP_LCD_DisplayStringAt+0x18c>)
 8003130:	4613      	mov	r3, r2
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	4413      	add	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	442b      	add	r3, r5
 800313a:	3308      	adds	r3, #8
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	889b      	ldrh	r3, [r3, #4]
 8003140:	fb03 f301 	mul.w	r3, r3, r1
 8003144:	1ac3      	subs	r3, r0, r3
 8003146:	b299      	uxth	r1, r3
 8003148:	4b0c      	ldr	r3, [pc, #48]	; (800317c <BSP_LCD_DisplayStringAt+0x188>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	480c      	ldr	r0, [pc, #48]	; (8003180 <BSP_LCD_DisplayStringAt+0x18c>)
 800314e:	4613      	mov	r3, r2
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	4413      	add	r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	4403      	add	r3, r0
 8003158:	3308      	adds	r3, #8
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	889b      	ldrh	r3, [r3, #4]
 800315e:	4299      	cmp	r1, r3
 8003160:	bf2c      	ite	cs
 8003162:	2301      	movcs	r3, #1
 8003164:	2300      	movcc	r3, #0
 8003166:	b2db      	uxtb	r3, r3
 8003168:	4023      	ands	r3, r4
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1b7      	bne.n	80030e0 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	3720      	adds	r7, #32
 8003176:	46bd      	mov	sp, r7
 8003178:	bdb0      	pop	{r4, r5, r7, pc}
 800317a:	bf00      	nop
 800317c:	20000924 	.word	0x20000924
 8003180:	20000928 	.word	0x20000928

08003184 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	6039      	str	r1, [r7, #0]
 800318e:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8003190:	f7ff feae 	bl	8002ef0 <BSP_LCD_GetFont>
 8003194:	4603      	mov	r3, r0
 8003196:	88db      	ldrh	r3, [r3, #6]
 8003198:	88fa      	ldrh	r2, [r7, #6]
 800319a:	fb12 f303 	smulbb	r3, r2, r3
 800319e:	b299      	uxth	r1, r3
 80031a0:	2303      	movs	r3, #3
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	2000      	movs	r0, #0
 80031a6:	f7ff ff25 	bl	8002ff4 <BSP_LCD_DisplayStringAt>
}
 80031aa:	bf00      	nop
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
	...

080031b4 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80031b4:	b5b0      	push	{r4, r5, r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	4603      	mov	r3, r0
 80031bc:	80fb      	strh	r3, [r7, #6]
 80031be:	460b      	mov	r3, r1
 80031c0:	80bb      	strh	r3, [r7, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80031ca:	4b26      	ldr	r3, [pc, #152]	; (8003264 <BSP_LCD_DrawHLine+0xb0>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a26      	ldr	r2, [pc, #152]	; (8003268 <BSP_LCD_DrawHLine+0xb4>)
 80031d0:	2134      	movs	r1, #52	; 0x34
 80031d2:	fb01 f303 	mul.w	r3, r1, r3
 80031d6:	4413      	add	r3, r2
 80031d8:	3348      	adds	r3, #72	; 0x48
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d114      	bne.n	800320a <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80031e0:	4b20      	ldr	r3, [pc, #128]	; (8003264 <BSP_LCD_DrawHLine+0xb0>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a20      	ldr	r2, [pc, #128]	; (8003268 <BSP_LCD_DrawHLine+0xb4>)
 80031e6:	2134      	movs	r1, #52	; 0x34
 80031e8:	fb01 f303 	mul.w	r3, r1, r3
 80031ec:	4413      	add	r3, r2
 80031ee:	335c      	adds	r3, #92	; 0x5c
 80031f0:	681c      	ldr	r4, [r3, #0]
 80031f2:	f7ff fd99 	bl	8002d28 <BSP_LCD_GetXSize>
 80031f6:	4602      	mov	r2, r0
 80031f8:	88bb      	ldrh	r3, [r7, #4]
 80031fa:	fb03 f202 	mul.w	r2, r3, r2
 80031fe:	88fb      	ldrh	r3, [r7, #6]
 8003200:	4413      	add	r3, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	4423      	add	r3, r4
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	e013      	b.n	8003232 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800320a:	4b16      	ldr	r3, [pc, #88]	; (8003264 <BSP_LCD_DrawHLine+0xb0>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a16      	ldr	r2, [pc, #88]	; (8003268 <BSP_LCD_DrawHLine+0xb4>)
 8003210:	2134      	movs	r1, #52	; 0x34
 8003212:	fb01 f303 	mul.w	r3, r1, r3
 8003216:	4413      	add	r3, r2
 8003218:	335c      	adds	r3, #92	; 0x5c
 800321a:	681c      	ldr	r4, [r3, #0]
 800321c:	f7ff fd84 	bl	8002d28 <BSP_LCD_GetXSize>
 8003220:	4602      	mov	r2, r0
 8003222:	88bb      	ldrh	r3, [r7, #4]
 8003224:	fb03 f202 	mul.w	r2, r3, r2
 8003228:	88fb      	ldrh	r3, [r7, #6]
 800322a:	4413      	add	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4423      	add	r3, r4
 8003230:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8003232:	4b0c      	ldr	r3, [pc, #48]	; (8003264 <BSP_LCD_DrawHLine+0xb0>)
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	68f9      	ldr	r1, [r7, #12]
 8003238:	887c      	ldrh	r4, [r7, #2]
 800323a:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <BSP_LCD_DrawHLine+0xb0>)
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	4d0b      	ldr	r5, [pc, #44]	; (800326c <BSP_LCD_DrawHLine+0xb8>)
 8003240:	4613      	mov	r3, r2
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	4413      	add	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	442b      	add	r3, r5
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	9301      	str	r3, [sp, #4]
 800324e:	2300      	movs	r3, #0
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	2301      	movs	r3, #1
 8003254:	4622      	mov	r2, r4
 8003256:	f000 fcd5 	bl	8003c04 <LL_FillBuffer>
}
 800325a:	bf00      	nop
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bdb0      	pop	{r4, r5, r7, pc}
 8003262:	bf00      	nop
 8003264:	20000924 	.word	0x20000924
 8003268:	20008b0c 	.word	0x20008b0c
 800326c:	20000928 	.word	0x20000928

08003270 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003270:	b590      	push	{r4, r7, lr}
 8003272:	b087      	sub	sp, #28
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	80fb      	strh	r3, [r7, #6]
 800327a:	460b      	mov	r3, r1
 800327c:	80bb      	strh	r3, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8003282:	887b      	ldrh	r3, [r7, #2]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	f1c3 0303 	rsb	r3, r3, #3
 800328a:	617b      	str	r3, [r7, #20]
  current_x = 0;
 800328c:	2300      	movs	r3, #0
 800328e:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003290:	887b      	ldrh	r3, [r7, #2]
 8003292:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8003294:	e0c7      	b.n	8003426 <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	b29a      	uxth	r2, r3
 800329a:	88fb      	ldrh	r3, [r7, #6]
 800329c:	4413      	add	r3, r2
 800329e:	b298      	uxth	r0, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	88ba      	ldrh	r2, [r7, #4]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	b299      	uxth	r1, r3
 80032aa:	4b64      	ldr	r3, [pc, #400]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	4c64      	ldr	r4, [pc, #400]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 80032b0:	4613      	mov	r3, r2
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	4413      	add	r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4423      	add	r3, r4
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	461a      	mov	r2, r3
 80032be:	f000 f8c1 	bl	8003444 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	88fa      	ldrh	r2, [r7, #6]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	b298      	uxth	r0, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	88ba      	ldrh	r2, [r7, #4]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	b299      	uxth	r1, r3
 80032d6:	4b59      	ldr	r3, [pc, #356]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	4c59      	ldr	r4, [pc, #356]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	4423      	add	r3, r4
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	f000 f8ab 	bl	8003444 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	88fb      	ldrh	r3, [r7, #6]
 80032f4:	4413      	add	r3, r2
 80032f6:	b298      	uxth	r0, r3
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	88ba      	ldrh	r2, [r7, #4]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	b299      	uxth	r1, r3
 8003302:	4b4e      	ldr	r3, [pc, #312]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	4c4e      	ldr	r4, [pc, #312]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 8003308:	4613      	mov	r3, r2
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	4413      	add	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4423      	add	r3, r4
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	f000 f895 	bl	8003444 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	b29b      	uxth	r3, r3
 800331e:	88fa      	ldrh	r2, [r7, #6]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	b298      	uxth	r0, r3
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	b29b      	uxth	r3, r3
 8003328:	88ba      	ldrh	r2, [r7, #4]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	b299      	uxth	r1, r3
 800332e:	4b43      	ldr	r3, [pc, #268]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	4c43      	ldr	r4, [pc, #268]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 8003334:	4613      	mov	r3, r2
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	4413      	add	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4423      	add	r3, r4
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	461a      	mov	r2, r3
 8003342:	f000 f87f 	bl	8003444 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	b29a      	uxth	r2, r3
 800334a:	88fb      	ldrh	r3, [r7, #6]
 800334c:	4413      	add	r3, r2
 800334e:	b298      	uxth	r0, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	b29a      	uxth	r2, r3
 8003354:	88bb      	ldrh	r3, [r7, #4]
 8003356:	4413      	add	r3, r2
 8003358:	b299      	uxth	r1, r3
 800335a:	4b38      	ldr	r3, [pc, #224]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4c38      	ldr	r4, [pc, #224]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 8003360:	4613      	mov	r3, r2
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	4413      	add	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4423      	add	r3, r4
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	461a      	mov	r2, r3
 800336e:	f000 f869 	bl	8003444 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	b29b      	uxth	r3, r3
 8003376:	88fa      	ldrh	r2, [r7, #6]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	b298      	uxth	r0, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	b29a      	uxth	r2, r3
 8003380:	88bb      	ldrh	r3, [r7, #4]
 8003382:	4413      	add	r3, r2
 8003384:	b299      	uxth	r1, r3
 8003386:	4b2d      	ldr	r3, [pc, #180]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	4c2d      	ldr	r4, [pc, #180]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 800338c:	4613      	mov	r3, r2
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	4413      	add	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	4423      	add	r3, r4
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	461a      	mov	r2, r3
 800339a:	f000 f853 	bl	8003444 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	88fb      	ldrh	r3, [r7, #6]
 80033a4:	4413      	add	r3, r2
 80033a6:	b298      	uxth	r0, r3
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	88bb      	ldrh	r3, [r7, #4]
 80033ae:	4413      	add	r3, r2
 80033b0:	b299      	uxth	r1, r3
 80033b2:	4b22      	ldr	r3, [pc, #136]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	4c22      	ldr	r4, [pc, #136]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 80033b8:	4613      	mov	r3, r2
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	4413      	add	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4423      	add	r3, r4
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	461a      	mov	r2, r3
 80033c6:	f000 f83d 	bl	8003444 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	88fa      	ldrh	r2, [r7, #6]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	b298      	uxth	r0, r3
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	88bb      	ldrh	r3, [r7, #4]
 80033da:	4413      	add	r3, r2
 80033dc:	b299      	uxth	r1, r3
 80033de:	4b17      	ldr	r3, [pc, #92]	; (800343c <BSP_LCD_DrawCircle+0x1cc>)
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	4c17      	ldr	r4, [pc, #92]	; (8003440 <BSP_LCD_DrawCircle+0x1d0>)
 80033e4:	4613      	mov	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	4413      	add	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	4423      	add	r3, r4
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	f000 f827 	bl	8003444 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	da06      	bge.n	800340a <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	009a      	lsls	r2, r3, #2
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	4413      	add	r3, r2
 8003404:	3306      	adds	r3, #6
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	e00a      	b.n	8003420 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	009a      	lsls	r2, r3, #2
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	4413      	add	r3, r2
 8003416:	330a      	adds	r3, #10
 8003418:	617b      	str	r3, [r7, #20]
      current_y--;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	3b01      	subs	r3, #1
 800341e:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	3301      	adds	r3, #1
 8003424:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	429a      	cmp	r2, r3
 800342c:	f67f af33 	bls.w	8003296 <BSP_LCD_DrawCircle+0x26>
  } 
}
 8003430:	bf00      	nop
 8003432:	bf00      	nop
 8003434:	371c      	adds	r7, #28
 8003436:	46bd      	mov	sp, r7
 8003438:	bd90      	pop	{r4, r7, pc}
 800343a:	bf00      	nop
 800343c:	20000924 	.word	0x20000924
 8003440:	20000928 	.word	0x20000928

08003444 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003444:	b5b0      	push	{r4, r5, r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	603a      	str	r2, [r7, #0]
 800344e:	80fb      	strh	r3, [r7, #6]
 8003450:	460b      	mov	r3, r1
 8003452:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003454:	4b1d      	ldr	r3, [pc, #116]	; (80034cc <BSP_LCD_DrawPixel+0x88>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a1d      	ldr	r2, [pc, #116]	; (80034d0 <BSP_LCD_DrawPixel+0x8c>)
 800345a:	2134      	movs	r1, #52	; 0x34
 800345c:	fb01 f303 	mul.w	r3, r1, r3
 8003460:	4413      	add	r3, r2
 8003462:	3348      	adds	r3, #72	; 0x48
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d116      	bne.n	8003498 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 800346a:	4b18      	ldr	r3, [pc, #96]	; (80034cc <BSP_LCD_DrawPixel+0x88>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a18      	ldr	r2, [pc, #96]	; (80034d0 <BSP_LCD_DrawPixel+0x8c>)
 8003470:	2134      	movs	r1, #52	; 0x34
 8003472:	fb01 f303 	mul.w	r3, r1, r3
 8003476:	4413      	add	r3, r2
 8003478:	335c      	adds	r3, #92	; 0x5c
 800347a:	681c      	ldr	r4, [r3, #0]
 800347c:	88bd      	ldrh	r5, [r7, #4]
 800347e:	f7ff fc53 	bl	8002d28 <BSP_LCD_GetXSize>
 8003482:	4603      	mov	r3, r0
 8003484:	fb03 f205 	mul.w	r2, r3, r5
 8003488:	88fb      	ldrh	r3, [r7, #6]
 800348a:	4413      	add	r3, r2
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4423      	add	r3, r4
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	b292      	uxth	r2, r2
 8003494:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8003496:	e015      	b.n	80034c4 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003498:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <BSP_LCD_DrawPixel+0x88>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a0c      	ldr	r2, [pc, #48]	; (80034d0 <BSP_LCD_DrawPixel+0x8c>)
 800349e:	2134      	movs	r1, #52	; 0x34
 80034a0:	fb01 f303 	mul.w	r3, r1, r3
 80034a4:	4413      	add	r3, r2
 80034a6:	335c      	adds	r3, #92	; 0x5c
 80034a8:	681c      	ldr	r4, [r3, #0]
 80034aa:	88bd      	ldrh	r5, [r7, #4]
 80034ac:	f7ff fc3c 	bl	8002d28 <BSP_LCD_GetXSize>
 80034b0:	4603      	mov	r3, r0
 80034b2:	fb03 f205 	mul.w	r2, r3, r5
 80034b6:	88fb      	ldrh	r3, [r7, #6]
 80034b8:	4413      	add	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4423      	add	r3, r4
 80034be:	461a      	mov	r2, r3
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	6013      	str	r3, [r2, #0]
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bdb0      	pop	{r4, r5, r7, pc}
 80034cc:	20000924 	.word	0x20000924
 80034d0:	20008b0c 	.word	0x20008b0c

080034d4 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 80034d4:	b590      	push	{r4, r7, lr}
 80034d6:	b08b      	sub	sp, #44	; 0x2c
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 80034e0:	2300      	movs	r3, #0
 80034e2:	627b      	str	r3, [r7, #36]	; 0x24
 80034e4:	2300      	movs	r3, #0
 80034e6:	61bb      	str	r3, [r7, #24]
 80034e8:	2300      	movs	r3, #0
 80034ea:	617b      	str	r3, [r7, #20]
 80034ec:	2300      	movs	r3, #0
 80034ee:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 80034f0:	2300      	movs	r3, #0
 80034f2:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	330a      	adds	r3, #10
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	461a      	mov	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	330b      	adds	r3, #11
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	021b      	lsls	r3, r3, #8
 8003504:	441a      	add	r2, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	330c      	adds	r3, #12
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	041b      	lsls	r3, r3, #16
 800350e:	441a      	add	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	330d      	adds	r3, #13
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	061b      	lsls	r3, r3, #24
 8003518:	4413      	add	r3, r2
 800351a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3312      	adds	r3, #18
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	461a      	mov	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3313      	adds	r3, #19
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	021b      	lsls	r3, r3, #8
 800352c:	441a      	add	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3314      	adds	r3, #20
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	041b      	lsls	r3, r3, #16
 8003536:	441a      	add	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	3315      	adds	r3, #21
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	061b      	lsls	r3, r3, #24
 8003540:	4413      	add	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3316      	adds	r3, #22
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	461a      	mov	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3317      	adds	r3, #23
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	021b      	lsls	r3, r3, #8
 8003554:	441a      	add	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3318      	adds	r3, #24
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	041b      	lsls	r3, r3, #16
 800355e:	441a      	add	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3319      	adds	r3, #25
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	061b      	lsls	r3, r3, #24
 8003568:	4413      	add	r3, r2
 800356a:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	331c      	adds	r3, #28
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	461a      	mov	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	331d      	adds	r3, #29
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	021b      	lsls	r3, r3, #8
 800357c:	4413      	add	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8003580:	4b2b      	ldr	r3, [pc, #172]	; (8003630 <BSP_LCD_DrawBitmap+0x15c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a2b      	ldr	r2, [pc, #172]	; (8003634 <BSP_LCD_DrawBitmap+0x160>)
 8003586:	2134      	movs	r1, #52	; 0x34
 8003588:	fb01 f303 	mul.w	r3, r1, r3
 800358c:	4413      	add	r3, r2
 800358e:	335c      	adds	r3, #92	; 0x5c
 8003590:	681c      	ldr	r4, [r3, #0]
 8003592:	f7ff fbc9 	bl	8002d28 <BSP_LCD_GetXSize>
 8003596:	4602      	mov	r2, r0
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	fb03 f202 	mul.w	r2, r3, r2
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	4413      	add	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4423      	add	r3, r4
 80035a6:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	3b20      	subs	r3, #32
 80035ac:	2b07      	cmp	r3, #7
 80035ae:	d802      	bhi.n	80035b6 <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 80035b0:	2300      	movs	r3, #0
 80035b2:	61fb      	str	r3, [r7, #28]
 80035b4:	e008      	b.n	80035c8 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	3b10      	subs	r3, #16
 80035ba:	2b07      	cmp	r3, #7
 80035bc:	d802      	bhi.n	80035c4 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 80035be:	2302      	movs	r3, #2
 80035c0:	61fb      	str	r3, [r7, #28]
 80035c2:	e001      	b.n	80035c8 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 80035c4:	2301      	movs	r3, #1
 80035c6:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	3b01      	subs	r3, #1
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	fb02 f303 	mul.w	r3, r2, r3
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	08d2      	lsrs	r2, r2, #3
 80035d6:	fb02 f203 	mul.w	r2, r2, r3
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	4413      	add	r3, r2
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	4413      	add	r3, r2
 80035e2:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 80035e4:	2300      	movs	r3, #0
 80035e6:	627b      	str	r3, [r7, #36]	; 0x24
 80035e8:	e018      	b.n	800361c <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 80035ea:	6a39      	ldr	r1, [r7, #32]
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 fb53 	bl	8003c9c <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 80035f6:	f7ff fb97 	bl	8002d28 <BSP_LCD_GetXSize>
 80035fa:	4603      	mov	r3, r0
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	6a3a      	ldr	r2, [r7, #32]
 8003600:	4413      	add	r3, r2
 8003602:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	08db      	lsrs	r3, r3, #3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	fb02 f303 	mul.w	r3, r2, r3
 800360e:	425b      	negs	r3, r3
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	4413      	add	r3, r2
 8003614:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8003616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003618:	3301      	adds	r3, #1
 800361a:	627b      	str	r3, [r7, #36]	; 0x24
 800361c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	429a      	cmp	r2, r3
 8003622:	d3e2      	bcc.n	80035ea <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8003624:	bf00      	nop
 8003626:	bf00      	nop
 8003628:	372c      	adds	r7, #44	; 0x2c
 800362a:	46bd      	mov	sp, r7
 800362c:	bd90      	pop	{r4, r7, pc}
 800362e:	bf00      	nop
 8003630:	20000924 	.word	0x20000924
 8003634:	20008b0c 	.word	0x20008b0c

08003638 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800363c:	b086      	sub	sp, #24
 800363e:	af02      	add	r7, sp, #8
 8003640:	4604      	mov	r4, r0
 8003642:	4608      	mov	r0, r1
 8003644:	4611      	mov	r1, r2
 8003646:	461a      	mov	r2, r3
 8003648:	4623      	mov	r3, r4
 800364a:	80fb      	strh	r3, [r7, #6]
 800364c:	4603      	mov	r3, r0
 800364e:	80bb      	strh	r3, [r7, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	807b      	strh	r3, [r7, #2]
 8003654:	4613      	mov	r3, r2
 8003656:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8003658:	2300      	movs	r3, #0
 800365a:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800365c:	4b30      	ldr	r3, [pc, #192]	; (8003720 <BSP_LCD_FillRect+0xe8>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	4930      	ldr	r1, [pc, #192]	; (8003724 <BSP_LCD_FillRect+0xec>)
 8003662:	4613      	mov	r3, r2
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	4413      	add	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	440b      	add	r3, r1
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff fbf2 	bl	8002e58 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003674:	4b2a      	ldr	r3, [pc, #168]	; (8003720 <BSP_LCD_FillRect+0xe8>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a2b      	ldr	r2, [pc, #172]	; (8003728 <BSP_LCD_FillRect+0xf0>)
 800367a:	2134      	movs	r1, #52	; 0x34
 800367c:	fb01 f303 	mul.w	r3, r1, r3
 8003680:	4413      	add	r3, r2
 8003682:	3348      	adds	r3, #72	; 0x48
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2b02      	cmp	r3, #2
 8003688:	d114      	bne.n	80036b4 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800368a:	4b25      	ldr	r3, [pc, #148]	; (8003720 <BSP_LCD_FillRect+0xe8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a26      	ldr	r2, [pc, #152]	; (8003728 <BSP_LCD_FillRect+0xf0>)
 8003690:	2134      	movs	r1, #52	; 0x34
 8003692:	fb01 f303 	mul.w	r3, r1, r3
 8003696:	4413      	add	r3, r2
 8003698:	335c      	adds	r3, #92	; 0x5c
 800369a:	681c      	ldr	r4, [r3, #0]
 800369c:	f7ff fb44 	bl	8002d28 <BSP_LCD_GetXSize>
 80036a0:	4602      	mov	r2, r0
 80036a2:	88bb      	ldrh	r3, [r7, #4]
 80036a4:	fb03 f202 	mul.w	r2, r3, r2
 80036a8:	88fb      	ldrh	r3, [r7, #6]
 80036aa:	4413      	add	r3, r2
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	4423      	add	r3, r4
 80036b0:	60fb      	str	r3, [r7, #12]
 80036b2:	e013      	b.n	80036dc <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80036b4:	4b1a      	ldr	r3, [pc, #104]	; (8003720 <BSP_LCD_FillRect+0xe8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a1b      	ldr	r2, [pc, #108]	; (8003728 <BSP_LCD_FillRect+0xf0>)
 80036ba:	2134      	movs	r1, #52	; 0x34
 80036bc:	fb01 f303 	mul.w	r3, r1, r3
 80036c0:	4413      	add	r3, r2
 80036c2:	335c      	adds	r3, #92	; 0x5c
 80036c4:	681c      	ldr	r4, [r3, #0]
 80036c6:	f7ff fb2f 	bl	8002d28 <BSP_LCD_GetXSize>
 80036ca:	4602      	mov	r2, r0
 80036cc:	88bb      	ldrh	r3, [r7, #4]
 80036ce:	fb03 f202 	mul.w	r2, r3, r2
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	4413      	add	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4423      	add	r3, r4
 80036da:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80036dc:	4b10      	ldr	r3, [pc, #64]	; (8003720 <BSP_LCD_FillRect+0xe8>)
 80036de:	681c      	ldr	r4, [r3, #0]
 80036e0:	68fd      	ldr	r5, [r7, #12]
 80036e2:	887e      	ldrh	r6, [r7, #2]
 80036e4:	f8b7 8000 	ldrh.w	r8, [r7]
 80036e8:	f7ff fb1e 	bl	8002d28 <BSP_LCD_GetXSize>
 80036ec:	4602      	mov	r2, r0
 80036ee:	887b      	ldrh	r3, [r7, #2]
 80036f0:	1ad1      	subs	r1, r2, r3
 80036f2:	4b0b      	ldr	r3, [pc, #44]	; (8003720 <BSP_LCD_FillRect+0xe8>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	480b      	ldr	r0, [pc, #44]	; (8003724 <BSP_LCD_FillRect+0xec>)
 80036f8:	4613      	mov	r3, r2
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	4413      	add	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4403      	add	r3, r0
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	9301      	str	r3, [sp, #4]
 8003706:	9100      	str	r1, [sp, #0]
 8003708:	4643      	mov	r3, r8
 800370a:	4632      	mov	r2, r6
 800370c:	4629      	mov	r1, r5
 800370e:	4620      	mov	r0, r4
 8003710:	f000 fa78 	bl	8003c04 <LL_FillBuffer>
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800371e:	bf00      	nop
 8003720:	20000924 	.word	0x20000924
 8003724:	20000928 	.word	0x20000928
 8003728:	20008b0c 	.word	0x20008b0c

0800372c <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	4603      	mov	r3, r0
 8003734:	80fb      	strh	r3, [r7, #6]
 8003736:	460b      	mov	r3, r1
 8003738:	80bb      	strh	r3, [r7, #4]
 800373a:	4613      	mov	r3, r2
 800373c:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800373e:	887b      	ldrh	r3, [r7, #2]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	f1c3 0303 	rsb	r3, r3, #3
 8003746:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 800374c:	887b      	ldrh	r3, [r7, #2]
 800374e:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003750:	4b44      	ldr	r3, [pc, #272]	; (8003864 <BSP_LCD_FillCircle+0x138>)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	4944      	ldr	r1, [pc, #272]	; (8003868 <BSP_LCD_FillCircle+0x13c>)
 8003756:	4613      	mov	r3, r2
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff fb78 	bl	8002e58 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8003768:	e061      	b.n	800382e <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d021      	beq.n	80037b4 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	b29b      	uxth	r3, r3
 8003774:	88fa      	ldrh	r2, [r7, #6]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	b298      	uxth	r0, r3
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	b29a      	uxth	r2, r3
 800377e:	88bb      	ldrh	r3, [r7, #4]
 8003780:	4413      	add	r3, r2
 8003782:	b299      	uxth	r1, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	b29b      	uxth	r3, r3
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	b29b      	uxth	r3, r3
 800378c:	461a      	mov	r2, r3
 800378e:	f7ff fd11 	bl	80031b4 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	b29b      	uxth	r3, r3
 8003796:	88fa      	ldrh	r2, [r7, #6]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	b298      	uxth	r0, r3
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	b29b      	uxth	r3, r3
 80037a0:	88ba      	ldrh	r2, [r7, #4]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	b299      	uxth	r1, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	f7ff fd00 	bl	80031b4 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d021      	beq.n	80037fe <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	b29b      	uxth	r3, r3
 80037be:	88fa      	ldrh	r2, [r7, #6]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	b298      	uxth	r0, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	88ba      	ldrh	r2, [r7, #4]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	b299      	uxth	r1, r3
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	461a      	mov	r2, r3
 80037d8:	f7ff fcec 	bl	80031b4 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	88fa      	ldrh	r2, [r7, #6]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	b298      	uxth	r0, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	88bb      	ldrh	r3, [r7, #4]
 80037ec:	4413      	add	r3, r2
 80037ee:	b299      	uxth	r1, r3
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	461a      	mov	r2, r3
 80037fa:	f7ff fcdb 	bl	80031b4 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	2b00      	cmp	r3, #0
 8003802:	da06      	bge.n	8003812 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	009a      	lsls	r2, r3, #2
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	4413      	add	r3, r2
 800380c:	3306      	adds	r3, #6
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	e00a      	b.n	8003828 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	009a      	lsls	r2, r3, #2
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	4413      	add	r3, r2
 800381e:	330a      	adds	r3, #10
 8003820:	617b      	str	r3, [r7, #20]
      current_y--;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	3b01      	subs	r3, #1
 8003826:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	3301      	adds	r3, #1
 800382c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	429a      	cmp	r2, r3
 8003834:	d999      	bls.n	800376a <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003836:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <BSP_LCD_FillCircle+0x138>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	490b      	ldr	r1, [pc, #44]	; (8003868 <BSP_LCD_FillCircle+0x13c>)
 800383c:	4613      	mov	r3, r2
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff fb05 	bl	8002e58 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800384e:	887a      	ldrh	r2, [r7, #2]
 8003850:	88b9      	ldrh	r1, [r7, #4]
 8003852:	88fb      	ldrh	r3, [r7, #6]
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff fd0b 	bl	8003270 <BSP_LCD_DrawCircle>
}
 800385a:	bf00      	nop
 800385c:	3718      	adds	r7, #24
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	20000924 	.word	0x20000924
 8003868:	20000928 	.word	0x20000928

0800386c <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8003870:	4b0a      	ldr	r3, [pc, #40]	; (800389c <BSP_LCD_DisplayOn+0x30>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	699a      	ldr	r2, [r3, #24]
 8003876:	4b09      	ldr	r3, [pc, #36]	; (800389c <BSP_LCD_DisplayOn+0x30>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f042 0201 	orr.w	r2, r2, #1
 800387e:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8003880:	2201      	movs	r2, #1
 8003882:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003886:	4806      	ldr	r0, [pc, #24]	; (80038a0 <BSP_LCD_DisplayOn+0x34>)
 8003888:	f003 fb74 	bl	8006f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 800388c:	2201      	movs	r2, #1
 800388e:	2108      	movs	r1, #8
 8003890:	4804      	ldr	r0, [pc, #16]	; (80038a4 <BSP_LCD_DisplayOn+0x38>)
 8003892:	f003 fb6f 	bl	8006f74 <HAL_GPIO_WritePin>
}
 8003896:	bf00      	nop
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	20008b0c 	.word	0x20008b0c
 80038a0:	40022000 	.word	0x40022000
 80038a4:	40022800 	.word	0x40022800

080038a8 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b090      	sub	sp, #64	; 0x40
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80038b2:	4b64      	ldr	r3, [pc, #400]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b6:	4a63      	ldr	r2, [pc, #396]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80038bc:	6453      	str	r3, [r2, #68]	; 0x44
 80038be:	4b61      	ldr	r3, [pc, #388]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80038c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80038c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80038ca:	4b5e      	ldr	r3, [pc, #376]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ce:	4a5d      	ldr	r2, [pc, #372]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038d0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038d4:	6313      	str	r3, [r2, #48]	; 0x30
 80038d6:	4b5b      	ldr	r3, [pc, #364]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80038de:	627b      	str	r3, [r7, #36]	; 0x24
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80038e2:	4b58      	ldr	r3, [pc, #352]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e6:	4a57      	ldr	r2, [pc, #348]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038e8:	f043 0310 	orr.w	r3, r3, #16
 80038ec:	6313      	str	r3, [r2, #48]	; 0x30
 80038ee:	4b55      	ldr	r3, [pc, #340]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	f003 0310 	and.w	r3, r3, #16
 80038f6:	623b      	str	r3, [r7, #32]
 80038f8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80038fa:	4b52      	ldr	r3, [pc, #328]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a51      	ldr	r2, [pc, #324]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b4f      	ldr	r3, [pc, #316]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003912:	4b4c      	ldr	r3, [pc, #304]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003916:	4a4b      	ldr	r2, [pc, #300]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800391c:	6313      	str	r3, [r2, #48]	; 0x30
 800391e:	4b49      	ldr	r3, [pc, #292]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003926:	61bb      	str	r3, [r7, #24]
 8003928:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800392a:	4b46      	ldr	r3, [pc, #280]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392e:	4a45      	ldr	r2, [pc, #276]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003930:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003934:	6313      	str	r3, [r2, #48]	; 0x30
 8003936:	4b43      	ldr	r3, [pc, #268]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003942:	4b40      	ldr	r3, [pc, #256]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	4a3f      	ldr	r2, [pc, #252]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003948:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800394c:	6313      	str	r3, [r2, #48]	; 0x30
 800394e:	4b3d      	ldr	r3, [pc, #244]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003956:	613b      	str	r3, [r7, #16]
 8003958:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 800395a:	4b3a      	ldr	r3, [pc, #232]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 800395c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395e:	4a39      	ldr	r2, [pc, #228]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003964:	6313      	str	r3, [r2, #48]	; 0x30
 8003966:	4b37      	ldr	r3, [pc, #220]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8003972:	4b34      	ldr	r3, [pc, #208]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003976:	4a33      	ldr	r2, [pc, #204]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003978:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800397c:	6313      	str	r3, [r2, #48]	; 0x30
 800397e:	4b31      	ldr	r3, [pc, #196]	; (8003a44 <BSP_LCD_MspInit+0x19c>)
 8003980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003986:	60bb      	str	r3, [r7, #8]
 8003988:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 800398a:	2310      	movs	r3, #16
 800398c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800398e:	2302      	movs	r3, #2
 8003990:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003992:	2300      	movs	r3, #0
 8003994:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003996:	2302      	movs	r3, #2
 8003998:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 800399a:	230e      	movs	r3, #14
 800399c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800399e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039a2:	4619      	mov	r1, r3
 80039a4:	4828      	ldr	r0, [pc, #160]	; (8003a48 <BSP_LCD_MspInit+0x1a0>)
 80039a6:	f003 f815 	bl	80069d4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80039aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80039b0:	2302      	movs	r3, #2
 80039b2:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80039b4:	2309      	movs	r3, #9
 80039b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80039b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039bc:	4619      	mov	r1, r3
 80039be:	4823      	ldr	r0, [pc, #140]	; (8003a4c <BSP_LCD_MspInit+0x1a4>)
 80039c0:	f003 f808 	bl	80069d4 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80039c4:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80039c8:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80039ca:	2302      	movs	r3, #2
 80039cc:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80039ce:	230e      	movs	r3, #14
 80039d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80039d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039d6:	4619      	mov	r1, r3
 80039d8:	481d      	ldr	r0, [pc, #116]	; (8003a50 <BSP_LCD_MspInit+0x1a8>)
 80039da:	f002 fffb 	bl	80069d4 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80039de:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80039e2:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80039e4:	2302      	movs	r3, #2
 80039e6:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80039e8:	230e      	movs	r3, #14
 80039ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80039ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039f0:	4619      	mov	r1, r3
 80039f2:	4818      	ldr	r0, [pc, #96]	; (8003a54 <BSP_LCD_MspInit+0x1ac>)
 80039f4:	f002 ffee 	bl	80069d4 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80039f8:	23f7      	movs	r3, #247	; 0xf7
 80039fa:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80039fc:	2302      	movs	r3, #2
 80039fe:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003a00:	230e      	movs	r3, #14
 8003a02:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8003a04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4813      	ldr	r0, [pc, #76]	; (8003a58 <BSP_LCD_MspInit+0x1b0>)
 8003a0c:	f002 ffe2 	bl	80069d4 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8003a10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a14:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003a16:	2301      	movs	r3, #1
 8003a18:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8003a1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a1e:	4619      	mov	r1, r3
 8003a20:	480b      	ldr	r0, [pc, #44]	; (8003a50 <BSP_LCD_MspInit+0x1a8>)
 8003a22:	f002 ffd7 	bl	80069d4 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8003a26:	2308      	movs	r3, #8
 8003a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8003a2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a32:	4619      	mov	r1, r3
 8003a34:	4808      	ldr	r0, [pc, #32]	; (8003a58 <BSP_LCD_MspInit+0x1b0>)
 8003a36:	f002 ffcd 	bl	80069d4 <HAL_GPIO_Init>
}
 8003a3a:	bf00      	nop
 8003a3c:	3740      	adds	r7, #64	; 0x40
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	40021800 	.word	0x40021800
 8003a50:	40022000 	.word	0x40022000
 8003a54:	40022400 	.word	0x40022400
 8003a58:	40022800 	.word	0x40022800

08003a5c <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003a66:	4b0a      	ldr	r3, [pc, #40]	; (8003a90 <BSP_LCD_ClockConfig+0x34>)
 8003a68:	2208      	movs	r2, #8
 8003a6a:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8003a6c:	4b08      	ldr	r3, [pc, #32]	; (8003a90 <BSP_LCD_ClockConfig+0x34>)
 8003a6e:	22c0      	movs	r2, #192	; 0xc0
 8003a70:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8003a72:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <BSP_LCD_ClockConfig+0x34>)
 8003a74:	2205      	movs	r2, #5
 8003a76:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003a78:	4b05      	ldr	r3, [pc, #20]	; (8003a90 <BSP_LCD_ClockConfig+0x34>)
 8003a7a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003a7e:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8003a80:	4803      	ldr	r0, [pc, #12]	; (8003a90 <BSP_LCD_ClockConfig+0x34>)
 8003a82:	f005 f969 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
}
 8003a86:	bf00      	nop
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	20000940 	.word	0x20000940

08003a94 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	603a      	str	r2, [r7, #0]
 8003a9e:	80fb      	strh	r3, [r7, #6]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61fb      	str	r3, [r7, #28]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8003aac:	4b53      	ldr	r3, [pc, #332]	; (8003bfc <DrawChar+0x168>)
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	4953      	ldr	r1, [pc, #332]	; (8003c00 <DrawChar+0x16c>)
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	005b      	lsls	r3, r3, #1
 8003ab6:	4413      	add	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	3308      	adds	r3, #8
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	88db      	ldrh	r3, [r3, #6]
 8003ac2:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003ac4:	4b4d      	ldr	r3, [pc, #308]	; (8003bfc <DrawChar+0x168>)
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	494d      	ldr	r1, [pc, #308]	; (8003c00 <DrawChar+0x16c>)
 8003aca:	4613      	mov	r3, r2
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	4413      	add	r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	440b      	add	r3, r1
 8003ad4:	3308      	adds	r3, #8
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	889b      	ldrh	r3, [r3, #4]
 8003ada:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8003adc:	8a3b      	ldrh	r3, [r7, #16]
 8003ade:	3307      	adds	r3, #7
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	da00      	bge.n	8003ae6 <DrawChar+0x52>
 8003ae4:	3307      	adds	r3, #7
 8003ae6:	10db      	asrs	r3, r3, #3
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	b2da      	uxtb	r2, r3
 8003aee:	8a3b      	ldrh	r3, [r7, #16]
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8003af6:	2300      	movs	r3, #0
 8003af8:	61fb      	str	r3, [r7, #28]
 8003afa:	e076      	b.n	8003bea <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003afc:	8a3b      	ldrh	r3, [r7, #16]
 8003afe:	3307      	adds	r3, #7
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	da00      	bge.n	8003b06 <DrawChar+0x72>
 8003b04:	3307      	adds	r3, #7
 8003b06:	10db      	asrs	r3, r3, #3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	fb03 f302 	mul.w	r3, r3, r2
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	4413      	add	r3, r2
 8003b14:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8003b16:	8a3b      	ldrh	r3, [r7, #16]
 8003b18:	3307      	adds	r3, #7
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	da00      	bge.n	8003b20 <DrawChar+0x8c>
 8003b1e:	3307      	adds	r3, #7
 8003b20:	10db      	asrs	r3, r3, #3
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d002      	beq.n	8003b2c <DrawChar+0x98>
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d004      	beq.n	8003b34 <DrawChar+0xa0>
 8003b2a:	e00c      	b.n	8003b46 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	617b      	str	r3, [r7, #20]
      break;
 8003b32:	e016      	b.n	8003b62 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	021b      	lsls	r3, r3, #8
 8003b3a:	68ba      	ldr	r2, [r7, #8]
 8003b3c:	3201      	adds	r2, #1
 8003b3e:	7812      	ldrb	r2, [r2, #0]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]
      break;
 8003b44:	e00d      	b.n	8003b62 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	041a      	lsls	r2, r3, #16
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	021b      	lsls	r3, r3, #8
 8003b54:	4313      	orrs	r3, r2
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	3202      	adds	r2, #2
 8003b5a:	7812      	ldrb	r2, [r2, #0]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	617b      	str	r3, [r7, #20]
      break;
 8003b60:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8003b62:	2300      	movs	r3, #0
 8003b64:	61bb      	str	r3, [r7, #24]
 8003b66:	e036      	b.n	8003bd6 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003b68:	8a3a      	ldrh	r2, [r7, #16]
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	1ad2      	subs	r2, r2, r3
 8003b6e:	7bfb      	ldrb	r3, [r7, #15]
 8003b70:	4413      	add	r3, r2
 8003b72:	3b01      	subs	r3, #1
 8003b74:	2201      	movs	r2, #1
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d012      	beq.n	8003baa <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	88fb      	ldrh	r3, [r7, #6]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	b298      	uxth	r0, r3
 8003b8e:	4b1b      	ldr	r3, [pc, #108]	; (8003bfc <DrawChar+0x168>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	491b      	ldr	r1, [pc, #108]	; (8003c00 <DrawChar+0x16c>)
 8003b94:	4613      	mov	r3, r2
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	4413      	add	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	88bb      	ldrh	r3, [r7, #4]
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	f7ff fc4e 	bl	8003444 <BSP_LCD_DrawPixel>
 8003ba8:	e012      	b.n	8003bd0 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	88fb      	ldrh	r3, [r7, #6]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	b298      	uxth	r0, r3
 8003bb4:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <DrawChar+0x168>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	4911      	ldr	r1, [pc, #68]	; (8003c00 <DrawChar+0x16c>)
 8003bba:	4613      	mov	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4413      	add	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	3304      	adds	r3, #4
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	88bb      	ldrh	r3, [r7, #4]
 8003bca:	4619      	mov	r1, r3
 8003bcc:	f7ff fc3a 	bl	8003444 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	61bb      	str	r3, [r7, #24]
 8003bd6:	8a3b      	ldrh	r3, [r7, #16]
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d3c4      	bcc.n	8003b68 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8003bde:	88bb      	ldrh	r3, [r7, #4]
 8003be0:	3301      	adds	r3, #1
 8003be2:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	3301      	adds	r3, #1
 8003be8:	61fb      	str	r3, [r7, #28]
 8003bea:	8a7b      	ldrh	r3, [r7, #18]
 8003bec:	69fa      	ldr	r2, [r7, #28]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d384      	bcc.n	8003afc <DrawChar+0x68>
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	bf00      	nop
 8003bf6:	3720      	adds	r7, #32
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	20000924 	.word	0x20000924
 8003c00:	20000928 	.word	0x20000928

08003c04 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8003c12:	4b1e      	ldr	r3, [pc, #120]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c14:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003c18:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003c1a:	4b1d      	ldr	r3, [pc, #116]	; (8003c90 <LL_FillBuffer+0x8c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a1d      	ldr	r2, [pc, #116]	; (8003c94 <LL_FillBuffer+0x90>)
 8003c20:	2134      	movs	r1, #52	; 0x34
 8003c22:	fb01 f303 	mul.w	r3, r1, r3
 8003c26:	4413      	add	r3, r2
 8003c28:	3348      	adds	r3, #72	; 0x48
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d103      	bne.n	8003c38 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003c30:	4b16      	ldr	r3, [pc, #88]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c32:	2202      	movs	r2, #2
 8003c34:	609a      	str	r2, [r3, #8]
 8003c36:	e002      	b.n	8003c3e <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003c38:	4b14      	ldr	r3, [pc, #80]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8003c3e:	4a13      	ldr	r2, [pc, #76]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003c44:	4b11      	ldr	r3, [pc, #68]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c46:	4a14      	ldr	r2, [pc, #80]	; (8003c98 <LL_FillBuffer+0x94>)
 8003c48:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003c4a:	4810      	ldr	r0, [pc, #64]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c4c:	f002 fb26 	bl	800629c <HAL_DMA2D_Init>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d115      	bne.n	8003c82 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8003c56:	68f9      	ldr	r1, [r7, #12]
 8003c58:	480c      	ldr	r0, [pc, #48]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c5a:	f002 fd8d 	bl	8006778 <HAL_DMA2D_ConfigLayer>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10e      	bne.n	8003c82 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69f9      	ldr	r1, [r7, #28]
 8003c6e:	4807      	ldr	r0, [pc, #28]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c70:	f002 fb5e 	bl	8006330 <HAL_DMA2D_Start>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d103      	bne.n	8003c82 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003c7a:	210a      	movs	r1, #10
 8003c7c:	4803      	ldr	r0, [pc, #12]	; (8003c8c <LL_FillBuffer+0x88>)
 8003c7e:	f002 fb82 	bl	8006386 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	200008e4 	.word	0x200008e4
 8003c90:	20000924 	.word	0x20000924
 8003c94:	20008b0c 	.word	0x20008b0c
 8003c98:	4002b000 	.word	0x4002b000

08003c9c <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b086      	sub	sp, #24
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
 8003ca8:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8003caa:	4b1c      	ldr	r3, [pc, #112]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003cb0:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003cb2:	4b1a      	ldr	r3, [pc, #104]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 8003cb8:	4b18      	ldr	r3, [pc, #96]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8003cbe:	4b17      	ldr	r3, [pc, #92]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	631a      	str	r2, [r3, #48]	; 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8003cc4:	4b15      	ldr	r3, [pc, #84]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cc6:	22ff      	movs	r2, #255	; 0xff
 8003cc8:	635a      	str	r2, [r3, #52]	; 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8003cca:	4a14      	ldr	r2, [pc, #80]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	62d3      	str	r3, [r2, #44]	; 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8003cd0:	4b12      	ldr	r3, [pc, #72]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	629a      	str	r2, [r3, #40]	; 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 8003cd6:	4b11      	ldr	r3, [pc, #68]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cd8:	4a11      	ldr	r2, [pc, #68]	; (8003d20 <LL_ConvertLineToARGB8888+0x84>)
 8003cda:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003cdc:	480f      	ldr	r0, [pc, #60]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cde:	f002 fadd 	bl	800629c <HAL_DMA2D_Init>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d115      	bne.n	8003d14 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8003ce8:	2101      	movs	r1, #1
 8003cea:	480c      	ldr	r0, [pc, #48]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003cec:	f002 fd44 	bl	8006778 <HAL_DMA2D_ConfigLayer>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10e      	bne.n	8003d14 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8003cf6:	68f9      	ldr	r1, [r7, #12]
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4806      	ldr	r0, [pc, #24]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003d02:	f002 fb15 	bl	8006330 <HAL_DMA2D_Start>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d103      	bne.n	8003d14 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003d0c:	210a      	movs	r1, #10
 8003d0e:	4803      	ldr	r0, [pc, #12]	; (8003d1c <LL_ConvertLineToARGB8888+0x80>)
 8003d10:	f002 fb39 	bl	8006386 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003d14:	bf00      	nop
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	200008e4 	.word	0x200008e4
 8003d20:	4002b000 	.word	0x4002b000

08003d24 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003d28:	4b29      	ldr	r3, [pc, #164]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d2a:	4a2a      	ldr	r2, [pc, #168]	; (8003dd4 <BSP_SDRAM_Init+0xb0>)
 8003d2c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8003d2e:	4b2a      	ldr	r3, [pc, #168]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003d30:	2202      	movs	r2, #2
 8003d32:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003d34:	4b28      	ldr	r3, [pc, #160]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003d36:	2207      	movs	r2, #7
 8003d38:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8003d3a:	4b27      	ldr	r3, [pc, #156]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003d40:	4b25      	ldr	r3, [pc, #148]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003d42:	2207      	movs	r2, #7
 8003d44:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8003d46:	4b24      	ldr	r3, [pc, #144]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003d48:	2202      	movs	r2, #2
 8003d4a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8003d4c:	4b22      	ldr	r3, [pc, #136]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003d4e:	2202      	movs	r2, #2
 8003d50:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8003d52:	4b21      	ldr	r3, [pc, #132]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003d54:	2202      	movs	r2, #2
 8003d56:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003d58:	4b1d      	ldr	r3, [pc, #116]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003d5e:	4b1c      	ldr	r3, [pc, #112]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003d64:	4b1a      	ldr	r3, [pc, #104]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d66:	2204      	movs	r2, #4
 8003d68:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003d6a:	4b19      	ldr	r3, [pc, #100]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d6c:	2210      	movs	r2, #16
 8003d6e:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003d70:	4b17      	ldr	r3, [pc, #92]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d72:	2240      	movs	r2, #64	; 0x40
 8003d74:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8003d76:	4b16      	ldr	r3, [pc, #88]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d7c:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003d7e:	4b14      	ldr	r3, [pc, #80]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003d84:	4b12      	ldr	r3, [pc, #72]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d8a:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003d8c:	4b10      	ldr	r3, [pc, #64]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d92:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003d94:	4b0e      	ldr	r3, [pc, #56]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	480c      	ldr	r0, [pc, #48]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003d9e:	f000 f87f 	bl	8003ea0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003da2:	490d      	ldr	r1, [pc, #52]	; (8003dd8 <BSP_SDRAM_Init+0xb4>)
 8003da4:	480a      	ldr	r0, [pc, #40]	; (8003dd0 <BSP_SDRAM_Init+0xac>)
 8003da6:	f006 f8eb 	bl	8009f80 <HAL_SDRAM_Init>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003db0:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <BSP_SDRAM_Init+0xb8>)
 8003db2:	2201      	movs	r2, #1
 8003db4:	701a      	strb	r2, [r3, #0]
 8003db6:	e002      	b.n	8003dbe <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003db8:	4b08      	ldr	r3, [pc, #32]	; (8003ddc <BSP_SDRAM_Init+0xb8>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003dbe:	f240 6003 	movw	r0, #1539	; 0x603
 8003dc2:	f000 f80d 	bl	8003de0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003dc6:	4b05      	ldr	r3, [pc, #20]	; (8003ddc <BSP_SDRAM_Init+0xb8>)
 8003dc8:	781b      	ldrb	r3, [r3, #0]
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20008bb4 	.word	0x20008bb4
 8003dd4:	a0000140 	.word	0xa0000140
 8003dd8:	200009c4 	.word	0x200009c4
 8003ddc:	2000003c 	.word	0x2000003c

08003de0 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003dec:	4b2a      	ldr	r3, [pc, #168]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dee:	2201      	movs	r2, #1
 8003df0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003df2:	4b29      	ldr	r3, [pc, #164]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003df4:	2210      	movs	r2, #16
 8003df6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003df8:	4b27      	ldr	r3, [pc, #156]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003dfe:	4b26      	ldr	r3, [pc, #152]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003e04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e08:	4923      	ldr	r1, [pc, #140]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e0a:	4824      	ldr	r0, [pc, #144]	; (8003e9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e0c:	f006 f8ec 	bl	8009fe8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003e10:	2001      	movs	r0, #1
 8003e12:	f001 faa5 	bl	8005360 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8003e16:	4b20      	ldr	r3, [pc, #128]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e18:	2202      	movs	r2, #2
 8003e1a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003e1c:	4b1e      	ldr	r3, [pc, #120]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e1e:	2210      	movs	r2, #16
 8003e20:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003e22:	4b1d      	ldr	r3, [pc, #116]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e24:	2201      	movs	r2, #1
 8003e26:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003e28:	4b1b      	ldr	r3, [pc, #108]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8003e2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e32:	4919      	ldr	r1, [pc, #100]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e34:	4819      	ldr	r0, [pc, #100]	; (8003e9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e36:	f006 f8d7 	bl	8009fe8 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003e3a:	4b17      	ldr	r3, [pc, #92]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003e40:	4b15      	ldr	r3, [pc, #84]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e42:	2210      	movs	r2, #16
 8003e44:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003e46:	4b14      	ldr	r3, [pc, #80]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e48:	2208      	movs	r2, #8
 8003e4a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003e4c:	4b12      	ldr	r3, [pc, #72]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003e52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e56:	4910      	ldr	r1, [pc, #64]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e58:	4810      	ldr	r0, [pc, #64]	; (8003e9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e5a:	f006 f8c5 	bl	8009fe8 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003e5e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003e62:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003e64:	4b0c      	ldr	r3, [pc, #48]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e66:	2204      	movs	r2, #4
 8003e68:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003e6a:	4b0b      	ldr	r3, [pc, #44]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e6c:	2210      	movs	r2, #16
 8003e6e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003e70:	4b09      	ldr	r3, [pc, #36]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e72:	2201      	movs	r2, #1
 8003e74:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	4a07      	ldr	r2, [pc, #28]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e7a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003e7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e80:	4905      	ldr	r1, [pc, #20]	; (8003e98 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e82:	4806      	ldr	r0, [pc, #24]	; (8003e9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e84:	f006 f8b0 	bl	8009fe8 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4804      	ldr	r0, [pc, #16]	; (8003e9c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e8c:	f006 f8e1 	bl	800a052 <HAL_SDRAM_ProgramRefreshRate>
}
 8003e90:	bf00      	nop
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	200009e0 	.word	0x200009e0
 8003e9c:	20008bb4 	.word	0x20008bb4

08003ea0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b090      	sub	sp, #64	; 0x40
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003eaa:	4b70      	ldr	r3, [pc, #448]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eae:	4a6f      	ldr	r2, [pc, #444]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003eb0:	f043 0301 	orr.w	r3, r3, #1
 8003eb4:	6393      	str	r3, [r2, #56]	; 0x38
 8003eb6:	4b6d      	ldr	r3, [pc, #436]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003ec2:	4b6a      	ldr	r3, [pc, #424]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec6:	4a69      	ldr	r2, [pc, #420]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003ec8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ece:	4b67      	ldr	r3, [pc, #412]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eda:	4b64      	ldr	r3, [pc, #400]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	4a63      	ldr	r2, [pc, #396]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003ee0:	f043 0304 	orr.w	r3, r3, #4
 8003ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee6:	4b61      	ldr	r3, [pc, #388]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eea:	f003 0304 	and.w	r3, r3, #4
 8003eee:	623b      	str	r3, [r7, #32]
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ef2:	4b5e      	ldr	r3, [pc, #376]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef6:	4a5d      	ldr	r2, [pc, #372]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003ef8:	f043 0308 	orr.w	r3, r3, #8
 8003efc:	6313      	str	r3, [r2, #48]	; 0x30
 8003efe:	4b5b      	ldr	r3, [pc, #364]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f02:	f003 0308 	and.w	r3, r3, #8
 8003f06:	61fb      	str	r3, [r7, #28]
 8003f08:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f0a:	4b58      	ldr	r3, [pc, #352]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0e:	4a57      	ldr	r2, [pc, #348]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f10:	f043 0310 	orr.w	r3, r3, #16
 8003f14:	6313      	str	r3, [r2, #48]	; 0x30
 8003f16:	4b55      	ldr	r3, [pc, #340]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1a:	f003 0310 	and.w	r3, r3, #16
 8003f1e:	61bb      	str	r3, [r7, #24]
 8003f20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f22:	4b52      	ldr	r3, [pc, #328]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	4a51      	ldr	r2, [pc, #324]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f28:	f043 0320 	orr.w	r3, r3, #32
 8003f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f2e:	4b4f      	ldr	r3, [pc, #316]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	f003 0320 	and.w	r3, r3, #32
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003f3a:	4b4c      	ldr	r3, [pc, #304]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	4a4b      	ldr	r2, [pc, #300]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f44:	6313      	str	r3, [r2, #48]	; 0x30
 8003f46:	4b49      	ldr	r3, [pc, #292]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f4e:	613b      	str	r3, [r7, #16]
 8003f50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f52:	4b46      	ldr	r3, [pc, #280]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f56:	4a45      	ldr	r2, [pc, #276]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f5e:	4b43      	ldr	r3, [pc, #268]	; (800406c <BSP_SDRAM_MspInit+0x1cc>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f66:	60fb      	str	r3, [r7, #12]
 8003f68:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003f72:	2302      	movs	r3, #2
 8003f74:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003f76:	230c      	movs	r3, #12
 8003f78:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003f7a:	2308      	movs	r3, #8
 8003f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003f7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f82:	4619      	mov	r1, r3
 8003f84:	483a      	ldr	r0, [pc, #232]	; (8004070 <BSP_SDRAM_MspInit+0x1d0>)
 8003f86:	f002 fd25 	bl	80069d4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003f8a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003f90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f94:	4619      	mov	r1, r3
 8003f96:	4837      	ldr	r0, [pc, #220]	; (8004074 <BSP_SDRAM_MspInit+0x1d4>)
 8003f98:	f002 fd1c 	bl	80069d4 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003f9c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003fa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	4833      	ldr	r0, [pc, #204]	; (8004078 <BSP_SDRAM_MspInit+0x1d8>)
 8003faa:	f002 fd13 	bl	80069d4 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003fae:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003fb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4830      	ldr	r0, [pc, #192]	; (800407c <BSP_SDRAM_MspInit+0x1dc>)
 8003fbc:	f002 fd0a 	bl	80069d4 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003fc0:	f248 1333 	movw	r3, #33075	; 0x8133
 8003fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003fc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fca:	4619      	mov	r1, r3
 8003fcc:	482c      	ldr	r0, [pc, #176]	; (8004080 <BSP_SDRAM_MspInit+0x1e0>)
 8003fce:	f002 fd01 	bl	80069d4 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8003fd2:	2328      	movs	r3, #40	; 0x28
 8003fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8003fd6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fda:	4619      	mov	r1, r3
 8003fdc:	4829      	ldr	r0, [pc, #164]	; (8004084 <BSP_SDRAM_MspInit+0x1e4>)
 8003fde:	f002 fcf9 	bl	80069d4 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003fe2:	4b29      	ldr	r3, [pc, #164]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003fe8:	4b27      	ldr	r3, [pc, #156]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8003fea:	2280      	movs	r2, #128	; 0x80
 8003fec:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003fee:	4b26      	ldr	r3, [pc, #152]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8003ff0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ff4:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8003ff6:	4b24      	ldr	r3, [pc, #144]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8003ff8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ffc:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003ffe:	4b22      	ldr	r3, [pc, #136]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004000:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004004:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8004006:	4b20      	ldr	r3, [pc, #128]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004008:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800400c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800400e:	4b1e      	ldr	r3, [pc, #120]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004010:	2200      	movs	r2, #0
 8004012:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8004014:	4b1c      	ldr	r3, [pc, #112]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004016:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800401a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 800401c:	4b1a      	ldr	r3, [pc, #104]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 800401e:	2200      	movs	r2, #0
 8004020:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004022:	4b19      	ldr	r3, [pc, #100]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004024:	2203      	movs	r2, #3
 8004026:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004028:	4b17      	ldr	r3, [pc, #92]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 800402a:	2200      	movs	r2, #0
 800402c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800402e:	4b16      	ldr	r3, [pc, #88]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004030:	2200      	movs	r2, #0
 8004032:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8004034:	4b14      	ldr	r3, [pc, #80]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004036:	4a15      	ldr	r2, [pc, #84]	; (800408c <BSP_SDRAM_MspInit+0x1ec>)
 8004038:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a12      	ldr	r2, [pc, #72]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 800403e:	631a      	str	r2, [r3, #48]	; 0x30
 8004040:	4a11      	ldr	r2, [pc, #68]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8004046:	4810      	ldr	r0, [pc, #64]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 8004048:	f002 f818 	bl	800607c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800404c:	480e      	ldr	r0, [pc, #56]	; (8004088 <BSP_SDRAM_MspInit+0x1e8>)
 800404e:	f001 ff67 	bl	8005f20 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8004052:	2200      	movs	r2, #0
 8004054:	210f      	movs	r1, #15
 8004056:	2038      	movs	r0, #56	; 0x38
 8004058:	f001 fe58 	bl	8005d0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800405c:	2038      	movs	r0, #56	; 0x38
 800405e:	f001 fe71 	bl	8005d44 <HAL_NVIC_EnableIRQ>
}
 8004062:	bf00      	nop
 8004064:	3740      	adds	r7, #64	; 0x40
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40023800 	.word	0x40023800
 8004070:	40020800 	.word	0x40020800
 8004074:	40020c00 	.word	0x40020c00
 8004078:	40021000 	.word	0x40021000
 800407c:	40021400 	.word	0x40021400
 8004080:	40021800 	.word	0x40021800
 8004084:	40021c00 	.word	0x40021c00
 8004088:	200009f0 	.word	0x200009f0
 800408c:	40026410 	.word	0x40026410

08004090 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	4603      	mov	r3, r0
 8004098:	460a      	mov	r2, r1
 800409a:	80fb      	strh	r3, [r7, #6]
 800409c:	4613      	mov	r3, r2
 800409e:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 80040a4:	4a14      	ldr	r2, [pc, #80]	; (80040f8 <BSP_TS_Init+0x68>)
 80040a6:	88fb      	ldrh	r3, [r7, #6]
 80040a8:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 80040aa:	4a14      	ldr	r2, [pc, #80]	; (80040fc <BSP_TS_Init+0x6c>)
 80040ac:	88bb      	ldrh	r3, [r7, #4]
 80040ae:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 80040b0:	4b13      	ldr	r3, [pc, #76]	; (8004100 <BSP_TS_Init+0x70>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2070      	movs	r0, #112	; 0x70
 80040b6:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 80040b8:	4b11      	ldr	r3, [pc, #68]	; (8004100 <BSP_TS_Init+0x70>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2070      	movs	r0, #112	; 0x70
 80040be:	4798      	blx	r3
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b51      	cmp	r3, #81	; 0x51
 80040c4:	d111      	bne.n	80040ea <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 80040c6:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <BSP_TS_Init+0x74>)
 80040c8:	4a0d      	ldr	r2, [pc, #52]	; (8004100 <BSP_TS_Init+0x70>)
 80040ca:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 80040cc:	4b0e      	ldr	r3, [pc, #56]	; (8004108 <BSP_TS_Init+0x78>)
 80040ce:	2270      	movs	r2, #112	; 0x70
 80040d0:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 80040d2:	4b0e      	ldr	r3, [pc, #56]	; (800410c <BSP_TS_Init+0x7c>)
 80040d4:	2208      	movs	r2, #8
 80040d6:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 80040d8:	4b0a      	ldr	r3, [pc, #40]	; (8004104 <BSP_TS_Init+0x74>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	4a0a      	ldr	r2, [pc, #40]	; (8004108 <BSP_TS_Init+0x78>)
 80040e0:	7812      	ldrb	r2, [r2, #0]
 80040e2:	b292      	uxth	r2, r2
 80040e4:	4610      	mov	r0, r2
 80040e6:	4798      	blx	r3
 80040e8:	e001      	b.n	80040ee <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 80040ea:	2303      	movs	r3, #3
 80040ec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	20000a54 	.word	0x20000a54
 80040fc:	20000a56 	.word	0x20000a56
 8004100:	20000000 	.word	0x20000000
 8004104:	20000a50 	.word	0x20000a50
 8004108:	20000a59 	.word	0x20000a59
 800410c:	20000a58 	.word	0x20000a58

08004110 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8004110:	b590      	push	{r4, r7, lr}
 8004112:	b097      	sub	sp, #92	; 0x5c
 8004114:	af02      	add	r7, sp, #8
 8004116:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8004118:	2300      	movs	r3, #0
 800411a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 800411e:	2300      	movs	r3, #0
 8004120:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8004122:	2300      	movs	r3, #0
 8004124:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8004126:	2300      	movs	r3, #0
 8004128:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 800412a:	4b97      	ldr	r3, [pc, #604]	; (8004388 <BSP_TS_GetState+0x278>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	4a96      	ldr	r2, [pc, #600]	; (800438c <BSP_TS_GetState+0x27c>)
 8004132:	7812      	ldrb	r2, [r2, #0]
 8004134:	b292      	uxth	r2, r2
 8004136:	4610      	mov	r0, r2
 8004138:	4798      	blx	r3
 800413a:	4603      	mov	r3, r0
 800413c:	461a      	mov	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 81a8 	beq.w	800449c <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 800414c:	2300      	movs	r3, #0
 800414e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004150:	e197      	b.n	8004482 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8004152:	4b8d      	ldr	r3, [pc, #564]	; (8004388 <BSP_TS_GetState+0x278>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	4a8c      	ldr	r2, [pc, #560]	; (800438c <BSP_TS_GetState+0x27c>)
 800415a:	7812      	ldrb	r2, [r2, #0]
 800415c:	b290      	uxth	r0, r2
 800415e:	f107 0120 	add.w	r1, r7, #32
 8004162:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004164:	0052      	lsls	r2, r2, #1
 8004166:	188c      	adds	r4, r1, r2
 8004168:	f107 0114 	add.w	r1, r7, #20
 800416c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800416e:	0052      	lsls	r2, r2, #1
 8004170:	440a      	add	r2, r1
 8004172:	4621      	mov	r1, r4
 8004174:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8004176:	4b86      	ldr	r3, [pc, #536]	; (8004390 <BSP_TS_GetState+0x280>)
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d11b      	bne.n	80041b6 <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 800417e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004186:	4413      	add	r3, r2
 8004188:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800418c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8004194:	440b      	add	r3, r1
 8004196:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 800419a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800419c:	005b      	lsls	r3, r3, #1
 800419e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80041a2:	4413      	add	r3, r2
 80041a4:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 80041a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80041b0:	440b      	add	r3, r1
 80041b2:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 80041b6:	4b76      	ldr	r3, [pc, #472]	; (8004390 <BSP_TS_GetState+0x280>)
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d010      	beq.n	80041e4 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 80041c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80041ca:	4413      	add	r3, r2
 80041cc:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 80041d0:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80041de:	440b      	add	r3, r1
 80041e0:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 80041e4:	4b6a      	ldr	r3, [pc, #424]	; (8004390 <BSP_TS_GetState+0x280>)
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d010      	beq.n	8004212 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 80041f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80041f8:	4413      	add	r3, r2
 80041fa:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80041fe:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8004202:	b29a      	uxth	r2, r3
 8004204:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800420c:	440b      	add	r3, r1
 800420e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8004212:	4b5f      	ldr	r3, [pc, #380]	; (8004390 <BSP_TS_GetState+0x280>)
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	f003 0308 	and.w	r3, r3, #8
 800421a:	2b00      	cmp	r3, #0
 800421c:	d01b      	beq.n	8004256 <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 800421e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004226:	4413      	add	r3, r2
 8004228:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800422c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800422e:	005b      	lsls	r3, r3, #1
 8004230:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8004234:	440b      	add	r3, r1
 8004236:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 800423a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004242:	4413      	add	r3, r2
 8004244:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8004248:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800424a:	005b      	lsls	r3, r3, #1
 800424c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8004250:	440b      	add	r3, r1
 8004252:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8004256:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800425e:	4413      	add	r3, r2
 8004260:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004264:	4619      	mov	r1, r3
 8004266:	4a4b      	ldr	r2, [pc, #300]	; (8004394 <BSP_TS_GetState+0x284>)
 8004268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800426a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800426e:	4299      	cmp	r1, r3
 8004270:	d90e      	bls.n	8004290 <BSP_TS_GetState+0x180>
 8004272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800427a:	4413      	add	r3, r2
 800427c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8004280:	4944      	ldr	r1, [pc, #272]	; (8004394 <BSP_TS_GetState+0x284>)
 8004282:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004284:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004288:	b29b      	uxth	r3, r3
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	b29b      	uxth	r3, r3
 800428e:	e00d      	b.n	80042ac <BSP_TS_GetState+0x19c>
 8004290:	4a40      	ldr	r2, [pc, #256]	; (8004394 <BSP_TS_GetState+0x284>)
 8004292:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004298:	b29a      	uxth	r2, r3
 800429a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80042a2:	440b      	add	r3, r1
 80042a4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 80042b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80042b8:	4413      	add	r3, r2
 80042ba:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80042be:	4619      	mov	r1, r3
 80042c0:	4a35      	ldr	r2, [pc, #212]	; (8004398 <BSP_TS_GetState+0x288>)
 80042c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042c8:	4299      	cmp	r1, r3
 80042ca:	d90e      	bls.n	80042ea <BSP_TS_GetState+0x1da>
 80042cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80042d4:	4413      	add	r3, r2
 80042d6:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 80042da:	492f      	ldr	r1, [pc, #188]	; (8004398 <BSP_TS_GetState+0x288>)
 80042dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	e00d      	b.n	8004306 <BSP_TS_GetState+0x1f6>
 80042ea:	4a2b      	ldr	r2, [pc, #172]	; (8004398 <BSP_TS_GetState+0x288>)
 80042ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80042fc:	440b      	add	r3, r1
 80042fe:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	b29b      	uxth	r3, r3
 8004306:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 800430a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800430e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004312:	4413      	add	r3, r2
 8004314:	2b05      	cmp	r3, #5
 8004316:	dd17      	ble.n	8004348 <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 8004318:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800431a:	005b      	lsls	r3, r3, #1
 800431c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004320:	4413      	add	r3, r2
 8004322:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004326:	4619      	mov	r1, r3
 8004328:	4a1a      	ldr	r2, [pc, #104]	; (8004394 <BSP_TS_GetState+0x284>)
 800432a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800432c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8004330:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004338:	4413      	add	r3, r2
 800433a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800433e:	4619      	mov	r1, r3
 8004340:	4a15      	ldr	r2, [pc, #84]	; (8004398 <BSP_TS_GetState+0x288>)
 8004342:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004344:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8004348:	4b10      	ldr	r3, [pc, #64]	; (800438c <BSP_TS_GetState+0x27c>)
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b70      	cmp	r3, #112	; 0x70
 800434e:	d125      	bne.n	800439c <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 8004350:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004358:	4413      	add	r3, r2
 800435a:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	4413      	add	r3, r2
 8004366:	460a      	mov	r2, r1
 8004368:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 800436a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004372:	4413      	add	r3, r2
 8004374:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800437c:	3304      	adds	r3, #4
 800437e:	005b      	lsls	r3, r3, #1
 8004380:	4413      	add	r3, r2
 8004382:	460a      	mov	r2, r1
 8004384:	809a      	strh	r2, [r3, #4]
 8004386:	e02c      	b.n	80043e2 <BSP_TS_GetState+0x2d2>
 8004388:	20000a50 	.word	0x20000a50
 800438c:	20000a59 	.word	0x20000a59
 8004390:	20000a58 	.word	0x20000a58
 8004394:	20000a5c 	.word	0x20000a5c
 8004398:	20000a70 	.word	0x20000a70
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 800439c:	4b42      	ldr	r3, [pc, #264]	; (80044a8 <BSP_TS_GetState+0x398>)
 800439e:	881b      	ldrh	r3, [r3, #0]
 80043a0:	4619      	mov	r1, r3
 80043a2:	4a42      	ldr	r2, [pc, #264]	; (80044ac <BSP_TS_GetState+0x39c>)
 80043a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043aa:	fb03 f301 	mul.w	r3, r3, r1
 80043ae:	0b1b      	lsrs	r3, r3, #12
 80043b0:	b299      	uxth	r1, r3
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	4413      	add	r3, r2
 80043ba:	460a      	mov	r2, r1
 80043bc:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 80043be:	4b3c      	ldr	r3, [pc, #240]	; (80044b0 <BSP_TS_GetState+0x3a0>)
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	4619      	mov	r1, r3
 80043c4:	4a3b      	ldr	r2, [pc, #236]	; (80044b4 <BSP_TS_GetState+0x3a4>)
 80043c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043cc:	fb03 f301 	mul.w	r3, r3, r1
 80043d0:	0b1b      	lsrs	r3, r3, #12
 80043d2:	b299      	uxth	r1, r3
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043d8:	3304      	adds	r3, #4
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	4413      	add	r3, r2
 80043de:	460a      	mov	r2, r1
 80043e0:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 80043e2:	4b35      	ldr	r3, [pc, #212]	; (80044b8 <BSP_TS_GetState+0x3a8>)
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	b298      	uxth	r0, r3
 80043e8:	f107 010c 	add.w	r1, r7, #12
 80043ec:	f107 0210 	add.w	r2, r7, #16
 80043f0:	f107 0308 	add.w	r3, r7, #8
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	460b      	mov	r3, r1
 80043f8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80043fa:	f7fc fadb 	bl	80009b4 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	b2d9      	uxtb	r1, r3
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004406:	4413      	add	r3, r2
 8004408:	3316      	adds	r3, #22
 800440a:	460a      	mov	r2, r1
 800440c:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	b2d9      	uxtb	r1, r3
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004416:	4413      	add	r3, r2
 8004418:	3320      	adds	r3, #32
 800441a:	460a      	mov	r2, r1
 800441c:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2b03      	cmp	r3, #3
 8004422:	d827      	bhi.n	8004474 <BSP_TS_GetState+0x364>
 8004424:	a201      	add	r2, pc, #4	; (adr r2, 800442c <BSP_TS_GetState+0x31c>)
 8004426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442a:	bf00      	nop
 800442c:	0800443d 	.word	0x0800443d
 8004430:	0800444b 	.word	0x0800444b
 8004434:	08004459 	.word	0x08004459
 8004438:	08004467 	.word	0x08004467
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004440:	4413      	add	r3, r2
 8004442:	331b      	adds	r3, #27
 8004444:	2201      	movs	r2, #1
 8004446:	701a      	strb	r2, [r3, #0]
          break;
 8004448:	e018      	b.n	800447c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800444e:	4413      	add	r3, r2
 8004450:	331b      	adds	r3, #27
 8004452:	2202      	movs	r2, #2
 8004454:	701a      	strb	r2, [r3, #0]
          break;
 8004456:	e011      	b.n	800447c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800445c:	4413      	add	r3, r2
 800445e:	331b      	adds	r3, #27
 8004460:	2203      	movs	r2, #3
 8004462:	701a      	strb	r2, [r3, #0]
          break;
 8004464:	e00a      	b.n	800447c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800446a:	4413      	add	r3, r2
 800446c:	331b      	adds	r3, #27
 800446e:	2200      	movs	r2, #0
 8004470:	701a      	strb	r2, [r3, #0]
          break;
 8004472:	e003      	b.n	800447c <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 800447a:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 800447c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800447e:	3301      	adds	r3, #1
 8004480:	64bb      	str	r3, [r7, #72]	; 0x48
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800448a:	4293      	cmp	r3, r2
 800448c:	f4ff ae61 	bcc.w	8004152 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f813 	bl	80044bc <BSP_TS_Get_GestureId>
 8004496:	4603      	mov	r3, r0
 8004498:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 800449c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3754      	adds	r7, #84	; 0x54
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd90      	pop	{r4, r7, pc}
 80044a8:	20000a54 	.word	0x20000a54
 80044ac:	20000a5c 	.word	0x20000a5c
 80044b0:	20000a56 	.word	0x20000a56
 80044b4:	20000a70 	.word	0x20000a70
 80044b8:	20000a59 	.word	0x20000a59

080044bc <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 80044c8:	2300      	movs	r3, #0
 80044ca:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 80044cc:	4b3b      	ldr	r3, [pc, #236]	; (80045bc <BSP_TS_Get_GestureId+0x100>)
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	f107 0208 	add.w	r2, r7, #8
 80044d6:	4611      	mov	r1, r2
 80044d8:	4618      	mov	r0, r3
 80044da:	f7fc fa52 	bl	8000982 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2b49      	cmp	r3, #73	; 0x49
 80044e2:	d05e      	beq.n	80045a2 <BSP_TS_Get_GestureId+0xe6>
 80044e4:	2b49      	cmp	r3, #73	; 0x49
 80044e6:	d860      	bhi.n	80045aa <BSP_TS_Get_GestureId+0xee>
 80044e8:	2b1c      	cmp	r3, #28
 80044ea:	d83f      	bhi.n	800456c <BSP_TS_Get_GestureId+0xb0>
 80044ec:	2b1c      	cmp	r3, #28
 80044ee:	d85c      	bhi.n	80045aa <BSP_TS_Get_GestureId+0xee>
 80044f0:	a201      	add	r2, pc, #4	; (adr r2, 80044f8 <BSP_TS_Get_GestureId+0x3c>)
 80044f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f6:	bf00      	nop
 80044f8:	08004573 	.word	0x08004573
 80044fc:	080045ab 	.word	0x080045ab
 8004500:	080045ab 	.word	0x080045ab
 8004504:	080045ab 	.word	0x080045ab
 8004508:	080045ab 	.word	0x080045ab
 800450c:	080045ab 	.word	0x080045ab
 8004510:	080045ab 	.word	0x080045ab
 8004514:	080045ab 	.word	0x080045ab
 8004518:	080045ab 	.word	0x080045ab
 800451c:	080045ab 	.word	0x080045ab
 8004520:	080045ab 	.word	0x080045ab
 8004524:	080045ab 	.word	0x080045ab
 8004528:	080045ab 	.word	0x080045ab
 800452c:	080045ab 	.word	0x080045ab
 8004530:	080045ab 	.word	0x080045ab
 8004534:	080045ab 	.word	0x080045ab
 8004538:	0800457b 	.word	0x0800457b
 800453c:	080045ab 	.word	0x080045ab
 8004540:	080045ab 	.word	0x080045ab
 8004544:	080045ab 	.word	0x080045ab
 8004548:	08004583 	.word	0x08004583
 800454c:	080045ab 	.word	0x080045ab
 8004550:	080045ab 	.word	0x080045ab
 8004554:	080045ab 	.word	0x080045ab
 8004558:	0800458b 	.word	0x0800458b
 800455c:	080045ab 	.word	0x080045ab
 8004560:	080045ab 	.word	0x080045ab
 8004564:	080045ab 	.word	0x080045ab
 8004568:	08004593 	.word	0x08004593
 800456c:	2b40      	cmp	r3, #64	; 0x40
 800456e:	d014      	beq.n	800459a <BSP_TS_Get_GestureId+0xde>
 8004570:	e01b      	b.n	80045aa <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004578:	e01a      	b.n	80045b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004580:	e016      	b.n	80045b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2202      	movs	r2, #2
 8004586:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004588:	e012      	b.n	80045b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2203      	movs	r2, #3
 800458e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004590:	e00e      	b.n	80045b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2204      	movs	r2, #4
 8004596:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004598:	e00a      	b.n	80045b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2205      	movs	r2, #5
 800459e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045a0:	e006      	b.n	80045b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2206      	movs	r2, #6
 80045a6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045a8:	e002      	b.n	80045b0 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	73fb      	strb	r3, [r7, #15]
      break;
 80045ae:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	20000a59 	.word	0x20000a59

080045c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80045c6:	4b11      	ldr	r3, [pc, #68]	; (800460c <HAL_MspInit+0x4c>)
 80045c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ca:	4a10      	ldr	r2, [pc, #64]	; (800460c <HAL_MspInit+0x4c>)
 80045cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d0:	6413      	str	r3, [r2, #64]	; 0x40
 80045d2:	4b0e      	ldr	r3, [pc, #56]	; (800460c <HAL_MspInit+0x4c>)
 80045d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045da:	607b      	str	r3, [r7, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045de:	4b0b      	ldr	r3, [pc, #44]	; (800460c <HAL_MspInit+0x4c>)
 80045e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e2:	4a0a      	ldr	r2, [pc, #40]	; (800460c <HAL_MspInit+0x4c>)
 80045e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045e8:	6453      	str	r3, [r2, #68]	; 0x44
 80045ea:	4b08      	ldr	r3, [pc, #32]	; (800460c <HAL_MspInit+0x4c>)
 80045ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045f2:	603b      	str	r3, [r7, #0]
 80045f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80045f6:	2200      	movs	r2, #0
 80045f8:	210f      	movs	r1, #15
 80045fa:	f06f 0001 	mvn.w	r0, #1
 80045fe:	f001 fb85 	bl	8005d0c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004602:	bf00      	nop
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	40023800 	.word	0x40023800

08004610 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08c      	sub	sp, #48	; 0x30
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004618:	f107 031c 	add.w	r3, r7, #28
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	605a      	str	r2, [r3, #4]
 8004622:	609a      	str	r2, [r3, #8]
 8004624:	60da      	str	r2, [r3, #12]
 8004626:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a2a      	ldr	r2, [pc, #168]	; (80046d8 <HAL_ADC_MspInit+0xc8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d124      	bne.n	800467c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004632:	4b2a      	ldr	r3, [pc, #168]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 8004634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004636:	4a29      	ldr	r2, [pc, #164]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 8004638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800463c:	6453      	str	r3, [r2, #68]	; 0x44
 800463e:	4b27      	ldr	r3, [pc, #156]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 8004640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004646:	61bb      	str	r3, [r7, #24]
 8004648:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800464a:	4b24      	ldr	r3, [pc, #144]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	4a23      	ldr	r2, [pc, #140]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 8004650:	f043 0301 	orr.w	r3, r3, #1
 8004654:	6313      	str	r3, [r2, #48]	; 0x30
 8004656:	4b21      	ldr	r3, [pc, #132]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004662:	2301      	movs	r3, #1
 8004664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004666:	2303      	movs	r3, #3
 8004668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466a:	2300      	movs	r3, #0
 800466c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800466e:	f107 031c 	add.w	r3, r7, #28
 8004672:	4619      	mov	r1, r3
 8004674:	481a      	ldr	r0, [pc, #104]	; (80046e0 <HAL_ADC_MspInit+0xd0>)
 8004676:	f002 f9ad 	bl	80069d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800467a:	e029      	b.n	80046d0 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a18      	ldr	r2, [pc, #96]	; (80046e4 <HAL_ADC_MspInit+0xd4>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d124      	bne.n	80046d0 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004686:	4b15      	ldr	r3, [pc, #84]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 8004688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468a:	4a14      	ldr	r2, [pc, #80]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 800468c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004690:	6453      	str	r3, [r2, #68]	; 0x44
 8004692:	4b12      	ldr	r3, [pc, #72]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 8004694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800469a:	613b      	str	r3, [r7, #16]
 800469c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800469e:	4b0f      	ldr	r3, [pc, #60]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 80046a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a2:	4a0e      	ldr	r2, [pc, #56]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 80046a4:	f043 0320 	orr.w	r3, r3, #32
 80046a8:	6313      	str	r3, [r2, #48]	; 0x30
 80046aa:	4b0c      	ldr	r3, [pc, #48]	; (80046dc <HAL_ADC_MspInit+0xcc>)
 80046ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ae:	f003 0320 	and.w	r3, r3, #32
 80046b2:	60fb      	str	r3, [r7, #12]
 80046b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 80046b6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80046ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046bc:	2303      	movs	r3, #3
 80046be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c0:	2300      	movs	r3, #0
 80046c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80046c4:	f107 031c 	add.w	r3, r7, #28
 80046c8:	4619      	mov	r1, r3
 80046ca:	4807      	ldr	r0, [pc, #28]	; (80046e8 <HAL_ADC_MspInit+0xd8>)
 80046cc:	f002 f982 	bl	80069d4 <HAL_GPIO_Init>
}
 80046d0:	bf00      	nop
 80046d2:	3730      	adds	r7, #48	; 0x30
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40012000 	.word	0x40012000
 80046dc:	40023800 	.word	0x40023800
 80046e0:	40020000 	.word	0x40020000
 80046e4:	40012200 	.word	0x40012200
 80046e8:	40021400 	.word	0x40021400

080046ec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	; 0x28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f4:	f107 0314 	add.w	r3, r7, #20
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	605a      	str	r2, [r3, #4]
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	60da      	str	r2, [r3, #12]
 8004702:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a19      	ldr	r2, [pc, #100]	; (8004770 <HAL_DAC_MspInit+0x84>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d12b      	bne.n	8004766 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800470e:	4b19      	ldr	r3, [pc, #100]	; (8004774 <HAL_DAC_MspInit+0x88>)
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	4a18      	ldr	r2, [pc, #96]	; (8004774 <HAL_DAC_MspInit+0x88>)
 8004714:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004718:	6413      	str	r3, [r2, #64]	; 0x40
 800471a:	4b16      	ldr	r3, [pc, #88]	; (8004774 <HAL_DAC_MspInit+0x88>)
 800471c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004722:	613b      	str	r3, [r7, #16]
 8004724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004726:	4b13      	ldr	r3, [pc, #76]	; (8004774 <HAL_DAC_MspInit+0x88>)
 8004728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472a:	4a12      	ldr	r2, [pc, #72]	; (8004774 <HAL_DAC_MspInit+0x88>)
 800472c:	f043 0301 	orr.w	r3, r3, #1
 8004730:	6313      	str	r3, [r2, #48]	; 0x30
 8004732:	4b10      	ldr	r3, [pc, #64]	; (8004774 <HAL_DAC_MspInit+0x88>)
 8004734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	60fb      	str	r3, [r7, #12]
 800473c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800473e:	2310      	movs	r3, #16
 8004740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004742:	2303      	movs	r3, #3
 8004744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004746:	2300      	movs	r3, #0
 8004748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800474a:	f107 0314 	add.w	r3, r7, #20
 800474e:	4619      	mov	r1, r3
 8004750:	4809      	ldr	r0, [pc, #36]	; (8004778 <HAL_DAC_MspInit+0x8c>)
 8004752:	f002 f93f 	bl	80069d4 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8004756:	2200      	movs	r2, #0
 8004758:	210f      	movs	r1, #15
 800475a:	2036      	movs	r0, #54	; 0x36
 800475c:	f001 fad6 	bl	8005d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004760:	2036      	movs	r0, #54	; 0x36
 8004762:	f001 faef 	bl	8005d44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004766:	bf00      	nop
 8004768:	3728      	adds	r7, #40	; 0x28
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	40007400 	.word	0x40007400
 8004774:	40023800 	.word	0x40023800
 8004778:	40020000 	.word	0x40020000

0800477c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a0d      	ldr	r2, [pc, #52]	; (80047c0 <HAL_DMA2D_MspInit+0x44>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d113      	bne.n	80047b6 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800478e:	4b0d      	ldr	r3, [pc, #52]	; (80047c4 <HAL_DMA2D_MspInit+0x48>)
 8004790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004792:	4a0c      	ldr	r2, [pc, #48]	; (80047c4 <HAL_DMA2D_MspInit+0x48>)
 8004794:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004798:	6313      	str	r3, [r2, #48]	; 0x30
 800479a:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <HAL_DMA2D_MspInit+0x48>)
 800479c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80047a6:	2200      	movs	r2, #0
 80047a8:	2105      	movs	r1, #5
 80047aa:	205a      	movs	r0, #90	; 0x5a
 80047ac:	f001 faae 	bl	8005d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80047b0:	205a      	movs	r0, #90	; 0x5a
 80047b2:	f001 fac7 	bl	8005d44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80047b6:	bf00      	nop
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	4002b000 	.word	0x4002b000
 80047c4:	40023800 	.word	0x40023800

080047c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b0ac      	sub	sp, #176	; 0xb0
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	605a      	str	r2, [r3, #4]
 80047da:	609a      	str	r2, [r3, #8]
 80047dc:	60da      	str	r2, [r3, #12]
 80047de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80047e0:	f107 0318 	add.w	r3, r7, #24
 80047e4:	2284      	movs	r2, #132	; 0x84
 80047e6:	2100      	movs	r1, #0
 80047e8:	4618      	mov	r0, r3
 80047ea:	f00a fa91 	bl	800ed10 <memset>
  if(hi2c->Instance==I2C1)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a44      	ldr	r2, [pc, #272]	; (8004904 <HAL_I2C_MspInit+0x13c>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d13d      	bne.n	8004874 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80047f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80047fe:	2300      	movs	r3, #0
 8004800:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004802:	f107 0318 	add.w	r3, r7, #24
 8004806:	4618      	mov	r0, r3
 8004808:	f004 faa6 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004812:	f7fe f86f 	bl	80028f4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004816:	4b3c      	ldr	r3, [pc, #240]	; (8004908 <HAL_I2C_MspInit+0x140>)
 8004818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481a:	4a3b      	ldr	r2, [pc, #236]	; (8004908 <HAL_I2C_MspInit+0x140>)
 800481c:	f043 0302 	orr.w	r3, r3, #2
 8004820:	6313      	str	r3, [r2, #48]	; 0x30
 8004822:	4b39      	ldr	r3, [pc, #228]	; (8004908 <HAL_I2C_MspInit+0x140>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	617b      	str	r3, [r7, #20]
 800482c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800482e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004832:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004836:	2312      	movs	r3, #18
 8004838:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483c:	2300      	movs	r3, #0
 800483e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004842:	2303      	movs	r3, #3
 8004844:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004848:	2304      	movs	r3, #4
 800484a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800484e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004852:	4619      	mov	r1, r3
 8004854:	482d      	ldr	r0, [pc, #180]	; (800490c <HAL_I2C_MspInit+0x144>)
 8004856:	f002 f8bd 	bl	80069d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800485a:	4b2b      	ldr	r3, [pc, #172]	; (8004908 <HAL_I2C_MspInit+0x140>)
 800485c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485e:	4a2a      	ldr	r2, [pc, #168]	; (8004908 <HAL_I2C_MspInit+0x140>)
 8004860:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004864:	6413      	str	r3, [r2, #64]	; 0x40
 8004866:	4b28      	ldr	r3, [pc, #160]	; (8004908 <HAL_I2C_MspInit+0x140>)
 8004868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004872:	e042      	b.n	80048fa <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a25      	ldr	r2, [pc, #148]	; (8004910 <HAL_I2C_MspInit+0x148>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d13d      	bne.n	80048fa <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800487e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004882:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8004884:	2300      	movs	r3, #0
 8004886:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800488a:	f107 0318 	add.w	r3, r7, #24
 800488e:	4618      	mov	r0, r3
 8004890:	f004 fa62 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800489a:	f7fe f82b 	bl	80028f4 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800489e:	4b1a      	ldr	r3, [pc, #104]	; (8004908 <HAL_I2C_MspInit+0x140>)
 80048a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a2:	4a19      	ldr	r2, [pc, #100]	; (8004908 <HAL_I2C_MspInit+0x140>)
 80048a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048a8:	6313      	str	r3, [r2, #48]	; 0x30
 80048aa:	4b17      	ldr	r3, [pc, #92]	; (8004908 <HAL_I2C_MspInit+0x140>)
 80048ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b2:	60fb      	str	r3, [r7, #12]
 80048b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80048b6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80048ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048be:	2312      	movs	r3, #18
 80048c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048c4:	2301      	movs	r3, #1
 80048c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048ca:	2303      	movs	r3, #3
 80048cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80048d0:	2304      	movs	r3, #4
 80048d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80048d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80048da:	4619      	mov	r1, r3
 80048dc:	480d      	ldr	r0, [pc, #52]	; (8004914 <HAL_I2C_MspInit+0x14c>)
 80048de:	f002 f879 	bl	80069d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80048e2:	4b09      	ldr	r3, [pc, #36]	; (8004908 <HAL_I2C_MspInit+0x140>)
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	4a08      	ldr	r2, [pc, #32]	; (8004908 <HAL_I2C_MspInit+0x140>)
 80048e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80048ec:	6413      	str	r3, [r2, #64]	; 0x40
 80048ee:	4b06      	ldr	r3, [pc, #24]	; (8004908 <HAL_I2C_MspInit+0x140>)
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048f6:	60bb      	str	r3, [r7, #8]
 80048f8:	68bb      	ldr	r3, [r7, #8]
}
 80048fa:	bf00      	nop
 80048fc:	37b0      	adds	r7, #176	; 0xb0
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40005400 	.word	0x40005400
 8004908:	40023800 	.word	0x40023800
 800490c:	40020400 	.word	0x40020400
 8004910:	40005c00 	.word	0x40005c00
 8004914:	40021c00 	.word	0x40021c00

08004918 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a15      	ldr	r2, [pc, #84]	; (800497c <HAL_I2C_MspDeInit+0x64>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d110      	bne.n	800494c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800492a:	4b15      	ldr	r3, [pc, #84]	; (8004980 <HAL_I2C_MspDeInit+0x68>)
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	4a14      	ldr	r2, [pc, #80]	; (8004980 <HAL_I2C_MspDeInit+0x68>)
 8004930:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004934:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8004936:	f44f 7180 	mov.w	r1, #256	; 0x100
 800493a:	4812      	ldr	r0, [pc, #72]	; (8004984 <HAL_I2C_MspDeInit+0x6c>)
 800493c:	f002 f9f6 	bl	8006d2c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8004940:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004944:	480f      	ldr	r0, [pc, #60]	; (8004984 <HAL_I2C_MspDeInit+0x6c>)
 8004946:	f002 f9f1 	bl	8006d2c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800494a:	e013      	b.n	8004974 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a0d      	ldr	r2, [pc, #52]	; (8004988 <HAL_I2C_MspDeInit+0x70>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d10e      	bne.n	8004974 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8004956:	4b0a      	ldr	r3, [pc, #40]	; (8004980 <HAL_I2C_MspDeInit+0x68>)
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	4a09      	ldr	r2, [pc, #36]	; (8004980 <HAL_I2C_MspDeInit+0x68>)
 800495c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004960:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8004962:	2180      	movs	r1, #128	; 0x80
 8004964:	4809      	ldr	r0, [pc, #36]	; (800498c <HAL_I2C_MspDeInit+0x74>)
 8004966:	f002 f9e1 	bl	8006d2c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800496a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800496e:	4807      	ldr	r0, [pc, #28]	; (800498c <HAL_I2C_MspDeInit+0x74>)
 8004970:	f002 f9dc 	bl	8006d2c <HAL_GPIO_DeInit>
}
 8004974:	bf00      	nop
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40005400 	.word	0x40005400
 8004980:	40023800 	.word	0x40023800
 8004984:	40020400 	.word	0x40020400
 8004988:	40005c00 	.word	0x40005c00
 800498c:	40021c00 	.word	0x40021c00

08004990 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b08e      	sub	sp, #56	; 0x38
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800499c:	2200      	movs	r2, #0
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	605a      	str	r2, [r3, #4]
 80049a2:	609a      	str	r2, [r3, #8]
 80049a4:	60da      	str	r2, [r3, #12]
 80049a6:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a55      	ldr	r2, [pc, #340]	; (8004b04 <HAL_LTDC_MspInit+0x174>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	f040 80a3 	bne.w	8004afa <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80049b4:	4b54      	ldr	r3, [pc, #336]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b8:	4a53      	ldr	r2, [pc, #332]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049be:	6453      	str	r3, [r2, #68]	; 0x44
 80049c0:	4b51      	ldr	r3, [pc, #324]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049c8:	623b      	str	r3, [r7, #32]
 80049ca:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80049cc:	4b4e      	ldr	r3, [pc, #312]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d0:	4a4d      	ldr	r2, [pc, #308]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049d2:	f043 0310 	orr.w	r3, r3, #16
 80049d6:	6313      	str	r3, [r2, #48]	; 0x30
 80049d8:	4b4b      	ldr	r3, [pc, #300]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	61fb      	str	r3, [r7, #28]
 80049e2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80049e4:	4b48      	ldr	r3, [pc, #288]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e8:	4a47      	ldr	r2, [pc, #284]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049ee:	6313      	str	r3, [r2, #48]	; 0x30
 80049f0:	4b45      	ldr	r3, [pc, #276]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049f8:	61bb      	str	r3, [r7, #24]
 80049fa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80049fc:	4b42      	ldr	r3, [pc, #264]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 80049fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a00:	4a41      	ldr	r2, [pc, #260]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a06:	6313      	str	r3, [r2, #48]	; 0x30
 8004a08:	4b3f      	ldr	r3, [pc, #252]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004a14:	4b3c      	ldr	r3, [pc, #240]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a18:	4a3b      	ldr	r2, [pc, #236]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a1e:	6313      	str	r3, [r2, #48]	; 0x30
 8004a20:	4b39      	ldr	r3, [pc, #228]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a28:	613b      	str	r3, [r7, #16]
 8004a2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004a2c:	4b36      	ldr	r3, [pc, #216]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a30:	4a35      	ldr	r2, [pc, #212]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a36:	6313      	str	r3, [r2, #48]	; 0x30
 8004a38:	4b33      	ldr	r3, [pc, #204]	; (8004b08 <HAL_LTDC_MspInit+0x178>)
 8004a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a40:	60fb      	str	r3, [r7, #12]
 8004a42:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8004a44:	2310      	movs	r3, #16
 8004a46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a48:	2302      	movs	r3, #2
 8004a4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a50:	2300      	movs	r3, #0
 8004a52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004a54:	230e      	movs	r3, #14
 8004a56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8004a58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	482b      	ldr	r0, [pc, #172]	; (8004b0c <HAL_LTDC_MspInit+0x17c>)
 8004a60:	f001 ffb8 	bl	80069d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8004a64:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004a68:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a72:	2300      	movs	r3, #0
 8004a74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004a76:	230e      	movs	r3, #14
 8004a78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8004a7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a7e:	4619      	mov	r1, r3
 8004a80:	4823      	ldr	r0, [pc, #140]	; (8004b10 <HAL_LTDC_MspInit+0x180>)
 8004a82:	f001 ffa7 	bl	80069d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8004a86:	23f7      	movs	r3, #247	; 0xf7
 8004a88:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a92:	2300      	movs	r3, #0
 8004a94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004a96:	230e      	movs	r3, #14
 8004a98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8004a9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	481c      	ldr	r0, [pc, #112]	; (8004b14 <HAL_LTDC_MspInit+0x184>)
 8004aa2:	f001 ff97 	bl	80069d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004aa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004aaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aac:	2302      	movs	r3, #2
 8004aae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004ab8:	2309      	movs	r3, #9
 8004aba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8004abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	4815      	ldr	r0, [pc, #84]	; (8004b18 <HAL_LTDC_MspInit+0x188>)
 8004ac4:	f001 ff86 	bl	80069d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8004ac8:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ace:	2302      	movs	r3, #2
 8004ad0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004ada:	230e      	movs	r3, #14
 8004adc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004ade:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	480d      	ldr	r0, [pc, #52]	; (8004b1c <HAL_LTDC_MspInit+0x18c>)
 8004ae6:	f001 ff75 	bl	80069d4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8004aea:	2200      	movs	r2, #0
 8004aec:	2105      	movs	r1, #5
 8004aee:	2058      	movs	r0, #88	; 0x58
 8004af0:	f001 f90c 	bl	8005d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8004af4:	2058      	movs	r0, #88	; 0x58
 8004af6:	f001 f925 	bl	8005d44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8004afa:	bf00      	nop
 8004afc:	3738      	adds	r7, #56	; 0x38
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40016800 	.word	0x40016800
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	40022400 	.word	0x40022400
 8004b14:	40022800 	.word	0x40022800
 8004b18:	40021800 	.word	0x40021800
 8004b1c:	40022000 	.word	0x40022000

08004b20 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a0a      	ldr	r2, [pc, #40]	; (8004b58 <HAL_RNG_MspInit+0x38>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d10b      	bne.n	8004b4a <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004b32:	4b0a      	ldr	r3, [pc, #40]	; (8004b5c <HAL_RNG_MspInit+0x3c>)
 8004b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b36:	4a09      	ldr	r2, [pc, #36]	; (8004b5c <HAL_RNG_MspInit+0x3c>)
 8004b38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b3c:	6353      	str	r3, [r2, #52]	; 0x34
 8004b3e:	4b07      	ldr	r3, [pc, #28]	; (8004b5c <HAL_RNG_MspInit+0x3c>)
 8004b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b46:	60fb      	str	r3, [r7, #12]
 8004b48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8004b4a:	bf00      	nop
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	50060800 	.word	0x50060800
 8004b5c:	40023800 	.word	0x40023800

08004b60 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b0a4      	sub	sp, #144	; 0x90
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004b68:	f107 030c 	add.w	r3, r7, #12
 8004b6c:	2284      	movs	r2, #132	; 0x84
 8004b6e:	2100      	movs	r1, #0
 8004b70:	4618      	mov	r0, r3
 8004b72:	f00a f8cd 	bl	800ed10 <memset>
  if(hrtc->Instance==RTC)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a0e      	ldr	r2, [pc, #56]	; (8004bb4 <HAL_RTC_MspInit+0x54>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d114      	bne.n	8004baa <HAL_RTC_MspInit+0x4a>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004b80:	2320      	movs	r3, #32
 8004b82:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004b84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b88:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b8a:	f107 030c 	add.w	r3, r7, #12
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f004 f8e2 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004b9a:	f7fd feab 	bl	80028f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b9e:	4b06      	ldr	r3, [pc, #24]	; (8004bb8 <HAL_RTC_MspInit+0x58>)
 8004ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba2:	4a05      	ldr	r2, [pc, #20]	; (8004bb8 <HAL_RTC_MspInit+0x58>)
 8004ba4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ba8:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004baa:	bf00      	nop
 8004bac:	3790      	adds	r7, #144	; 0x90
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	40002800 	.word	0x40002800
 8004bb8:	40023800 	.word	0x40023800

08004bbc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b08a      	sub	sp, #40	; 0x28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc4:	f107 0314 	add.w	r3, r7, #20
 8004bc8:	2200      	movs	r2, #0
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	605a      	str	r2, [r3, #4]
 8004bce:	609a      	str	r2, [r3, #8]
 8004bd0:	60da      	str	r2, [r3, #12]
 8004bd2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a25      	ldr	r2, [pc, #148]	; (8004c70 <HAL_SPI_MspInit+0xb4>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d144      	bne.n	8004c68 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004bde:	4b25      	ldr	r3, [pc, #148]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	4a24      	ldr	r2, [pc, #144]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004be4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004be8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bea:	4b22      	ldr	r3, [pc, #136]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bf2:	613b      	str	r3, [r7, #16]
 8004bf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004bf6:	4b1f      	ldr	r3, [pc, #124]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfa:	4a1e      	ldr	r2, [pc, #120]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c00:	6313      	str	r3, [r2, #48]	; 0x30
 8004c02:	4b1c      	ldr	r3, [pc, #112]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c0a:	60fb      	str	r3, [r7, #12]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c0e:	4b19      	ldr	r3, [pc, #100]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c12:	4a18      	ldr	r2, [pc, #96]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004c14:	f043 0302 	orr.w	r3, r3, #2
 8004c18:	6313      	str	r3, [r2, #48]	; 0x30
 8004c1a:	4b16      	ldr	r3, [pc, #88]	; (8004c74 <HAL_SPI_MspInit+0xb8>)
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	60bb      	str	r3, [r7, #8]
 8004c24:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8004c26:	2303      	movs	r3, #3
 8004c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c32:	2303      	movs	r3, #3
 8004c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c36:	2305      	movs	r3, #5
 8004c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004c3a:	f107 0314 	add.w	r3, r7, #20
 8004c3e:	4619      	mov	r1, r3
 8004c40:	480d      	ldr	r0, [pc, #52]	; (8004c78 <HAL_SPI_MspInit+0xbc>)
 8004c42:	f001 fec7 	bl	80069d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8004c46:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004c4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c50:	2300      	movs	r3, #0
 8004c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c54:	2300      	movs	r3, #0
 8004c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c58:	2305      	movs	r3, #5
 8004c5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c5c:	f107 0314 	add.w	r3, r7, #20
 8004c60:	4619      	mov	r1, r3
 8004c62:	4806      	ldr	r0, [pc, #24]	; (8004c7c <HAL_SPI_MspInit+0xc0>)
 8004c64:	f001 feb6 	bl	80069d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004c68:	bf00      	nop
 8004c6a:	3728      	adds	r7, #40	; 0x28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40003800 	.word	0x40003800
 8004c74:	40023800 	.word	0x40023800
 8004c78:	40022000 	.word	0x40022000
 8004c7c:	40020400 	.word	0x40020400

08004c80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b08e      	sub	sp, #56	; 0x38
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	605a      	str	r2, [r3, #4]
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	60da      	str	r2, [r3, #12]
 8004c96:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a3b      	ldr	r2, [pc, #236]	; (8004d8c <HAL_TIM_Base_MspInit+0x10c>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d10c      	bne.n	8004cbc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004ca2:	4b3b      	ldr	r3, [pc, #236]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca6:	4a3a      	ldr	r2, [pc, #232]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004ca8:	f043 0301 	orr.w	r3, r3, #1
 8004cac:	6453      	str	r3, [r2, #68]	; 0x44
 8004cae:	4b38      	ldr	r3, [pc, #224]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	623b      	str	r3, [r7, #32]
 8004cb8:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004cba:	e062      	b.n	8004d82 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cc4:	d10c      	bne.n	8004ce0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004cc6:	4b32      	ldr	r3, [pc, #200]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cca:	4a31      	ldr	r2, [pc, #196]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004ccc:	f043 0301 	orr.w	r3, r3, #1
 8004cd0:	6413      	str	r3, [r2, #64]	; 0x40
 8004cd2:	4b2f      	ldr	r3, [pc, #188]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	61fb      	str	r3, [r7, #28]
 8004cdc:	69fb      	ldr	r3, [r7, #28]
}
 8004cde:	e050      	b.n	8004d82 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a2b      	ldr	r2, [pc, #172]	; (8004d94 <HAL_TIM_Base_MspInit+0x114>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d10c      	bne.n	8004d04 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004cea:	4b29      	ldr	r3, [pc, #164]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	4a28      	ldr	r2, [pc, #160]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004cf0:	f043 0302 	orr.w	r3, r3, #2
 8004cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8004cf6:	4b26      	ldr	r3, [pc, #152]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	61bb      	str	r3, [r7, #24]
 8004d00:	69bb      	ldr	r3, [r7, #24]
}
 8004d02:	e03e      	b.n	8004d82 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM5)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a23      	ldr	r2, [pc, #140]	; (8004d98 <HAL_TIM_Base_MspInit+0x118>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d10c      	bne.n	8004d28 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004d0e:	4b20      	ldr	r3, [pc, #128]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	4a1f      	ldr	r2, [pc, #124]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d14:	f043 0308 	orr.w	r3, r3, #8
 8004d18:	6413      	str	r3, [r2, #64]	; 0x40
 8004d1a:	4b1d      	ldr	r3, [pc, #116]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	f003 0308 	and.w	r3, r3, #8
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	697b      	ldr	r3, [r7, #20]
}
 8004d26:	e02c      	b.n	8004d82 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM8)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a1b      	ldr	r2, [pc, #108]	; (8004d9c <HAL_TIM_Base_MspInit+0x11c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d127      	bne.n	8004d82 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004d32:	4b17      	ldr	r3, [pc, #92]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d36:	4a16      	ldr	r2, [pc, #88]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d38:	f043 0302 	orr.w	r3, r3, #2
 8004d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d3e:	4b14      	ldr	r3, [pc, #80]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004d4a:	4b11      	ldr	r3, [pc, #68]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	4a10      	ldr	r2, [pc, #64]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d54:	6313      	str	r3, [r2, #48]	; 0x30
 8004d56:	4b0e      	ldr	r3, [pc, #56]	; (8004d90 <HAL_TIM_Base_MspInit+0x110>)
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d5e:	60fb      	str	r3, [r7, #12]
 8004d60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004d62:	2304      	movs	r3, #4
 8004d64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d66:	2302      	movs	r3, #2
 8004d68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004d72:	2303      	movs	r3, #3
 8004d74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004d76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	4808      	ldr	r0, [pc, #32]	; (8004da0 <HAL_TIM_Base_MspInit+0x120>)
 8004d7e:	f001 fe29 	bl	80069d4 <HAL_GPIO_Init>
}
 8004d82:	bf00      	nop
 8004d84:	3738      	adds	r7, #56	; 0x38
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	40010000 	.word	0x40010000
 8004d90:	40023800 	.word	0x40023800
 8004d94:	40000400 	.word	0x40000400
 8004d98:	40000c00 	.word	0x40000c00
 8004d9c:	40010400 	.word	0x40010400
 8004da0:	40022000 	.word	0x40022000

08004da4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b0b0      	sub	sp, #192	; 0xc0
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dac:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004db0:	2200      	movs	r2, #0
 8004db2:	601a      	str	r2, [r3, #0]
 8004db4:	605a      	str	r2, [r3, #4]
 8004db6:	609a      	str	r2, [r3, #8]
 8004db8:	60da      	str	r2, [r3, #12]
 8004dba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004dbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004dc0:	2284      	movs	r2, #132	; 0x84
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f009 ffa3 	bl	800ed10 <memset>
  if(huart->Instance==UART7)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a75      	ldr	r2, [pc, #468]	; (8004fa4 <HAL_UART_MspInit+0x200>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d13d      	bne.n	8004e50 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dd8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004de0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004de4:	4618      	mov	r0, r3
 8004de6:	f003 ffb7 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d001      	beq.n	8004df4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004df0:	f7fd fd80 	bl	80028f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8004df4:	4b6c      	ldr	r3, [pc, #432]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df8:	4a6b      	ldr	r2, [pc, #428]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004dfa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004dfe:	6413      	str	r3, [r2, #64]	; 0x40
 8004e00:	4b69      	ldr	r3, [pc, #420]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e04:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e08:	627b      	str	r3, [r7, #36]	; 0x24
 8004e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e0c:	4b66      	ldr	r3, [pc, #408]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e10:	4a65      	ldr	r2, [pc, #404]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e12:	f043 0320 	orr.w	r3, r3, #32
 8004e16:	6313      	str	r3, [r2, #48]	; 0x30
 8004e18:	4b63      	ldr	r3, [pc, #396]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1c:	f003 0320 	and.w	r3, r3, #32
 8004e20:	623b      	str	r3, [r7, #32]
 8004e22:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004e24:	23c0      	movs	r3, #192	; 0xc0
 8004e26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e30:	2300      	movs	r3, #0
 8004e32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e36:	2303      	movs	r3, #3
 8004e38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004e3c:	2308      	movs	r3, #8
 8004e3e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e42:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004e46:	4619      	mov	r1, r3
 8004e48:	4858      	ldr	r0, [pc, #352]	; (8004fac <HAL_UART_MspInit+0x208>)
 8004e4a:	f001 fdc3 	bl	80069d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004e4e:	e0a4      	b.n	8004f9a <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART1)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a56      	ldr	r2, [pc, #344]	; (8004fb0 <HAL_UART_MspInit+0x20c>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d15d      	bne.n	8004f16 <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004e5a:	2340      	movs	r3, #64	; 0x40
 8004e5c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e66:	4618      	mov	r0, r3
 8004e68:	f003 ff76 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d001      	beq.n	8004e76 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8004e72:	f7fd fd3f 	bl	80028f4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e76:	4b4c      	ldr	r3, [pc, #304]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e7a:	4a4b      	ldr	r2, [pc, #300]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e7c:	f043 0310 	orr.w	r3, r3, #16
 8004e80:	6453      	str	r3, [r2, #68]	; 0x44
 8004e82:	4b49      	ldr	r3, [pc, #292]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e86:	f003 0310 	and.w	r3, r3, #16
 8004e8a:	61fb      	str	r3, [r7, #28]
 8004e8c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e8e:	4b46      	ldr	r3, [pc, #280]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e92:	4a45      	ldr	r2, [pc, #276]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e94:	f043 0302 	orr.w	r3, r3, #2
 8004e98:	6313      	str	r3, [r2, #48]	; 0x30
 8004e9a:	4b43      	ldr	r3, [pc, #268]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	61bb      	str	r3, [r7, #24]
 8004ea4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ea6:	4b40      	ldr	r3, [pc, #256]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	4a3f      	ldr	r2, [pc, #252]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004eac:	f043 0301 	orr.w	r3, r3, #1
 8004eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8004eb2:	4b3d      	ldr	r3, [pc, #244]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ed6:	2307      	movs	r3, #7
 8004ed8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004edc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4834      	ldr	r0, [pc, #208]	; (8004fb4 <HAL_UART_MspInit+0x210>)
 8004ee4:	f001 fd76 	bl	80069d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004ee8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004eec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004efc:	2300      	movs	r3, #0
 8004efe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f02:	2307      	movs	r3, #7
 8004f04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004f08:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	482a      	ldr	r0, [pc, #168]	; (8004fb8 <HAL_UART_MspInit+0x214>)
 8004f10:	f001 fd60 	bl	80069d4 <HAL_GPIO_Init>
}
 8004f14:	e041      	b.n	8004f9a <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART6)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a28      	ldr	r2, [pc, #160]	; (8004fbc <HAL_UART_MspInit+0x218>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d13c      	bne.n	8004f9a <HAL_UART_MspInit+0x1f6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004f20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004f24:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004f26:	2300      	movs	r3, #0
 8004f28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f30:	4618      	mov	r0, r3
 8004f32:	f003 ff11 	bl	8008d58 <HAL_RCCEx_PeriphCLKConfig>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d001      	beq.n	8004f40 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8004f3c:	f7fd fcda 	bl	80028f4 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004f40:	4b19      	ldr	r3, [pc, #100]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f44:	4a18      	ldr	r2, [pc, #96]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004f46:	f043 0320 	orr.w	r3, r3, #32
 8004f4a:	6453      	str	r3, [r2, #68]	; 0x44
 8004f4c:	4b16      	ldr	r3, [pc, #88]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f50:	f003 0320 	and.w	r3, r3, #32
 8004f54:	613b      	str	r3, [r7, #16]
 8004f56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f58:	4b13      	ldr	r3, [pc, #76]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5c:	4a12      	ldr	r2, [pc, #72]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004f5e:	f043 0304 	orr.w	r3, r3, #4
 8004f62:	6313      	str	r3, [r2, #48]	; 0x30
 8004f64:	4b10      	ldr	r3, [pc, #64]	; (8004fa8 <HAL_UART_MspInit+0x204>)
 8004f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f68:	f003 0304 	and.w	r3, r3, #4
 8004f6c:	60fb      	str	r3, [r7, #12]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004f70:	23c0      	movs	r3, #192	; 0xc0
 8004f72:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f76:	2302      	movs	r3, #2
 8004f78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f82:	2303      	movs	r3, #3
 8004f84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004f88:	2308      	movs	r3, #8
 8004f8a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f8e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004f92:	4619      	mov	r1, r3
 8004f94:	480a      	ldr	r0, [pc, #40]	; (8004fc0 <HAL_UART_MspInit+0x21c>)
 8004f96:	f001 fd1d 	bl	80069d4 <HAL_GPIO_Init>
}
 8004f9a:	bf00      	nop
 8004f9c:	37c0      	adds	r7, #192	; 0xc0
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40007800 	.word	0x40007800
 8004fa8:	40023800 	.word	0x40023800
 8004fac:	40021400 	.word	0x40021400
 8004fb0:	40011000 	.word	0x40011000
 8004fb4:	40020400 	.word	0x40020400
 8004fb8:	40020000 	.word	0x40020000
 8004fbc:	40011400 	.word	0x40011400
 8004fc0:	40020800 	.word	0x40020800

08004fc4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004fca:	1d3b      	adds	r3, r7, #4
 8004fcc:	2200      	movs	r2, #0
 8004fce:	601a      	str	r2, [r3, #0]
 8004fd0:	605a      	str	r2, [r3, #4]
 8004fd2:	609a      	str	r2, [r3, #8]
 8004fd4:	60da      	str	r2, [r3, #12]
 8004fd6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004fd8:	4b3a      	ldr	r3, [pc, #232]	; (80050c4 <HAL_FMC_MspInit+0x100>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d16d      	bne.n	80050bc <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004fe0:	4b38      	ldr	r3, [pc, #224]	; (80050c4 <HAL_FMC_MspInit+0x100>)
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004fe6:	4b38      	ldr	r3, [pc, #224]	; (80050c8 <HAL_FMC_MspInit+0x104>)
 8004fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fea:	4a37      	ldr	r2, [pc, #220]	; (80050c8 <HAL_FMC_MspInit+0x104>)
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	6393      	str	r3, [r2, #56]	; 0x38
 8004ff2:	4b35      	ldr	r3, [pc, #212]	; (80050c8 <HAL_FMC_MspInit+0x104>)
 8004ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	603b      	str	r3, [r7, #0]
 8004ffc:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8004ffe:	f64f 7383 	movw	r3, #65411	; 0xff83
 8005002:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005004:	2302      	movs	r3, #2
 8005006:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800500c:	2303      	movs	r3, #3
 800500e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005010:	230c      	movs	r3, #12
 8005012:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005014:	1d3b      	adds	r3, r7, #4
 8005016:	4619      	mov	r1, r3
 8005018:	482c      	ldr	r0, [pc, #176]	; (80050cc <HAL_FMC_MspInit+0x108>)
 800501a:	f001 fcdb 	bl	80069d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 800501e:	f248 1333 	movw	r3, #33075	; 0x8133
 8005022:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005024:	2302      	movs	r3, #2
 8005026:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800502c:	2303      	movs	r3, #3
 800502e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005030:	230c      	movs	r3, #12
 8005032:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005034:	1d3b      	adds	r3, r7, #4
 8005036:	4619      	mov	r1, r3
 8005038:	4825      	ldr	r0, [pc, #148]	; (80050d0 <HAL_FMC_MspInit+0x10c>)
 800503a:	f001 fccb 	bl	80069d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800503e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8005042:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005044:	2302      	movs	r3, #2
 8005046:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005048:	2300      	movs	r3, #0
 800504a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800504c:	2303      	movs	r3, #3
 800504e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005050:	230c      	movs	r3, #12
 8005052:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005054:	1d3b      	adds	r3, r7, #4
 8005056:	4619      	mov	r1, r3
 8005058:	481e      	ldr	r0, [pc, #120]	; (80050d4 <HAL_FMC_MspInit+0x110>)
 800505a:	f001 fcbb 	bl	80069d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 800505e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8005062:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005064:	2302      	movs	r3, #2
 8005066:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005068:	2300      	movs	r3, #0
 800506a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800506c:	2303      	movs	r3, #3
 800506e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005070:	230c      	movs	r3, #12
 8005072:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005074:	1d3b      	adds	r3, r7, #4
 8005076:	4619      	mov	r1, r3
 8005078:	4817      	ldr	r0, [pc, #92]	; (80050d8 <HAL_FMC_MspInit+0x114>)
 800507a:	f001 fcab 	bl	80069d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 800507e:	2328      	movs	r3, #40	; 0x28
 8005080:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005082:	2302      	movs	r3, #2
 8005084:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800508a:	2303      	movs	r3, #3
 800508c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800508e:	230c      	movs	r3, #12
 8005090:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005092:	1d3b      	adds	r3, r7, #4
 8005094:	4619      	mov	r1, r3
 8005096:	4811      	ldr	r0, [pc, #68]	; (80050dc <HAL_FMC_MspInit+0x118>)
 8005098:	f001 fc9c 	bl	80069d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800509c:	2308      	movs	r3, #8
 800509e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050a0:	2302      	movs	r3, #2
 80050a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050a4:	2300      	movs	r3, #0
 80050a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050a8:	2303      	movs	r3, #3
 80050aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050ac:	230c      	movs	r3, #12
 80050ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 80050b0:	1d3b      	adds	r3, r7, #4
 80050b2:	4619      	mov	r1, r3
 80050b4:	480a      	ldr	r0, [pc, #40]	; (80050e0 <HAL_FMC_MspInit+0x11c>)
 80050b6:	f001 fc8d 	bl	80069d4 <HAL_GPIO_Init>
 80050ba:	e000      	b.n	80050be <HAL_FMC_MspInit+0xfa>
    return;
 80050bc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80050be:	3718      	adds	r7, #24
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	20000a84 	.word	0x20000a84
 80050c8:	40023800 	.word	0x40023800
 80050cc:	40021000 	.word	0x40021000
 80050d0:	40021800 	.word	0x40021800
 80050d4:	40020c00 	.word	0x40020c00
 80050d8:	40021400 	.word	0x40021400
 80050dc:	40021c00 	.word	0x40021c00
 80050e0:	40020800 	.word	0x40020800

080050e4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80050ec:	f7ff ff6a 	bl	8004fc4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80050f0:	bf00      	nop
 80050f2:	3708      	adds	r7, #8
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b08c      	sub	sp, #48	; 0x30
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005100:	2300      	movs	r3, #0
 8005102:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005104:	2300      	movs	r3, #0
 8005106:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8005108:	2200      	movs	r2, #0
 800510a:	6879      	ldr	r1, [r7, #4]
 800510c:	2036      	movs	r0, #54	; 0x36
 800510e:	f000 fdfd 	bl	8005d0c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005112:	2036      	movs	r0, #54	; 0x36
 8005114:	f000 fe16 	bl	8005d44 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005118:	4b1f      	ldr	r3, [pc, #124]	; (8005198 <HAL_InitTick+0xa0>)
 800511a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511c:	4a1e      	ldr	r2, [pc, #120]	; (8005198 <HAL_InitTick+0xa0>)
 800511e:	f043 0310 	orr.w	r3, r3, #16
 8005122:	6413      	str	r3, [r2, #64]	; 0x40
 8005124:	4b1c      	ldr	r3, [pc, #112]	; (8005198 <HAL_InitTick+0xa0>)
 8005126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005128:	f003 0310 	and.w	r3, r3, #16
 800512c:	60fb      	str	r3, [r7, #12]
 800512e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005130:	f107 0210 	add.w	r2, r7, #16
 8005134:	f107 0314 	add.w	r3, r7, #20
 8005138:	4611      	mov	r1, r2
 800513a:	4618      	mov	r0, r3
 800513c:	f003 fdda 	bl	8008cf4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005140:	f003 fdb0 	bl	8008ca4 <HAL_RCC_GetPCLK1Freq>
 8005144:	4603      	mov	r3, r0
 8005146:	005b      	lsls	r3, r3, #1
 8005148:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800514a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800514c:	4a13      	ldr	r2, [pc, #76]	; (800519c <HAL_InitTick+0xa4>)
 800514e:	fba2 2303 	umull	r2, r3, r2, r3
 8005152:	0c9b      	lsrs	r3, r3, #18
 8005154:	3b01      	subs	r3, #1
 8005156:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005158:	4b11      	ldr	r3, [pc, #68]	; (80051a0 <HAL_InitTick+0xa8>)
 800515a:	4a12      	ldr	r2, [pc, #72]	; (80051a4 <HAL_InitTick+0xac>)
 800515c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800515e:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <HAL_InitTick+0xa8>)
 8005160:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005164:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005166:	4a0e      	ldr	r2, [pc, #56]	; (80051a0 <HAL_InitTick+0xa8>)
 8005168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800516a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800516c:	4b0c      	ldr	r3, [pc, #48]	; (80051a0 <HAL_InitTick+0xa8>)
 800516e:	2200      	movs	r2, #0
 8005170:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005172:	4b0b      	ldr	r3, [pc, #44]	; (80051a0 <HAL_InitTick+0xa8>)
 8005174:	2200      	movs	r2, #0
 8005176:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8005178:	4809      	ldr	r0, [pc, #36]	; (80051a0 <HAL_InitTick+0xa8>)
 800517a:	f005 f83d 	bl	800a1f8 <HAL_TIM_Base_Init>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d104      	bne.n	800518e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8005184:	4806      	ldr	r0, [pc, #24]	; (80051a0 <HAL_InitTick+0xa8>)
 8005186:	f005 f88f 	bl	800a2a8 <HAL_TIM_Base_Start_IT>
 800518a:	4603      	mov	r3, r0
 800518c:	e000      	b.n	8005190 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
}
 8005190:	4618      	mov	r0, r3
 8005192:	3730      	adds	r7, #48	; 0x30
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40023800 	.word	0x40023800
 800519c:	431bde83 	.word	0x431bde83
 80051a0:	20008be8 	.word	0x20008be8
 80051a4:	40001000 	.word	0x40001000

080051a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80051ac:	e7fe      	b.n	80051ac <NMI_Handler+0x4>

080051ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80051ae:	b480      	push	{r7}
 80051b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80051b2:	e7fe      	b.n	80051b2 <HardFault_Handler+0x4>

080051b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80051b4:	b480      	push	{r7}
 80051b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80051b8:	e7fe      	b.n	80051b8 <MemManage_Handler+0x4>

080051ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80051ba:	b480      	push	{r7}
 80051bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80051be:	e7fe      	b.n	80051be <BusFault_Handler+0x4>

080051c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80051c0:	b480      	push	{r7}
 80051c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80051c4:	e7fe      	b.n	80051c4 <UsageFault_Handler+0x4>

080051c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80051c6:	b480      	push	{r7}
 80051c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80051ca:	bf00      	nop
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80051d8:	4b06      	ldr	r3, [pc, #24]	; (80051f4 <TIM6_DAC_IRQHandler+0x20>)
 80051da:	791b      	ldrb	r3, [r3, #4]
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d002      	beq.n	80051e8 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80051e2:	4804      	ldr	r0, [pc, #16]	; (80051f4 <TIM6_DAC_IRQHandler+0x20>)
 80051e4:	f000 fdde 	bl	8005da4 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80051e8:	4803      	ldr	r0, [pc, #12]	; (80051f8 <TIM6_DAC_IRQHandler+0x24>)
 80051ea:	f005 f8d5 	bl	800a398 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80051ee:	bf00      	nop
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20008924 	.word	0x20008924
 80051f8:	20008be8 	.word	0x20008be8

080051fc <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8005200:	4802      	ldr	r0, [pc, #8]	; (800520c <LTDC_IRQHandler+0x10>)
 8005202:	f002 fdf5 	bl	8007df0 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8005206:	bf00      	nop
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	20008760 	.word	0x20008760

08005210 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8005214:	4802      	ldr	r0, [pc, #8]	; (8005220 <DMA2D_IRQHandler+0x10>)
 8005216:	f001 f99f 	bl	8006558 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800521a:	bf00      	nop
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	20008a44 	.word	0x20008a44

08005224 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b086      	sub	sp, #24
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800522c:	4a14      	ldr	r2, [pc, #80]	; (8005280 <_sbrk+0x5c>)
 800522e:	4b15      	ldr	r3, [pc, #84]	; (8005284 <_sbrk+0x60>)
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005238:	4b13      	ldr	r3, [pc, #76]	; (8005288 <_sbrk+0x64>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d102      	bne.n	8005246 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005240:	4b11      	ldr	r3, [pc, #68]	; (8005288 <_sbrk+0x64>)
 8005242:	4a12      	ldr	r2, [pc, #72]	; (800528c <_sbrk+0x68>)
 8005244:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005246:	4b10      	ldr	r3, [pc, #64]	; (8005288 <_sbrk+0x64>)
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4413      	add	r3, r2
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	429a      	cmp	r2, r3
 8005252:	d207      	bcs.n	8005264 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005254:	f009 fd22 	bl	800ec9c <__errno>
 8005258:	4603      	mov	r3, r0
 800525a:	220c      	movs	r2, #12
 800525c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800525e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005262:	e009      	b.n	8005278 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005264:	4b08      	ldr	r3, [pc, #32]	; (8005288 <_sbrk+0x64>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800526a:	4b07      	ldr	r3, [pc, #28]	; (8005288 <_sbrk+0x64>)
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4413      	add	r3, r2
 8005272:	4a05      	ldr	r2, [pc, #20]	; (8005288 <_sbrk+0x64>)
 8005274:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005276:	68fb      	ldr	r3, [r7, #12]
}
 8005278:	4618      	mov	r0, r3
 800527a:	3718      	adds	r7, #24
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	20050000 	.word	0x20050000
 8005284:	00000400 	.word	0x00000400
 8005288:	20000a88 	.word	0x20000a88
 800528c:	20008c88 	.word	0x20008c88

08005290 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005294:	4b06      	ldr	r3, [pc, #24]	; (80052b0 <SystemInit+0x20>)
 8005296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800529a:	4a05      	ldr	r2, [pc, #20]	; (80052b0 <SystemInit+0x20>)
 800529c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80052a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80052a4:	bf00      	nop
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	e000ed00 	.word	0xe000ed00

080052b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80052b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80052ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80052b8:	480d      	ldr	r0, [pc, #52]	; (80052f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80052ba:	490e      	ldr	r1, [pc, #56]	; (80052f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80052bc:	4a0e      	ldr	r2, [pc, #56]	; (80052f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80052be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80052c0:	e002      	b.n	80052c8 <LoopCopyDataInit>

080052c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80052c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052c6:	3304      	adds	r3, #4

080052c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052cc:	d3f9      	bcc.n	80052c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052ce:	4a0b      	ldr	r2, [pc, #44]	; (80052fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80052d0:	4c0b      	ldr	r4, [pc, #44]	; (8005300 <LoopFillZerobss+0x26>)
  movs r3, #0
 80052d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052d4:	e001      	b.n	80052da <LoopFillZerobss>

080052d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052d8:	3204      	adds	r2, #4

080052da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052dc:	d3fb      	bcc.n	80052d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80052de:	f7ff ffd7 	bl	8005290 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80052e2:	f009 fce1 	bl	800eca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80052e6:	f7fb fc3d 	bl	8000b64 <main>
  bx  lr    
 80052ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80052ec:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80052f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052f4:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 80052f8:	080d145c 	.word	0x080d145c
  ldr r2, =_sbss
 80052fc:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8005300:	20008c88 	.word	0x20008c88

08005304 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005304:	e7fe      	b.n	8005304 <ADC_IRQHandler>

08005306 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800530a:	2003      	movs	r0, #3
 800530c:	f000 fcf3 	bl	8005cf6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005310:	200f      	movs	r0, #15
 8005312:	f7ff fef1 	bl	80050f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005316:	f7ff f953 	bl	80045c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	bd80      	pop	{r7, pc}

08005320 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005324:	4b06      	ldr	r3, [pc, #24]	; (8005340 <HAL_IncTick+0x20>)
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	461a      	mov	r2, r3
 800532a:	4b06      	ldr	r3, [pc, #24]	; (8005344 <HAL_IncTick+0x24>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4413      	add	r3, r2
 8005330:	4a04      	ldr	r2, [pc, #16]	; (8005344 <HAL_IncTick+0x24>)
 8005332:	6013      	str	r3, [r2, #0]
}
 8005334:	bf00      	nop
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	20000048 	.word	0x20000048
 8005344:	20008c34 	.word	0x20008c34

08005348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
  return uwTick;
 800534c:	4b03      	ldr	r3, [pc, #12]	; (800535c <HAL_GetTick+0x14>)
 800534e:	681b      	ldr	r3, [r3, #0]
}
 8005350:	4618      	mov	r0, r3
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	20008c34 	.word	0x20008c34

08005360 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005368:	f7ff ffee 	bl	8005348 <HAL_GetTick>
 800536c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005378:	d005      	beq.n	8005386 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800537a:	4b0a      	ldr	r3, [pc, #40]	; (80053a4 <HAL_Delay+0x44>)
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	461a      	mov	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4413      	add	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005386:	bf00      	nop
 8005388:	f7ff ffde 	bl	8005348 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	429a      	cmp	r2, r3
 8005396:	d8f7      	bhi.n	8005388 <HAL_Delay+0x28>
  {
  }
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	20000048 	.word	0x20000048

080053a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053b0:	2300      	movs	r3, #0
 80053b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e031      	b.n	8005422 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d109      	bne.n	80053da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7ff f922 	bl	8004610 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	f003 0310 	and.w	r3, r3, #16
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d116      	bne.n	8005414 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053ea:	4b10      	ldr	r3, [pc, #64]	; (800542c <HAL_ADC_Init+0x84>)
 80053ec:	4013      	ands	r3, r2
 80053ee:	f043 0202 	orr.w	r2, r3, #2
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 fad6 	bl	80059a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	f023 0303 	bic.w	r3, r3, #3
 800540a:	f043 0201 	orr.w	r2, r3, #1
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	641a      	str	r2, [r3, #64]	; 0x40
 8005412:	e001      	b.n	8005418 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005420:	7bfb      	ldrb	r3, [r7, #15]
}
 8005422:	4618      	mov	r0, r3
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	ffffeefd 	.word	0xffffeefd

08005430 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8005438:	2300      	movs	r3, #0
 800543a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <HAL_ADC_Start+0x1a>
 8005446:	2302      	movs	r3, #2
 8005448:	e0ad      	b.n	80055a6 <HAL_ADC_Start+0x176>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 0301 	and.w	r3, r3, #1
 800545c:	2b01      	cmp	r3, #1
 800545e:	d018      	beq.n	8005492 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f042 0201 	orr.w	r2, r2, #1
 800546e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005470:	4b50      	ldr	r3, [pc, #320]	; (80055b4 <HAL_ADC_Start+0x184>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a50      	ldr	r2, [pc, #320]	; (80055b8 <HAL_ADC_Start+0x188>)
 8005476:	fba2 2303 	umull	r2, r3, r2, r3
 800547a:	0c9a      	lsrs	r2, r3, #18
 800547c:	4613      	mov	r3, r2
 800547e:	005b      	lsls	r3, r3, #1
 8005480:	4413      	add	r3, r2
 8005482:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005484:	e002      	b.n	800548c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	3b01      	subs	r3, #1
 800548a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1f9      	bne.n	8005486 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b01      	cmp	r3, #1
 800549e:	d175      	bne.n	800558c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054a4:	4b45      	ldr	r3, [pc, #276]	; (80055bc <HAL_ADC_Start+0x18c>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d007      	beq.n	80054ce <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80054c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054da:	d106      	bne.n	80054ea <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e0:	f023 0206 	bic.w	r2, r3, #6
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	645a      	str	r2, [r3, #68]	; 0x44
 80054e8:	e002      	b.n	80054f0 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005500:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8005502:	4b2f      	ldr	r3, [pc, #188]	; (80055c0 <HAL_ADC_Start+0x190>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f003 031f 	and.w	r3, r3, #31
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10f      	bne.n	800552e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d143      	bne.n	80055a4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	689a      	ldr	r2, [r3, #8]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800552a:	609a      	str	r2, [r3, #8]
 800552c:	e03a      	b.n	80055a4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a24      	ldr	r2, [pc, #144]	; (80055c4 <HAL_ADC_Start+0x194>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d10e      	bne.n	8005556 <HAL_ADC_Start+0x126>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d107      	bne.n	8005556 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005554:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8005556:	4b1a      	ldr	r3, [pc, #104]	; (80055c0 <HAL_ADC_Start+0x190>)
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f003 0310 	and.w	r3, r3, #16
 800555e:	2b00      	cmp	r3, #0
 8005560:	d120      	bne.n	80055a4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a18      	ldr	r2, [pc, #96]	; (80055c8 <HAL_ADC_Start+0x198>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d11b      	bne.n	80055a4 <HAL_ADC_Start+0x174>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d114      	bne.n	80055a4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	689a      	ldr	r2, [r3, #8]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005588:	609a      	str	r2, [r3, #8]
 800558a:	e00b      	b.n	80055a4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005590:	f043 0210 	orr.w	r2, r3, #16
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559c:	f043 0201 	orr.w	r2, r3, #1
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3714      	adds	r7, #20
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	20000040 	.word	0x20000040
 80055b8:	431bde83 	.word	0x431bde83
 80055bc:	fffff8fe 	.word	0xfffff8fe
 80055c0:	40012300 	.word	0x40012300
 80055c4:	40012000 	.word	0x40012000
 80055c8:	40012200 	.word	0x40012200

080055cc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80055d6:	2300      	movs	r3, #0
 80055d8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e8:	d113      	bne.n	8005612 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80055f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055f8:	d10b      	bne.n	8005612 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fe:	f043 0220 	orr.w	r2, r3, #32
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e063      	b.n	80056da <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005612:	f7ff fe99 	bl	8005348 <HAL_GetTick>
 8005616:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005618:	e021      	b.n	800565e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005620:	d01d      	beq.n	800565e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d007      	beq.n	8005638 <HAL_ADC_PollForConversion+0x6c>
 8005628:	f7ff fe8e 	bl	8005348 <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	429a      	cmp	r2, r3
 8005636:	d212      	bcs.n	800565e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b02      	cmp	r3, #2
 8005644:	d00b      	beq.n	800565e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	f043 0204 	orr.w	r2, r3, #4
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e03d      	b.n	80056da <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b02      	cmp	r3, #2
 800566a:	d1d6      	bne.n	800561a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f06f 0212 	mvn.w	r2, #18
 8005674:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d123      	bne.n	80056d8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005694:	2b00      	cmp	r3, #0
 8005696:	d11f      	bne.n	80056d8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800569e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d006      	beq.n	80056b4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d111      	bne.n	80056d8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d105      	bne.n	80056d8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	f043 0201 	orr.w	r2, r3, #1
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005706:	2300      	movs	r3, #0
 8005708:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_ADC_ConfigChannel+0x1c>
 8005714:	2302      	movs	r3, #2
 8005716:	e136      	b.n	8005986 <HAL_ADC_ConfigChannel+0x28a>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b09      	cmp	r3, #9
 8005726:	d93a      	bls.n	800579e <HAL_ADC_ConfigChannel+0xa2>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005730:	d035      	beq.n	800579e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68d9      	ldr	r1, [r3, #12]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	b29b      	uxth	r3, r3
 800573e:	461a      	mov	r2, r3
 8005740:	4613      	mov	r3, r2
 8005742:	005b      	lsls	r3, r3, #1
 8005744:	4413      	add	r3, r2
 8005746:	3b1e      	subs	r3, #30
 8005748:	2207      	movs	r2, #7
 800574a:	fa02 f303 	lsl.w	r3, r2, r3
 800574e:	43da      	mvns	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	400a      	ands	r2, r1
 8005756:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a8d      	ldr	r2, [pc, #564]	; (8005994 <HAL_ADC_ConfigChannel+0x298>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d10a      	bne.n	8005778 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68d9      	ldr	r1, [r3, #12]
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	061a      	lsls	r2, r3, #24
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005776:	e035      	b.n	80057e4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68d9      	ldr	r1, [r3, #12]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	b29b      	uxth	r3, r3
 8005788:	4618      	mov	r0, r3
 800578a:	4603      	mov	r3, r0
 800578c:	005b      	lsls	r3, r3, #1
 800578e:	4403      	add	r3, r0
 8005790:	3b1e      	subs	r3, #30
 8005792:	409a      	lsls	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	430a      	orrs	r2, r1
 800579a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800579c:	e022      	b.n	80057e4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	6919      	ldr	r1, [r3, #16]
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	461a      	mov	r2, r3
 80057ac:	4613      	mov	r3, r2
 80057ae:	005b      	lsls	r3, r3, #1
 80057b0:	4413      	add	r3, r2
 80057b2:	2207      	movs	r2, #7
 80057b4:	fa02 f303 	lsl.w	r3, r2, r3
 80057b8:	43da      	mvns	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	400a      	ands	r2, r1
 80057c0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6919      	ldr	r1, [r3, #16]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	4618      	mov	r0, r3
 80057d4:	4603      	mov	r3, r0
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	4403      	add	r3, r0
 80057da:	409a      	lsls	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	430a      	orrs	r2, r1
 80057e2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	2b06      	cmp	r3, #6
 80057ea:	d824      	bhi.n	8005836 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	4613      	mov	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	4413      	add	r3, r2
 80057fc:	3b05      	subs	r3, #5
 80057fe:	221f      	movs	r2, #31
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	43da      	mvns	r2, r3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	400a      	ands	r2, r1
 800580c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	b29b      	uxth	r3, r3
 800581a:	4618      	mov	r0, r3
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	4613      	mov	r3, r2
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	4413      	add	r3, r2
 8005826:	3b05      	subs	r3, #5
 8005828:	fa00 f203 	lsl.w	r2, r0, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	430a      	orrs	r2, r1
 8005832:	635a      	str	r2, [r3, #52]	; 0x34
 8005834:	e04c      	b.n	80058d0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	2b0c      	cmp	r3, #12
 800583c:	d824      	bhi.n	8005888 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	4613      	mov	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	3b23      	subs	r3, #35	; 0x23
 8005850:	221f      	movs	r2, #31
 8005852:	fa02 f303 	lsl.w	r3, r2, r3
 8005856:	43da      	mvns	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	400a      	ands	r2, r1
 800585e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	b29b      	uxth	r3, r3
 800586c:	4618      	mov	r0, r3
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	685a      	ldr	r2, [r3, #4]
 8005872:	4613      	mov	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	3b23      	subs	r3, #35	; 0x23
 800587a:	fa00 f203 	lsl.w	r2, r0, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	430a      	orrs	r2, r1
 8005884:	631a      	str	r2, [r3, #48]	; 0x30
 8005886:	e023      	b.n	80058d0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	4613      	mov	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	4413      	add	r3, r2
 8005898:	3b41      	subs	r3, #65	; 0x41
 800589a:	221f      	movs	r2, #31
 800589c:	fa02 f303 	lsl.w	r3, r2, r3
 80058a0:	43da      	mvns	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	400a      	ands	r2, r1
 80058a8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	4618      	mov	r0, r3
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	4613      	mov	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	4413      	add	r3, r2
 80058c2:	3b41      	subs	r3, #65	; 0x41
 80058c4:	fa00 f203 	lsl.w	r2, r0, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	430a      	orrs	r2, r1
 80058ce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a30      	ldr	r2, [pc, #192]	; (8005998 <HAL_ADC_ConfigChannel+0x29c>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d10a      	bne.n	80058f0 <HAL_ADC_ConfigChannel+0x1f4>
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80058e2:	d105      	bne.n	80058f0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80058e4:	4b2d      	ldr	r3, [pc, #180]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	4a2c      	ldr	r2, [pc, #176]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 80058ea:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80058ee:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a28      	ldr	r2, [pc, #160]	; (8005998 <HAL_ADC_ConfigChannel+0x29c>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d10f      	bne.n	800591a <HAL_ADC_ConfigChannel+0x21e>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2b12      	cmp	r3, #18
 8005900:	d10b      	bne.n	800591a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005902:	4b26      	ldr	r3, [pc, #152]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	4a25      	ldr	r2, [pc, #148]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 8005908:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800590c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800590e:	4b23      	ldr	r3, [pc, #140]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	4a22      	ldr	r2, [pc, #136]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 8005914:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005918:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a1e      	ldr	r2, [pc, #120]	; (8005998 <HAL_ADC_ConfigChannel+0x29c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d12b      	bne.n	800597c <HAL_ADC_ConfigChannel+0x280>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a1a      	ldr	r2, [pc, #104]	; (8005994 <HAL_ADC_ConfigChannel+0x298>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d003      	beq.n	8005936 <HAL_ADC_ConfigChannel+0x23a>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2b11      	cmp	r3, #17
 8005934:	d122      	bne.n	800597c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005936:	4b19      	ldr	r3, [pc, #100]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	4a18      	ldr	r2, [pc, #96]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 800593c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005940:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005942:	4b16      	ldr	r3, [pc, #88]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	4a15      	ldr	r2, [pc, #84]	; (800599c <HAL_ADC_ConfigChannel+0x2a0>)
 8005948:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800594c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a10      	ldr	r2, [pc, #64]	; (8005994 <HAL_ADC_ConfigChannel+0x298>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d111      	bne.n	800597c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005958:	4b11      	ldr	r3, [pc, #68]	; (80059a0 <HAL_ADC_ConfigChannel+0x2a4>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a11      	ldr	r2, [pc, #68]	; (80059a4 <HAL_ADC_ConfigChannel+0x2a8>)
 800595e:	fba2 2303 	umull	r2, r3, r2, r3
 8005962:	0c9a      	lsrs	r2, r3, #18
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800596e:	e002      	b.n	8005976 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	3b01      	subs	r3, #1
 8005974:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1f9      	bne.n	8005970 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	10000012 	.word	0x10000012
 8005998:	40012000 	.word	0x40012000
 800599c:	40012300 	.word	0x40012300
 80059a0:	20000040 	.word	0x20000040
 80059a4:	431bde83 	.word	0x431bde83

080059a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80059b0:	4b78      	ldr	r3, [pc, #480]	; (8005b94 <ADC_Init+0x1ec>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	4a77      	ldr	r2, [pc, #476]	; (8005b94 <ADC_Init+0x1ec>)
 80059b6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80059ba:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80059bc:	4b75      	ldr	r3, [pc, #468]	; (8005b94 <ADC_Init+0x1ec>)
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	4973      	ldr	r1, [pc, #460]	; (8005b94 <ADC_Init+0x1ec>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	685a      	ldr	r2, [r3, #4]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6859      	ldr	r1, [r3, #4]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	021a      	lsls	r2, r3, #8
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80059fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	6859      	ldr	r1, [r3, #4]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689a      	ldr	r2, [r3, #8]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a1e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6899      	ldr	r1, [r3, #8]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a36:	4a58      	ldr	r2, [pc, #352]	; (8005b98 <ADC_Init+0x1f0>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d022      	beq.n	8005a82 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689a      	ldr	r2, [r3, #8]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a4a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6899      	ldr	r1, [r3, #8]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005a6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	6899      	ldr	r1, [r3, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	609a      	str	r2, [r3, #8]
 8005a80:	e00f      	b.n	8005aa2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	689a      	ldr	r2, [r3, #8]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	689a      	ldr	r2, [r3, #8]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005aa0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 0202 	bic.w	r2, r2, #2
 8005ab0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6899      	ldr	r1, [r3, #8]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	005a      	lsls	r2, r3, #1
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	430a      	orrs	r2, r1
 8005ac4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d01b      	beq.n	8005b08 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ade:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005aee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6859      	ldr	r1, [r3, #4]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afa:	3b01      	subs	r3, #1
 8005afc:	035a      	lsls	r2, r3, #13
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	605a      	str	r2, [r3, #4]
 8005b06:	e007      	b.n	8005b18 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b16:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005b26:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	051a      	lsls	r2, r3, #20
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b4c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	6899      	ldr	r1, [r3, #8]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005b5a:	025a      	lsls	r2, r3, #9
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689a      	ldr	r2, [r3, #8]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6899      	ldr	r1, [r3, #8]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	029a      	lsls	r2, r3, #10
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	430a      	orrs	r2, r1
 8005b86:	609a      	str	r2, [r3, #8]
}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr
 8005b94:	40012300 	.word	0x40012300
 8005b98:	0f000001 	.word	0x0f000001

08005b9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f003 0307 	and.w	r3, r3, #7
 8005baa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bac:	4b0b      	ldr	r3, [pc, #44]	; (8005bdc <__NVIC_SetPriorityGrouping+0x40>)
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005bb8:	4013      	ands	r3, r2
 8005bba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005bc4:	4b06      	ldr	r3, [pc, #24]	; (8005be0 <__NVIC_SetPriorityGrouping+0x44>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bca:	4a04      	ldr	r2, [pc, #16]	; (8005bdc <__NVIC_SetPriorityGrouping+0x40>)
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	60d3      	str	r3, [r2, #12]
}
 8005bd0:	bf00      	nop
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr
 8005bdc:	e000ed00 	.word	0xe000ed00
 8005be0:	05fa0000 	.word	0x05fa0000

08005be4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005be8:	4b04      	ldr	r3, [pc, #16]	; (8005bfc <__NVIC_GetPriorityGrouping+0x18>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	0a1b      	lsrs	r3, r3, #8
 8005bee:	f003 0307 	and.w	r3, r3, #7
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr
 8005bfc:	e000ed00 	.word	0xe000ed00

08005c00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	4603      	mov	r3, r0
 8005c08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	db0b      	blt.n	8005c2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c12:	79fb      	ldrb	r3, [r7, #7]
 8005c14:	f003 021f 	and.w	r2, r3, #31
 8005c18:	4907      	ldr	r1, [pc, #28]	; (8005c38 <__NVIC_EnableIRQ+0x38>)
 8005c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c1e:	095b      	lsrs	r3, r3, #5
 8005c20:	2001      	movs	r0, #1
 8005c22:	fa00 f202 	lsl.w	r2, r0, r2
 8005c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005c2a:	bf00      	nop
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	e000e100 	.word	0xe000e100

08005c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	4603      	mov	r3, r0
 8005c44:	6039      	str	r1, [r7, #0]
 8005c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	db0a      	blt.n	8005c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	b2da      	uxtb	r2, r3
 8005c54:	490c      	ldr	r1, [pc, #48]	; (8005c88 <__NVIC_SetPriority+0x4c>)
 8005c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c5a:	0112      	lsls	r2, r2, #4
 8005c5c:	b2d2      	uxtb	r2, r2
 8005c5e:	440b      	add	r3, r1
 8005c60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c64:	e00a      	b.n	8005c7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	b2da      	uxtb	r2, r3
 8005c6a:	4908      	ldr	r1, [pc, #32]	; (8005c8c <__NVIC_SetPriority+0x50>)
 8005c6c:	79fb      	ldrb	r3, [r7, #7]
 8005c6e:	f003 030f 	and.w	r3, r3, #15
 8005c72:	3b04      	subs	r3, #4
 8005c74:	0112      	lsls	r2, r2, #4
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	440b      	add	r3, r1
 8005c7a:	761a      	strb	r2, [r3, #24]
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	e000e100 	.word	0xe000e100
 8005c8c:	e000ed00 	.word	0xe000ed00

08005c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b089      	sub	sp, #36	; 0x24
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f003 0307 	and.w	r3, r3, #7
 8005ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	f1c3 0307 	rsb	r3, r3, #7
 8005caa:	2b04      	cmp	r3, #4
 8005cac:	bf28      	it	cs
 8005cae:	2304      	movcs	r3, #4
 8005cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	3304      	adds	r3, #4
 8005cb6:	2b06      	cmp	r3, #6
 8005cb8:	d902      	bls.n	8005cc0 <NVIC_EncodePriority+0x30>
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	3b03      	subs	r3, #3
 8005cbe:	e000      	b.n	8005cc2 <NVIC_EncodePriority+0x32>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	fa02 f303 	lsl.w	r3, r2, r3
 8005cce:	43da      	mvns	r2, r3
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	401a      	ands	r2, r3
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	fa01 f303 	lsl.w	r3, r1, r3
 8005ce2:	43d9      	mvns	r1, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ce8:	4313      	orrs	r3, r2
         );
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3724      	adds	r7, #36	; 0x24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cf6:	b580      	push	{r7, lr}
 8005cf8:	b082      	sub	sp, #8
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7ff ff4c 	bl	8005b9c <__NVIC_SetPriorityGrouping>
}
 8005d04:	bf00      	nop
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b086      	sub	sp, #24
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
 8005d18:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005d1e:	f7ff ff61 	bl	8005be4 <__NVIC_GetPriorityGrouping>
 8005d22:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	68b9      	ldr	r1, [r7, #8]
 8005d28:	6978      	ldr	r0, [r7, #20]
 8005d2a:	f7ff ffb1 	bl	8005c90 <NVIC_EncodePriority>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d34:	4611      	mov	r1, r2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7ff ff80 	bl	8005c3c <__NVIC_SetPriority>
}
 8005d3c:	bf00      	nop
 8005d3e:	3718      	adds	r7, #24
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff ff54 	bl	8005c00 <__NVIC_EnableIRQ>
}
 8005d58:	bf00      	nop
 8005d5a:	3708      	adds	r7, #8
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d101      	bne.n	8005d72 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e014      	b.n	8005d9c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	791b      	ldrb	r3, [r3, #4]
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d105      	bne.n	8005d88 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fe fcb2 	bl	80046ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3708      	adds	r7, #8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005db6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dba:	d120      	bne.n	8005dfe <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005dc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dca:	d118      	bne.n	8005dfe <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2204      	movs	r2, #4
 8005dd0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	f043 0201 	orr.w	r2, r3, #1
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005de6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005df6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 f82d 	bl	8005e58 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e0c:	d120      	bne.n	8005e50 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e1c:	d118      	bne.n	8005e50 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2204      	movs	r2, #4
 8005e22:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	f043 0202 	orr.w	r2, r3, #2
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005e38:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005e48:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f85d 	bl	8005f0a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005e50:	bf00      	nop
 8005e52:	3708      	adds	r7, #8
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	795b      	ldrb	r3, [r3, #5]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d101      	bne.n	8005e84 <HAL_DAC_ConfigChannel+0x18>
 8005e80:	2302      	movs	r3, #2
 8005e82:	e03c      	b.n	8005efe <HAL_DAC_ConfigChannel+0x92>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2201      	movs	r2, #1
 8005e88:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2202      	movs	r2, #2
 8005e8e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f003 0310 	and.w	r3, r3, #16
 8005e9e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea6:	43db      	mvns	r3, r3
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f003 0310 	and.w	r3, r3, #16
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	6819      	ldr	r1, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	22c0      	movs	r2, #192	; 0xc0
 8005ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee6:	43da      	mvns	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	400a      	ands	r2, r1
 8005eee:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	371c      	adds	r7, #28
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	b083      	sub	sp, #12
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005f12:	bf00      	nop
 8005f14:	370c      	adds	r7, #12
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
	...

08005f20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b086      	sub	sp, #24
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005f2c:	f7ff fa0c 	bl	8005348 <HAL_GetTick>
 8005f30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e099      	b.n	8006070 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0201 	bic.w	r2, r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f5c:	e00f      	b.n	8005f7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f5e:	f7ff f9f3 	bl	8005348 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b05      	cmp	r3, #5
 8005f6a:	d908      	bls.n	8005f7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2220      	movs	r2, #32
 8005f70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2203      	movs	r2, #3
 8005f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e078      	b.n	8006070 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1e8      	bne.n	8005f5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f94:	697a      	ldr	r2, [r7, #20]
 8005f96:	4b38      	ldr	r3, [pc, #224]	; (8006078 <HAL_DMA_Init+0x158>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005faa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005fb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005fc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd4:	2b04      	cmp	r3, #4
 8005fd6:	d107      	bne.n	8005fe8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f023 0307 	bic.w	r3, r3, #7
 8005ffe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	4313      	orrs	r3, r2
 8006008:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600e:	2b04      	cmp	r3, #4
 8006010:	d117      	bne.n	8006042 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	4313      	orrs	r3, r2
 800601a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00e      	beq.n	8006042 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f8bd 	bl	80061a4 <DMA_CheckFifoParam>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d008      	beq.n	8006042 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2240      	movs	r2, #64	; 0x40
 8006034:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2201      	movs	r2, #1
 800603a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800603e:	2301      	movs	r3, #1
 8006040:	e016      	b.n	8006070 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 f874 	bl	8006138 <DMA_CalcBaseAndBitshift>
 8006050:	4603      	mov	r3, r0
 8006052:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006058:	223f      	movs	r2, #63	; 0x3f
 800605a:	409a      	lsls	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3718      	adds	r7, #24
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	f010803f 	.word	0xf010803f

0800607c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e050      	b.n	8006130 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b02      	cmp	r3, #2
 8006098:	d101      	bne.n	800609e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800609a:	2302      	movs	r3, #2
 800609c:	e048      	b.n	8006130 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f022 0201 	bic.w	r2, r2, #1
 80060ac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2200      	movs	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2200      	movs	r2, #0
 80060bc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2200      	movs	r2, #0
 80060c4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2200      	movs	r2, #0
 80060cc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2200      	movs	r2, #0
 80060d4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2221      	movs	r2, #33	; 0x21
 80060dc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f82a 	bl	8006138 <DMA_CalcBaseAndBitshift>
 80060e4:	4603      	mov	r3, r0
 80060e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060ec:	223f      	movs	r2, #63	; 0x3f
 80060ee:	409a      	lsls	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	b2db      	uxtb	r3, r3
 8006146:	3b10      	subs	r3, #16
 8006148:	4a13      	ldr	r2, [pc, #76]	; (8006198 <DMA_CalcBaseAndBitshift+0x60>)
 800614a:	fba2 2303 	umull	r2, r3, r2, r3
 800614e:	091b      	lsrs	r3, r3, #4
 8006150:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006152:	4a12      	ldr	r2, [pc, #72]	; (800619c <DMA_CalcBaseAndBitshift+0x64>)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4413      	add	r3, r2
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2b03      	cmp	r3, #3
 8006164:	d908      	bls.n	8006178 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	4b0c      	ldr	r3, [pc, #48]	; (80061a0 <DMA_CalcBaseAndBitshift+0x68>)
 800616e:	4013      	ands	r3, r2
 8006170:	1d1a      	adds	r2, r3, #4
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	659a      	str	r2, [r3, #88]	; 0x58
 8006176:	e006      	b.n	8006186 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	461a      	mov	r2, r3
 800617e:	4b08      	ldr	r3, [pc, #32]	; (80061a0 <DMA_CalcBaseAndBitshift+0x68>)
 8006180:	4013      	ands	r3, r2
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800618a:	4618      	mov	r0, r3
 800618c:	3714      	adds	r7, #20
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	aaaaaaab 	.word	0xaaaaaaab
 800619c:	080d13b0 	.word	0x080d13b0
 80061a0:	fffffc00 	.word	0xfffffc00

080061a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061ac:	2300      	movs	r3, #0
 80061ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d11f      	bne.n	80061fe <DMA_CheckFifoParam+0x5a>
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	2b03      	cmp	r3, #3
 80061c2:	d856      	bhi.n	8006272 <DMA_CheckFifoParam+0xce>
 80061c4:	a201      	add	r2, pc, #4	; (adr r2, 80061cc <DMA_CheckFifoParam+0x28>)
 80061c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ca:	bf00      	nop
 80061cc:	080061dd 	.word	0x080061dd
 80061d0:	080061ef 	.word	0x080061ef
 80061d4:	080061dd 	.word	0x080061dd
 80061d8:	08006273 	.word	0x08006273
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d046      	beq.n	8006276 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061ec:	e043      	b.n	8006276 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80061f6:	d140      	bne.n	800627a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061fc:	e03d      	b.n	800627a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006206:	d121      	bne.n	800624c <DMA_CheckFifoParam+0xa8>
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2b03      	cmp	r3, #3
 800620c:	d837      	bhi.n	800627e <DMA_CheckFifoParam+0xda>
 800620e:	a201      	add	r2, pc, #4	; (adr r2, 8006214 <DMA_CheckFifoParam+0x70>)
 8006210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006214:	08006225 	.word	0x08006225
 8006218:	0800622b 	.word	0x0800622b
 800621c:	08006225 	.word	0x08006225
 8006220:	0800623d 	.word	0x0800623d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	73fb      	strb	r3, [r7, #15]
      break;
 8006228:	e030      	b.n	800628c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d025      	beq.n	8006282 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800623a:	e022      	b.n	8006282 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006240:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006244:	d11f      	bne.n	8006286 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800624a:	e01c      	b.n	8006286 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	2b02      	cmp	r3, #2
 8006250:	d903      	bls.n	800625a <DMA_CheckFifoParam+0xb6>
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	2b03      	cmp	r3, #3
 8006256:	d003      	beq.n	8006260 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006258:	e018      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	73fb      	strb	r3, [r7, #15]
      break;
 800625e:	e015      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006264:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00e      	beq.n	800628a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	73fb      	strb	r3, [r7, #15]
      break;
 8006270:	e00b      	b.n	800628a <DMA_CheckFifoParam+0xe6>
      break;
 8006272:	bf00      	nop
 8006274:	e00a      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      break;
 8006276:	bf00      	nop
 8006278:	e008      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      break;
 800627a:	bf00      	nop
 800627c:	e006      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      break;
 800627e:	bf00      	nop
 8006280:	e004      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      break;
 8006282:	bf00      	nop
 8006284:	e002      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      break;   
 8006286:	bf00      	nop
 8006288:	e000      	b.n	800628c <DMA_CheckFifoParam+0xe8>
      break;
 800628a:	bf00      	nop
    }
  } 
  
  return status; 
 800628c:	7bfb      	ldrb	r3, [r7, #15]
}
 800628e:	4618      	mov	r0, r3
 8006290:	3714      	adds	r7, #20
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr
 800629a:	bf00      	nop

0800629c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e039      	b.n	8006322 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7fe fa5a 	bl	800477c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685a      	ldr	r2, [r3, #4]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ec:	f023 0107 	bic.w	r1, r3, #7
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	430a      	orrs	r2, r1
 80062fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006302:	4b0a      	ldr	r3, [pc, #40]	; (800632c <HAL_DMA2D_Init+0x90>)
 8006304:	4013      	ands	r3, r2
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	68d1      	ldr	r1, [r2, #12]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6812      	ldr	r2, [r2, #0]
 800630e:	430b      	orrs	r3, r1
 8006310:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	ffffc000 	.word	0xffffc000

08006330 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b086      	sub	sp, #24
 8006334:	af02      	add	r7, sp, #8
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
 800633c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_DMA2D_Start+0x1c>
 8006348:	2302      	movs	r3, #2
 800634a:	e018      	b.n	800637e <HAL_DMA2D_Start+0x4e>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	68b9      	ldr	r1, [r7, #8]
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f000 fa98 	bl	800689c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f042 0201 	orr.w	r2, r2, #1
 800637a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3710      	adds	r7, #16
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}

08006386 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b086      	sub	sp, #24
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
 800638e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d056      	beq.n	8006450 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80063a2:	f7fe ffd1 	bl	8005348 <HAL_GetTick>
 80063a6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80063a8:	e04b      	b.n	8006442 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d023      	beq.n	8006404 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f003 0320 	and.w	r3, r3, #32
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d005      	beq.n	80063d2 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ca:	f043 0202 	orr.w	r2, r3, #2
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f003 0301 	and.w	r3, r3, #1
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d005      	beq.n	80063e8 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063e0:	f043 0201 	orr.w	r2, r3, #1
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2221      	movs	r2, #33	; 0x21
 80063ee:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2204      	movs	r2, #4
 80063f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e0a5      	b.n	8006550 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800640a:	d01a      	beq.n	8006442 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800640c:	f7fe ff9c 	bl	8005348 <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	429a      	cmp	r2, r3
 800641a:	d302      	bcc.n	8006422 <HAL_DMA2D_PollForTransfer+0x9c>
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10f      	bne.n	8006442 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006426:	f043 0220 	orr.w	r2, r3, #32
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2203      	movs	r2, #3
 8006432:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e086      	b.n	8006550 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f003 0302 	and.w	r3, r3, #2
 800644c:	2b00      	cmp	r3, #0
 800644e:	d0ac      	beq.n	80063aa <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	69db      	ldr	r3, [r3, #28]
 8006456:	f003 0320 	and.w	r3, r3, #32
 800645a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	f003 0320 	and.w	r3, r3, #32
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	4313      	orrs	r3, r2
 800646a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d061      	beq.n	8006536 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006472:	f7fe ff69 	bl	8005348 <HAL_GetTick>
 8006476:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006478:	e056      	b.n	8006528 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8006488:	2b00      	cmp	r3, #0
 800648a:	d02e      	beq.n	80064ea <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f003 0308 	and.w	r3, r3, #8
 8006492:	2b00      	cmp	r3, #0
 8006494:	d005      	beq.n	80064a2 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800649a:	f043 0204 	orr.w	r2, r3, #4
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f003 0320 	and.w	r3, r3, #32
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d005      	beq.n	80064b8 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064b0:	f043 0202 	orr.w	r2, r3, #2
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f003 0301 	and.w	r3, r3, #1
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d005      	beq.n	80064ce <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064c6:	f043 0201 	orr.w	r2, r3, #1
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2229      	movs	r2, #41	; 0x29
 80064d4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2204      	movs	r2, #4
 80064da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e032      	b.n	8006550 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064f0:	d01a      	beq.n	8006528 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80064f2:	f7fe ff29 	bl	8005348 <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	683a      	ldr	r2, [r7, #0]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d302      	bcc.n	8006508 <HAL_DMA2D_PollForTransfer+0x182>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10f      	bne.n	8006528 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800650c:	f043 0220 	orr.w	r2, r3, #32
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2203      	movs	r2, #3
 8006518:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8006524:	2303      	movs	r3, #3
 8006526:	e013      	b.n	8006550 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f003 0310 	and.w	r3, r3, #16
 8006532:	2b00      	cmp	r3, #0
 8006534:	d0a1      	beq.n	800647a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2212      	movs	r2, #18
 800653c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3718      	adds	r7, #24
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b00      	cmp	r3, #0
 8006578:	d026      	beq.n	80065c8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006580:	2b00      	cmp	r3, #0
 8006582:	d021      	beq.n	80065c8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006592:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006598:	f043 0201 	orr.w	r2, r3, #1
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2201      	movs	r2, #1
 80065a6:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2204      	movs	r2, #4
 80065ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	695b      	ldr	r3, [r3, #20]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d003      	beq.n	80065c8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f003 0320 	and.w	r3, r3, #32
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d026      	beq.n	8006620 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d021      	beq.n	8006620 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065ea:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2220      	movs	r2, #32
 80065f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f8:	f043 0202 	orr.w	r2, r3, #2
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2204      	movs	r2, #4
 8006604:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f003 0308 	and.w	r3, r3, #8
 8006626:	2b00      	cmp	r3, #0
 8006628:	d026      	beq.n	8006678 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006630:	2b00      	cmp	r3, #0
 8006632:	d021      	beq.n	8006678 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006642:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2208      	movs	r2, #8
 800664a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006650:	f043 0204 	orr.w	r2, r3, #4
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2204      	movs	r2, #4
 800665c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d003      	beq.n	8006678 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f003 0304 	and.w	r3, r3, #4
 800667e:	2b00      	cmp	r3, #0
 8006680:	d013      	beq.n	80066aa <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00e      	beq.n	80066aa <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800669a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2204      	movs	r2, #4
 80066a2:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 f853 	bl	8006750 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f003 0302 	and.w	r3, r3, #2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d024      	beq.n	80066fe <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d01f      	beq.n	80066fe <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80066cc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2202      	movs	r2, #2
 80066d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f003 0310 	and.w	r3, r3, #16
 8006704:	2b00      	cmp	r3, #0
 8006706:	d01f      	beq.n	8006748 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d01a      	beq.n	8006748 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006720:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2210      	movs	r2, #16
 8006728:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f80e 	bl	8006764 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006748:	bf00      	nop
 800674a:	3710      	adds	r7, #16
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006790:	2b01      	cmp	r3, #1
 8006792:	d101      	bne.n	8006798 <HAL_DMA2D_ConfigLayer+0x20>
 8006794:	2302      	movs	r3, #2
 8006796:	e079      	b.n	800688c <HAL_DMA2D_ConfigLayer+0x114>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	011b      	lsls	r3, r3, #4
 80067ac:	3318      	adds	r3, #24
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	4413      	add	r3, r2
 80067b2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	041b      	lsls	r3, r3, #16
 80067be:	4313      	orrs	r3, r2
 80067c0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80067c2:	4b35      	ldr	r3, [pc, #212]	; (8006898 <HAL_DMA2D_ConfigLayer+0x120>)
 80067c4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	2b0a      	cmp	r3, #10
 80067cc:	d003      	beq.n	80067d6 <HAL_DMA2D_ConfigLayer+0x5e>
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	2b09      	cmp	r3, #9
 80067d4:	d107      	bne.n	80067e6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80067de:	697a      	ldr	r2, [r7, #20]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	617b      	str	r3, [r7, #20]
 80067e4:	e005      	b.n	80067f2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	061b      	lsls	r3, r3, #24
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d120      	bne.n	800683a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	43db      	mvns	r3, r3
 8006802:	ea02 0103 	and.w	r1, r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	430a      	orrs	r2, r1
 800680e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	6812      	ldr	r2, [r2, #0]
 8006818:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2b0a      	cmp	r3, #10
 8006820:	d003      	beq.n	800682a <HAL_DMA2D_ConfigLayer+0xb2>
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	2b09      	cmp	r3, #9
 8006828:	d127      	bne.n	800687a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	68da      	ldr	r2, [r3, #12]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8006836:	629a      	str	r2, [r3, #40]	; 0x28
 8006838:	e01f      	b.n	800687a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	69da      	ldr	r2, [r3, #28]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	43db      	mvns	r3, r3
 8006844:	ea02 0103 	and.w	r1, r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	430a      	orrs	r2, r1
 8006850:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	693a      	ldr	r2, [r7, #16]
 8006858:	6812      	ldr	r2, [r2, #0]
 800685a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	2b0a      	cmp	r3, #10
 8006862:	d003      	beq.n	800686c <HAL_DMA2D_ConfigLayer+0xf4>
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	2b09      	cmp	r3, #9
 800686a:	d106      	bne.n	800687a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	68da      	ldr	r2, [r3, #12]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8006878:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2201      	movs	r2, #1
 800687e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	371c      	adds	r7, #28
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr
 8006898:	ff03000f 	.word	0xff03000f

0800689c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800689c:	b480      	push	{r7}
 800689e:	b08b      	sub	sp, #44	; 0x2c
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
 80068a8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b0:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	041a      	lsls	r2, r3, #16
 80068b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ba:	431a      	orrs	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068d4:	d174      	bne.n	80069c0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80068dc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80068e4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80068ec:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d108      	bne.n	800690e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	431a      	orrs	r2, r3
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	4313      	orrs	r3, r2
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	4313      	orrs	r3, r2
 800690a:	627b      	str	r3, [r7, #36]	; 0x24
 800690c:	e053      	b.n	80069b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d106      	bne.n	8006924 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8006916:	69ba      	ldr	r2, [r7, #24]
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	4313      	orrs	r3, r2
 800691c:	697a      	ldr	r2, [r7, #20]
 800691e:	4313      	orrs	r3, r2
 8006920:	627b      	str	r3, [r7, #36]	; 0x24
 8006922:	e048      	b.n	80069b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	2b02      	cmp	r3, #2
 800692a:	d111      	bne.n	8006950 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	0cdb      	lsrs	r3, r3, #19
 8006930:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	0a9b      	lsrs	r3, r3, #10
 8006936:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	08db      	lsrs	r3, r3, #3
 800693c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	015a      	lsls	r2, r3, #5
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	02db      	lsls	r3, r3, #11
 8006946:	4313      	orrs	r3, r2
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	4313      	orrs	r3, r2
 800694c:	627b      	str	r3, [r7, #36]	; 0x24
 800694e:	e032      	b.n	80069b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	2b03      	cmp	r3, #3
 8006956:	d117      	bne.n	8006988 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	0fdb      	lsrs	r3, r3, #31
 800695c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	0cdb      	lsrs	r3, r3, #19
 8006962:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	0adb      	lsrs	r3, r3, #11
 8006968:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	08db      	lsrs	r3, r3, #3
 800696e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	015a      	lsls	r2, r3, #5
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	029b      	lsls	r3, r3, #10
 8006978:	431a      	orrs	r2, r3
 800697a:	6a3b      	ldr	r3, [r7, #32]
 800697c:	03db      	lsls	r3, r3, #15
 800697e:	4313      	orrs	r3, r2
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	4313      	orrs	r3, r2
 8006984:	627b      	str	r3, [r7, #36]	; 0x24
 8006986:	e016      	b.n	80069b6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8006988:	6a3b      	ldr	r3, [r7, #32]
 800698a:	0f1b      	lsrs	r3, r3, #28
 800698c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	0d1b      	lsrs	r3, r3, #20
 8006992:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	0b1b      	lsrs	r3, r3, #12
 8006998:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	091b      	lsrs	r3, r3, #4
 800699e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	011a      	lsls	r2, r3, #4
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	021b      	lsls	r3, r3, #8
 80069a8:	431a      	orrs	r2, r3
 80069aa:	6a3b      	ldr	r3, [r7, #32]
 80069ac:	031b      	lsls	r3, r3, #12
 80069ae:	4313      	orrs	r3, r2
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069bc:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80069be:	e003      	b.n	80069c8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68ba      	ldr	r2, [r7, #8]
 80069c6:	60da      	str	r2, [r3, #12]
}
 80069c8:	bf00      	nop
 80069ca:	372c      	adds	r7, #44	; 0x2c
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b089      	sub	sp, #36	; 0x24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80069de:	2300      	movs	r3, #0
 80069e0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80069e2:	2300      	movs	r3, #0
 80069e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80069e6:	2300      	movs	r3, #0
 80069e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80069ea:	2300      	movs	r3, #0
 80069ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80069ee:	2300      	movs	r3, #0
 80069f0:	61fb      	str	r3, [r7, #28]
 80069f2:	e175      	b.n	8006ce0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80069f4:	2201      	movs	r2, #1
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	fa02 f303 	lsl.w	r3, r2, r3
 80069fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	4013      	ands	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	f040 8164 	bne.w	8006cda <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	f003 0303 	and.w	r3, r3, #3
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d005      	beq.n	8006a2a <HAL_GPIO_Init+0x56>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f003 0303 	and.w	r3, r3, #3
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d130      	bne.n	8006a8c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	005b      	lsls	r3, r3, #1
 8006a34:	2203      	movs	r2, #3
 8006a36:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3a:	43db      	mvns	r3, r3
 8006a3c:	69ba      	ldr	r2, [r7, #24]
 8006a3e:	4013      	ands	r3, r2
 8006a40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	68da      	ldr	r2, [r3, #12]
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	005b      	lsls	r3, r3, #1
 8006a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4e:	69ba      	ldr	r2, [r7, #24]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	69ba      	ldr	r2, [r7, #24]
 8006a58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a60:	2201      	movs	r2, #1
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	fa02 f303 	lsl.w	r3, r2, r3
 8006a68:	43db      	mvns	r3, r3
 8006a6a:	69ba      	ldr	r2, [r7, #24]
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	091b      	lsrs	r3, r3, #4
 8006a76:	f003 0201 	and.w	r2, r3, #1
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	69ba      	ldr	r2, [r7, #24]
 8006a8a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f003 0303 	and.w	r3, r3, #3
 8006a94:	2b03      	cmp	r3, #3
 8006a96:	d017      	beq.n	8006ac8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	005b      	lsls	r3, r3, #1
 8006aa2:	2203      	movs	r2, #3
 8006aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa8:	43db      	mvns	r3, r3
 8006aaa:	69ba      	ldr	r2, [r7, #24]
 8006aac:	4013      	ands	r3, r2
 8006aae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	689a      	ldr	r2, [r3, #8]
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	005b      	lsls	r3, r3, #1
 8006ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f003 0303 	and.w	r3, r3, #3
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d123      	bne.n	8006b1c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	08da      	lsrs	r2, r3, #3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	3208      	adds	r2, #8
 8006adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	f003 0307 	and.w	r3, r3, #7
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	220f      	movs	r2, #15
 8006aec:	fa02 f303 	lsl.w	r3, r2, r3
 8006af0:	43db      	mvns	r3, r3
 8006af2:	69ba      	ldr	r2, [r7, #24]
 8006af4:	4013      	ands	r3, r2
 8006af6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	691a      	ldr	r2, [r3, #16]
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	f003 0307 	and.w	r3, r3, #7
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	fa02 f303 	lsl.w	r3, r2, r3
 8006b08:	69ba      	ldr	r2, [r7, #24]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	08da      	lsrs	r2, r3, #3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	3208      	adds	r2, #8
 8006b16:	69b9      	ldr	r1, [r7, #24]
 8006b18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	005b      	lsls	r3, r3, #1
 8006b26:	2203      	movs	r2, #3
 8006b28:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2c:	43db      	mvns	r3, r3
 8006b2e:	69ba      	ldr	r2, [r7, #24]
 8006b30:	4013      	ands	r3, r2
 8006b32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f003 0203 	and.w	r2, r3, #3
 8006b3c:	69fb      	ldr	r3, [r7, #28]
 8006b3e:	005b      	lsls	r3, r3, #1
 8006b40:	fa02 f303 	lsl.w	r3, r2, r3
 8006b44:	69ba      	ldr	r2, [r7, #24]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	69ba      	ldr	r2, [r7, #24]
 8006b4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f000 80be 	beq.w	8006cda <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b5e:	4b66      	ldr	r3, [pc, #408]	; (8006cf8 <HAL_GPIO_Init+0x324>)
 8006b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b62:	4a65      	ldr	r2, [pc, #404]	; (8006cf8 <HAL_GPIO_Init+0x324>)
 8006b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b68:	6453      	str	r3, [r2, #68]	; 0x44
 8006b6a:	4b63      	ldr	r3, [pc, #396]	; (8006cf8 <HAL_GPIO_Init+0x324>)
 8006b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b72:	60fb      	str	r3, [r7, #12]
 8006b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006b76:	4a61      	ldr	r2, [pc, #388]	; (8006cfc <HAL_GPIO_Init+0x328>)
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	089b      	lsrs	r3, r3, #2
 8006b7c:	3302      	adds	r3, #2
 8006b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	f003 0303 	and.w	r3, r3, #3
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	220f      	movs	r2, #15
 8006b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b92:	43db      	mvns	r3, r3
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	4013      	ands	r3, r2
 8006b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a58      	ldr	r2, [pc, #352]	; (8006d00 <HAL_GPIO_Init+0x32c>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d037      	beq.n	8006c12 <HAL_GPIO_Init+0x23e>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a57      	ldr	r2, [pc, #348]	; (8006d04 <HAL_GPIO_Init+0x330>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d031      	beq.n	8006c0e <HAL_GPIO_Init+0x23a>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a56      	ldr	r2, [pc, #344]	; (8006d08 <HAL_GPIO_Init+0x334>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d02b      	beq.n	8006c0a <HAL_GPIO_Init+0x236>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a55      	ldr	r2, [pc, #340]	; (8006d0c <HAL_GPIO_Init+0x338>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d025      	beq.n	8006c06 <HAL_GPIO_Init+0x232>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a54      	ldr	r2, [pc, #336]	; (8006d10 <HAL_GPIO_Init+0x33c>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d01f      	beq.n	8006c02 <HAL_GPIO_Init+0x22e>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a53      	ldr	r2, [pc, #332]	; (8006d14 <HAL_GPIO_Init+0x340>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d019      	beq.n	8006bfe <HAL_GPIO_Init+0x22a>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a52      	ldr	r2, [pc, #328]	; (8006d18 <HAL_GPIO_Init+0x344>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d013      	beq.n	8006bfa <HAL_GPIO_Init+0x226>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a51      	ldr	r2, [pc, #324]	; (8006d1c <HAL_GPIO_Init+0x348>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d00d      	beq.n	8006bf6 <HAL_GPIO_Init+0x222>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a50      	ldr	r2, [pc, #320]	; (8006d20 <HAL_GPIO_Init+0x34c>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d007      	beq.n	8006bf2 <HAL_GPIO_Init+0x21e>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a4f      	ldr	r2, [pc, #316]	; (8006d24 <HAL_GPIO_Init+0x350>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d101      	bne.n	8006bee <HAL_GPIO_Init+0x21a>
 8006bea:	2309      	movs	r3, #9
 8006bec:	e012      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006bee:	230a      	movs	r3, #10
 8006bf0:	e010      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006bf2:	2308      	movs	r3, #8
 8006bf4:	e00e      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006bf6:	2307      	movs	r3, #7
 8006bf8:	e00c      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006bfa:	2306      	movs	r3, #6
 8006bfc:	e00a      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006bfe:	2305      	movs	r3, #5
 8006c00:	e008      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006c02:	2304      	movs	r3, #4
 8006c04:	e006      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006c06:	2303      	movs	r3, #3
 8006c08:	e004      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	e002      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e000      	b.n	8006c14 <HAL_GPIO_Init+0x240>
 8006c12:	2300      	movs	r3, #0
 8006c14:	69fa      	ldr	r2, [r7, #28]
 8006c16:	f002 0203 	and.w	r2, r2, #3
 8006c1a:	0092      	lsls	r2, r2, #2
 8006c1c:	4093      	lsls	r3, r2
 8006c1e:	69ba      	ldr	r2, [r7, #24]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006c24:	4935      	ldr	r1, [pc, #212]	; (8006cfc <HAL_GPIO_Init+0x328>)
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	089b      	lsrs	r3, r3, #2
 8006c2a:	3302      	adds	r3, #2
 8006c2c:	69ba      	ldr	r2, [r7, #24]
 8006c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006c32:	4b3d      	ldr	r3, [pc, #244]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	43db      	mvns	r3, r3
 8006c3c:	69ba      	ldr	r2, [r7, #24]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006c4e:	69ba      	ldr	r2, [r7, #24]
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006c56:	4a34      	ldr	r2, [pc, #208]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006c5c:	4b32      	ldr	r3, [pc, #200]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	43db      	mvns	r3, r3
 8006c66:	69ba      	ldr	r2, [r7, #24]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d003      	beq.n	8006c80 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006c80:	4a29      	ldr	r2, [pc, #164]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006c86:	4b28      	ldr	r3, [pc, #160]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	43db      	mvns	r3, r3
 8006c90:	69ba      	ldr	r2, [r7, #24]
 8006c92:	4013      	ands	r3, r2
 8006c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006ca2:	69ba      	ldr	r2, [r7, #24]
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006caa:	4a1f      	ldr	r2, [pc, #124]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006cb0:	4b1d      	ldr	r3, [pc, #116]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	43db      	mvns	r3, r3
 8006cba:	69ba      	ldr	r2, [r7, #24]
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d003      	beq.n	8006cd4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006ccc:	69ba      	ldr	r2, [r7, #24]
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006cd4:	4a14      	ldr	r2, [pc, #80]	; (8006d28 <HAL_GPIO_Init+0x354>)
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	61fb      	str	r3, [r7, #28]
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	2b0f      	cmp	r3, #15
 8006ce4:	f67f ae86 	bls.w	80069f4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006ce8:	bf00      	nop
 8006cea:	bf00      	nop
 8006cec:	3724      	adds	r7, #36	; 0x24
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop
 8006cf8:	40023800 	.word	0x40023800
 8006cfc:	40013800 	.word	0x40013800
 8006d00:	40020000 	.word	0x40020000
 8006d04:	40020400 	.word	0x40020400
 8006d08:	40020800 	.word	0x40020800
 8006d0c:	40020c00 	.word	0x40020c00
 8006d10:	40021000 	.word	0x40021000
 8006d14:	40021400 	.word	0x40021400
 8006d18:	40021800 	.word	0x40021800
 8006d1c:	40021c00 	.word	0x40021c00
 8006d20:	40022000 	.word	0x40022000
 8006d24:	40022400 	.word	0x40022400
 8006d28:	40013c00 	.word	0x40013c00

08006d2c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8006d36:	2300      	movs	r3, #0
 8006d38:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006d42:	2300      	movs	r3, #0
 8006d44:	617b      	str	r3, [r7, #20]
 8006d46:	e0d9      	b.n	8006efc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006d48:	2201      	movs	r2, #1
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d50:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006d52:	683a      	ldr	r2, [r7, #0]
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	4013      	ands	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	f040 80c9 	bne.w	8006ef6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006d64:	4a6b      	ldr	r2, [pc, #428]	; (8006f14 <HAL_GPIO_DeInit+0x1e8>)
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	089b      	lsrs	r3, r3, #2
 8006d6a:	3302      	adds	r3, #2
 8006d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d70:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f003 0303 	and.w	r3, r3, #3
 8006d78:	009b      	lsls	r3, r3, #2
 8006d7a:	220f      	movs	r2, #15
 8006d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	4013      	ands	r3, r2
 8006d84:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a63      	ldr	r2, [pc, #396]	; (8006f18 <HAL_GPIO_DeInit+0x1ec>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d037      	beq.n	8006dfe <HAL_GPIO_DeInit+0xd2>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a62      	ldr	r2, [pc, #392]	; (8006f1c <HAL_GPIO_DeInit+0x1f0>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d031      	beq.n	8006dfa <HAL_GPIO_DeInit+0xce>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a61      	ldr	r2, [pc, #388]	; (8006f20 <HAL_GPIO_DeInit+0x1f4>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d02b      	beq.n	8006df6 <HAL_GPIO_DeInit+0xca>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a60      	ldr	r2, [pc, #384]	; (8006f24 <HAL_GPIO_DeInit+0x1f8>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d025      	beq.n	8006df2 <HAL_GPIO_DeInit+0xc6>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a5f      	ldr	r2, [pc, #380]	; (8006f28 <HAL_GPIO_DeInit+0x1fc>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d01f      	beq.n	8006dee <HAL_GPIO_DeInit+0xc2>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a5e      	ldr	r2, [pc, #376]	; (8006f2c <HAL_GPIO_DeInit+0x200>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d019      	beq.n	8006dea <HAL_GPIO_DeInit+0xbe>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a5d      	ldr	r2, [pc, #372]	; (8006f30 <HAL_GPIO_DeInit+0x204>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d013      	beq.n	8006de6 <HAL_GPIO_DeInit+0xba>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a5c      	ldr	r2, [pc, #368]	; (8006f34 <HAL_GPIO_DeInit+0x208>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d00d      	beq.n	8006de2 <HAL_GPIO_DeInit+0xb6>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a5b      	ldr	r2, [pc, #364]	; (8006f38 <HAL_GPIO_DeInit+0x20c>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d007      	beq.n	8006dde <HAL_GPIO_DeInit+0xb2>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4a5a      	ldr	r2, [pc, #360]	; (8006f3c <HAL_GPIO_DeInit+0x210>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d101      	bne.n	8006dda <HAL_GPIO_DeInit+0xae>
 8006dd6:	2309      	movs	r3, #9
 8006dd8:	e012      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006dda:	230a      	movs	r3, #10
 8006ddc:	e010      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006dde:	2308      	movs	r3, #8
 8006de0:	e00e      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006de2:	2307      	movs	r3, #7
 8006de4:	e00c      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006de6:	2306      	movs	r3, #6
 8006de8:	e00a      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006dea:	2305      	movs	r3, #5
 8006dec:	e008      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006dee:	2304      	movs	r3, #4
 8006df0:	e006      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006df2:	2303      	movs	r3, #3
 8006df4:	e004      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006df6:	2302      	movs	r3, #2
 8006df8:	e002      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e000      	b.n	8006e00 <HAL_GPIO_DeInit+0xd4>
 8006dfe:	2300      	movs	r3, #0
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	f002 0203 	and.w	r2, r2, #3
 8006e06:	0092      	lsls	r2, r2, #2
 8006e08:	4093      	lsls	r3, r2
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d132      	bne.n	8006e76 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006e10:	4b4b      	ldr	r3, [pc, #300]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	43db      	mvns	r3, r3
 8006e18:	4949      	ldr	r1, [pc, #292]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006e1e:	4b48      	ldr	r3, [pc, #288]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	43db      	mvns	r3, r3
 8006e26:	4946      	ldr	r1, [pc, #280]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e28:	4013      	ands	r3, r2
 8006e2a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006e2c:	4b44      	ldr	r3, [pc, #272]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e2e:	68da      	ldr	r2, [r3, #12]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	43db      	mvns	r3, r3
 8006e34:	4942      	ldr	r1, [pc, #264]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e36:	4013      	ands	r3, r2
 8006e38:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006e3a:	4b41      	ldr	r3, [pc, #260]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e3c:	689a      	ldr	r2, [r3, #8]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	43db      	mvns	r3, r3
 8006e42:	493f      	ldr	r1, [pc, #252]	; (8006f40 <HAL_GPIO_DeInit+0x214>)
 8006e44:	4013      	ands	r3, r2
 8006e46:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	f003 0303 	and.w	r3, r3, #3
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	220f      	movs	r2, #15
 8006e52:	fa02 f303 	lsl.w	r3, r2, r3
 8006e56:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006e58:	4a2e      	ldr	r2, [pc, #184]	; (8006f14 <HAL_GPIO_DeInit+0x1e8>)
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	089b      	lsrs	r3, r3, #2
 8006e5e:	3302      	adds	r3, #2
 8006e60:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	43da      	mvns	r2, r3
 8006e68:	482a      	ldr	r0, [pc, #168]	; (8006f14 <HAL_GPIO_DeInit+0x1e8>)
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	089b      	lsrs	r3, r3, #2
 8006e6e:	400a      	ands	r2, r1
 8006e70:	3302      	adds	r3, #2
 8006e72:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	005b      	lsls	r3, r3, #1
 8006e7e:	2103      	movs	r1, #3
 8006e80:	fa01 f303 	lsl.w	r3, r1, r3
 8006e84:	43db      	mvns	r3, r3
 8006e86:	401a      	ands	r2, r3
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	08da      	lsrs	r2, r3, #3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	3208      	adds	r2, #8
 8006e94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f003 0307 	and.w	r3, r3, #7
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	220f      	movs	r2, #15
 8006ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea6:	43db      	mvns	r3, r3
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	08d2      	lsrs	r2, r2, #3
 8006eac:	4019      	ands	r1, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	3208      	adds	r2, #8
 8006eb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	68da      	ldr	r2, [r3, #12]
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	2103      	movs	r1, #3
 8006ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ec4:	43db      	mvns	r3, r3
 8006ec6:	401a      	ands	r2, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	685a      	ldr	r2, [r3, #4]
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	401a      	ands	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	005b      	lsls	r3, r3, #1
 8006ee8:	2103      	movs	r1, #3
 8006eea:	fa01 f303 	lsl.w	r3, r1, r3
 8006eee:	43db      	mvns	r3, r3
 8006ef0:	401a      	ands	r2, r3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	3301      	adds	r3, #1
 8006efa:	617b      	str	r3, [r7, #20]
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	2b0f      	cmp	r3, #15
 8006f00:	f67f af22 	bls.w	8006d48 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006f04:	bf00      	nop
 8006f06:	bf00      	nop
 8006f08:	371c      	adds	r7, #28
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	40013800 	.word	0x40013800
 8006f18:	40020000 	.word	0x40020000
 8006f1c:	40020400 	.word	0x40020400
 8006f20:	40020800 	.word	0x40020800
 8006f24:	40020c00 	.word	0x40020c00
 8006f28:	40021000 	.word	0x40021000
 8006f2c:	40021400 	.word	0x40021400
 8006f30:	40021800 	.word	0x40021800
 8006f34:	40021c00 	.word	0x40021c00
 8006f38:	40022000 	.word	0x40022000
 8006f3c:	40022400 	.word	0x40022400
 8006f40:	40013c00 	.word	0x40013c00

08006f44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	691a      	ldr	r2, [r3, #16]
 8006f54:	887b      	ldrh	r3, [r7, #2]
 8006f56:	4013      	ands	r3, r2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d002      	beq.n	8006f62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	73fb      	strb	r3, [r7, #15]
 8006f60:	e001      	b.n	8006f66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006f62:	2300      	movs	r3, #0
 8006f64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3714      	adds	r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	807b      	strh	r3, [r7, #2]
 8006f80:	4613      	mov	r3, r2
 8006f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f84:	787b      	ldrb	r3, [r7, #1]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f8a:	887a      	ldrh	r2, [r7, #2]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006f90:	e003      	b.n	8006f9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006f92:	887b      	ldrh	r3, [r7, #2]
 8006f94:	041a      	lsls	r2, r3, #16
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	619a      	str	r2, [r3, #24]
}
 8006f9a:	bf00      	nop
 8006f9c:	370c      	adds	r7, #12
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr

08006fa6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006fa6:	b480      	push	{r7}
 8006fa8:	b085      	sub	sp, #20
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
 8006fae:	460b      	mov	r3, r1
 8006fb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006fb8:	887a      	ldrh	r2, [r7, #2]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	041a      	lsls	r2, r3, #16
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	43d9      	mvns	r1, r3
 8006fc4:	887b      	ldrh	r3, [r7, #2]
 8006fc6:	400b      	ands	r3, r1
 8006fc8:	431a      	orrs	r2, r3
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	619a      	str	r2, [r3, #24]
}
 8006fce:	bf00      	nop
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
	...

08006fdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e07f      	b.n	80070ee <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d106      	bne.n	8007008 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7fd fbe0 	bl	80047c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2224      	movs	r2, #36	; 0x24
 800700c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f022 0201 	bic.w	r2, r2, #1
 800701e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	685a      	ldr	r2, [r3, #4]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800702c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	689a      	ldr	r2, [r3, #8]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800703c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	2b01      	cmp	r3, #1
 8007044:	d107      	bne.n	8007056 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	689a      	ldr	r2, [r3, #8]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007052:	609a      	str	r2, [r3, #8]
 8007054:	e006      	b.n	8007064 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	689a      	ldr	r2, [r3, #8]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007062:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	2b02      	cmp	r3, #2
 800706a:	d104      	bne.n	8007076 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007074:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6859      	ldr	r1, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	4b1d      	ldr	r3, [pc, #116]	; (80070f8 <HAL_I2C_Init+0x11c>)
 8007082:	430b      	orrs	r3, r1
 8007084:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68da      	ldr	r2, [r3, #12]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007094:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	691a      	ldr	r2, [r3, #16]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	695b      	ldr	r3, [r3, #20]
 800709e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	430a      	orrs	r2, r1
 80070ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	69d9      	ldr	r1, [r3, #28]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a1a      	ldr	r2, [r3, #32]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	430a      	orrs	r2, r1
 80070be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f042 0201 	orr.w	r2, r2, #1
 80070ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2220      	movs	r2, #32
 80070da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	02008000 	.word	0x02008000

080070fc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b082      	sub	sp, #8
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d101      	bne.n	800710e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e021      	b.n	8007152 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2224      	movs	r2, #36	; 0x24
 8007112:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f022 0201 	bic.w	r2, r2, #1
 8007124:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7fd fbf6 	bl	8004918 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	3708      	adds	r7, #8
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
	...

0800715c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b088      	sub	sp, #32
 8007160:	af02      	add	r7, sp, #8
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	4608      	mov	r0, r1
 8007166:	4611      	mov	r1, r2
 8007168:	461a      	mov	r2, r3
 800716a:	4603      	mov	r3, r0
 800716c:	817b      	strh	r3, [r7, #10]
 800716e:	460b      	mov	r3, r1
 8007170:	813b      	strh	r3, [r7, #8]
 8007172:	4613      	mov	r3, r2
 8007174:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800717c:	b2db      	uxtb	r3, r3
 800717e:	2b20      	cmp	r3, #32
 8007180:	f040 80f9 	bne.w	8007376 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007184:	6a3b      	ldr	r3, [r7, #32]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d002      	beq.n	8007190 <HAL_I2C_Mem_Write+0x34>
 800718a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800718c:	2b00      	cmp	r3, #0
 800718e:	d105      	bne.n	800719c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007196:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e0ed      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d101      	bne.n	80071aa <HAL_I2C_Mem_Write+0x4e>
 80071a6:	2302      	movs	r3, #2
 80071a8:	e0e6      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80071b2:	f7fe f8c9 	bl	8005348 <HAL_GetTick>
 80071b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	9300      	str	r3, [sp, #0]
 80071bc:	2319      	movs	r3, #25
 80071be:	2201      	movs	r2, #1
 80071c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f000 fad1 	bl	800776c <I2C_WaitOnFlagUntilTimeout>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d001      	beq.n	80071d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e0d1      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2221      	movs	r2, #33	; 0x21
 80071d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2240      	movs	r2, #64	; 0x40
 80071e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6a3a      	ldr	r2, [r7, #32]
 80071ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80071f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80071fc:	88f8      	ldrh	r0, [r7, #6]
 80071fe:	893a      	ldrh	r2, [r7, #8]
 8007200:	8979      	ldrh	r1, [r7, #10]
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	9301      	str	r3, [sp, #4]
 8007206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007208:	9300      	str	r3, [sp, #0]
 800720a:	4603      	mov	r3, r0
 800720c:	68f8      	ldr	r0, [r7, #12]
 800720e:	f000 f9e1 	bl	80075d4 <I2C_RequestMemoryWrite>
 8007212:	4603      	mov	r3, r0
 8007214:	2b00      	cmp	r3, #0
 8007216:	d005      	beq.n	8007224 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e0a9      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007228:	b29b      	uxth	r3, r3
 800722a:	2bff      	cmp	r3, #255	; 0xff
 800722c:	d90e      	bls.n	800724c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	22ff      	movs	r2, #255	; 0xff
 8007232:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007238:	b2da      	uxtb	r2, r3
 800723a:	8979      	ldrh	r1, [r7, #10]
 800723c:	2300      	movs	r3, #0
 800723e:	9300      	str	r3, [sp, #0]
 8007240:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f000 fc39 	bl	8007abc <I2C_TransferConfig>
 800724a:	e00f      	b.n	800726c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007250:	b29a      	uxth	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800725a:	b2da      	uxtb	r2, r3
 800725c:	8979      	ldrh	r1, [r7, #10]
 800725e:	2300      	movs	r3, #0
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 fc28 	bl	8007abc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800726c:	697a      	ldr	r2, [r7, #20]
 800726e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007270:	68f8      	ldr	r0, [r7, #12]
 8007272:	f000 fabb 	bl	80077ec <I2C_WaitOnTXISFlagUntilTimeout>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d001      	beq.n	8007280 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e07b      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007284:	781a      	ldrb	r2, [r3, #0]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800729a:	b29b      	uxth	r3, r3
 800729c:	3b01      	subs	r3, #1
 800729e:	b29a      	uxth	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072a8:	3b01      	subs	r3, #1
 80072aa:	b29a      	uxth	r2, r3
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d034      	beq.n	8007324 <HAL_I2C_Mem_Write+0x1c8>
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d130      	bne.n	8007324 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072c8:	2200      	movs	r2, #0
 80072ca:	2180      	movs	r1, #128	; 0x80
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 fa4d 	bl	800776c <I2C_WaitOnFlagUntilTimeout>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d001      	beq.n	80072dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e04d      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2bff      	cmp	r3, #255	; 0xff
 80072e4:	d90e      	bls.n	8007304 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	22ff      	movs	r2, #255	; 0xff
 80072ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	8979      	ldrh	r1, [r7, #10]
 80072f4:	2300      	movs	r3, #0
 80072f6:	9300      	str	r3, [sp, #0]
 80072f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f000 fbdd 	bl	8007abc <I2C_TransferConfig>
 8007302:	e00f      	b.n	8007324 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007308:	b29a      	uxth	r2, r3
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007312:	b2da      	uxtb	r2, r3
 8007314:	8979      	ldrh	r1, [r7, #10]
 8007316:	2300      	movs	r3, #0
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 fbcc 	bl	8007abc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007328:	b29b      	uxth	r3, r3
 800732a:	2b00      	cmp	r3, #0
 800732c:	d19e      	bne.n	800726c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 fa9a 	bl	800786c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e01a      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2220      	movs	r2, #32
 8007348:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	6859      	ldr	r1, [r3, #4]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	4b0a      	ldr	r3, [pc, #40]	; (8007380 <HAL_I2C_Mem_Write+0x224>)
 8007356:	400b      	ands	r3, r1
 8007358:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2220      	movs	r2, #32
 800735e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007372:	2300      	movs	r3, #0
 8007374:	e000      	b.n	8007378 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007376:	2302      	movs	r3, #2
  }
}
 8007378:	4618      	mov	r0, r3
 800737a:	3718      	adds	r7, #24
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	fe00e800 	.word	0xfe00e800

08007384 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b088      	sub	sp, #32
 8007388:	af02      	add	r7, sp, #8
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	4608      	mov	r0, r1
 800738e:	4611      	mov	r1, r2
 8007390:	461a      	mov	r2, r3
 8007392:	4603      	mov	r3, r0
 8007394:	817b      	strh	r3, [r7, #10]
 8007396:	460b      	mov	r3, r1
 8007398:	813b      	strh	r3, [r7, #8]
 800739a:	4613      	mov	r3, r2
 800739c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b20      	cmp	r3, #32
 80073a8:	f040 80fd 	bne.w	80075a6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80073ac:	6a3b      	ldr	r3, [r7, #32]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d002      	beq.n	80073b8 <HAL_I2C_Mem_Read+0x34>
 80073b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d105      	bne.n	80073c4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e0f1      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d101      	bne.n	80073d2 <HAL_I2C_Mem_Read+0x4e>
 80073ce:	2302      	movs	r3, #2
 80073d0:	e0ea      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80073da:	f7fd ffb5 	bl	8005348 <HAL_GetTick>
 80073de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	2319      	movs	r3, #25
 80073e6:	2201      	movs	r2, #1
 80073e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80073ec:	68f8      	ldr	r0, [r7, #12]
 80073ee:	f000 f9bd 	bl	800776c <I2C_WaitOnFlagUntilTimeout>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d001      	beq.n	80073fc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e0d5      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2222      	movs	r2, #34	; 0x22
 8007400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2240      	movs	r2, #64	; 0x40
 8007408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6a3a      	ldr	r2, [r7, #32]
 8007416:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800741c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007424:	88f8      	ldrh	r0, [r7, #6]
 8007426:	893a      	ldrh	r2, [r7, #8]
 8007428:	8979      	ldrh	r1, [r7, #10]
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	9301      	str	r3, [sp, #4]
 800742e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	4603      	mov	r3, r0
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f000 f921 	bl	800767c <I2C_RequestMemoryRead>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d005      	beq.n	800744c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e0ad      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007450:	b29b      	uxth	r3, r3
 8007452:	2bff      	cmp	r3, #255	; 0xff
 8007454:	d90e      	bls.n	8007474 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	22ff      	movs	r2, #255	; 0xff
 800745a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007460:	b2da      	uxtb	r2, r3
 8007462:	8979      	ldrh	r1, [r7, #10]
 8007464:	4b52      	ldr	r3, [pc, #328]	; (80075b0 <HAL_I2C_Mem_Read+0x22c>)
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f000 fb25 	bl	8007abc <I2C_TransferConfig>
 8007472:	e00f      	b.n	8007494 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007478:	b29a      	uxth	r2, r3
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007482:	b2da      	uxtb	r2, r3
 8007484:	8979      	ldrh	r1, [r7, #10]
 8007486:	4b4a      	ldr	r3, [pc, #296]	; (80075b0 <HAL_I2C_Mem_Read+0x22c>)
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f000 fb14 	bl	8007abc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800749a:	2200      	movs	r2, #0
 800749c:	2104      	movs	r1, #4
 800749e:	68f8      	ldr	r0, [r7, #12]
 80074a0:	f000 f964 	bl	800776c <I2C_WaitOnFlagUntilTimeout>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d001      	beq.n	80074ae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e07c      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b8:	b2d2      	uxtb	r2, r2
 80074ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ca:	3b01      	subs	r3, #1
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d034      	beq.n	8007554 <HAL_I2C_Mem_Read+0x1d0>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d130      	bne.n	8007554 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f8:	2200      	movs	r2, #0
 80074fa:	2180      	movs	r1, #128	; 0x80
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f000 f935 	bl	800776c <I2C_WaitOnFlagUntilTimeout>
 8007502:	4603      	mov	r3, r0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d001      	beq.n	800750c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e04d      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007510:	b29b      	uxth	r3, r3
 8007512:	2bff      	cmp	r3, #255	; 0xff
 8007514:	d90e      	bls.n	8007534 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	22ff      	movs	r2, #255	; 0xff
 800751a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007520:	b2da      	uxtb	r2, r3
 8007522:	8979      	ldrh	r1, [r7, #10]
 8007524:	2300      	movs	r3, #0
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f000 fac5 	bl	8007abc <I2C_TransferConfig>
 8007532:	e00f      	b.n	8007554 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007538:	b29a      	uxth	r2, r3
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007542:	b2da      	uxtb	r2, r3
 8007544:	8979      	ldrh	r1, [r7, #10]
 8007546:	2300      	movs	r3, #0
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f000 fab4 	bl	8007abc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007558:	b29b      	uxth	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d19a      	bne.n	8007494 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007562:	68f8      	ldr	r0, [r7, #12]
 8007564:	f000 f982 	bl	800786c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e01a      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2220      	movs	r2, #32
 8007578:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	6859      	ldr	r1, [r3, #4]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	4b0b      	ldr	r3, [pc, #44]	; (80075b4 <HAL_I2C_Mem_Read+0x230>)
 8007586:	400b      	ands	r3, r1
 8007588:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2220      	movs	r2, #32
 800758e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80075a2:	2300      	movs	r3, #0
 80075a4:	e000      	b.n	80075a8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80075a6:	2302      	movs	r3, #2
  }
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3718      	adds	r7, #24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	80002400 	.word	0x80002400
 80075b4:	fe00e800 	.word	0xfe00e800

080075b8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075c6:	b2db      	uxtb	r3, r3
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	4608      	mov	r0, r1
 80075de:	4611      	mov	r1, r2
 80075e0:	461a      	mov	r2, r3
 80075e2:	4603      	mov	r3, r0
 80075e4:	817b      	strh	r3, [r7, #10]
 80075e6:	460b      	mov	r3, r1
 80075e8:	813b      	strh	r3, [r7, #8]
 80075ea:	4613      	mov	r3, r2
 80075ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80075ee:	88fb      	ldrh	r3, [r7, #6]
 80075f0:	b2da      	uxtb	r2, r3
 80075f2:	8979      	ldrh	r1, [r7, #10]
 80075f4:	4b20      	ldr	r3, [pc, #128]	; (8007678 <I2C_RequestMemoryWrite+0xa4>)
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 fa5d 	bl	8007abc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007602:	69fa      	ldr	r2, [r7, #28]
 8007604:	69b9      	ldr	r1, [r7, #24]
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f000 f8f0 	bl	80077ec <I2C_WaitOnTXISFlagUntilTimeout>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e02c      	b.n	8007670 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007616:	88fb      	ldrh	r3, [r7, #6]
 8007618:	2b01      	cmp	r3, #1
 800761a:	d105      	bne.n	8007628 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800761c:	893b      	ldrh	r3, [r7, #8]
 800761e:	b2da      	uxtb	r2, r3
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	629a      	str	r2, [r3, #40]	; 0x28
 8007626:	e015      	b.n	8007654 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007628:	893b      	ldrh	r3, [r7, #8]
 800762a:	0a1b      	lsrs	r3, r3, #8
 800762c:	b29b      	uxth	r3, r3
 800762e:	b2da      	uxtb	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007636:	69fa      	ldr	r2, [r7, #28]
 8007638:	69b9      	ldr	r1, [r7, #24]
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f000 f8d6 	bl	80077ec <I2C_WaitOnTXISFlagUntilTimeout>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d001      	beq.n	800764a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e012      	b.n	8007670 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800764a:	893b      	ldrh	r3, [r7, #8]
 800764c:	b2da      	uxtb	r2, r3
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	9300      	str	r3, [sp, #0]
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	2200      	movs	r2, #0
 800765c:	2180      	movs	r1, #128	; 0x80
 800765e:	68f8      	ldr	r0, [r7, #12]
 8007660:	f000 f884 	bl	800776c <I2C_WaitOnFlagUntilTimeout>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d001      	beq.n	800766e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	e000      	b.n	8007670 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3710      	adds	r7, #16
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	80002000 	.word	0x80002000

0800767c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b086      	sub	sp, #24
 8007680:	af02      	add	r7, sp, #8
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	4608      	mov	r0, r1
 8007686:	4611      	mov	r1, r2
 8007688:	461a      	mov	r2, r3
 800768a:	4603      	mov	r3, r0
 800768c:	817b      	strh	r3, [r7, #10]
 800768e:	460b      	mov	r3, r1
 8007690:	813b      	strh	r3, [r7, #8]
 8007692:	4613      	mov	r3, r2
 8007694:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007696:	88fb      	ldrh	r3, [r7, #6]
 8007698:	b2da      	uxtb	r2, r3
 800769a:	8979      	ldrh	r1, [r7, #10]
 800769c:	4b20      	ldr	r3, [pc, #128]	; (8007720 <I2C_RequestMemoryRead+0xa4>)
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	2300      	movs	r3, #0
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f000 fa0a 	bl	8007abc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076a8:	69fa      	ldr	r2, [r7, #28]
 80076aa:	69b9      	ldr	r1, [r7, #24]
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f000 f89d 	bl	80077ec <I2C_WaitOnTXISFlagUntilTimeout>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d001      	beq.n	80076bc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e02c      	b.n	8007716 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076bc:	88fb      	ldrh	r3, [r7, #6]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d105      	bne.n	80076ce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80076c2:	893b      	ldrh	r3, [r7, #8]
 80076c4:	b2da      	uxtb	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	629a      	str	r2, [r3, #40]	; 0x28
 80076cc:	e015      	b.n	80076fa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80076ce:	893b      	ldrh	r3, [r7, #8]
 80076d0:	0a1b      	lsrs	r3, r3, #8
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	b2da      	uxtb	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076dc:	69fa      	ldr	r2, [r7, #28]
 80076de:	69b9      	ldr	r1, [r7, #24]
 80076e0:	68f8      	ldr	r0, [r7, #12]
 80076e2:	f000 f883 	bl	80077ec <I2C_WaitOnTXISFlagUntilTimeout>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d001      	beq.n	80076f0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e012      	b.n	8007716 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80076f0:	893b      	ldrh	r3, [r7, #8]
 80076f2:	b2da      	uxtb	r2, r3
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	2200      	movs	r2, #0
 8007702:	2140      	movs	r1, #64	; 0x40
 8007704:	68f8      	ldr	r0, [r7, #12]
 8007706:	f000 f831 	bl	800776c <I2C_WaitOnFlagUntilTimeout>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d001      	beq.n	8007714 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	e000      	b.n	8007716 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3710      	adds	r7, #16
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	80002000 	.word	0x80002000

08007724 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	f003 0302 	and.w	r3, r3, #2
 8007736:	2b02      	cmp	r3, #2
 8007738:	d103      	bne.n	8007742 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2200      	movs	r2, #0
 8007740:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	699b      	ldr	r3, [r3, #24]
 8007748:	f003 0301 	and.w	r3, r3, #1
 800774c:	2b01      	cmp	r3, #1
 800774e:	d007      	beq.n	8007760 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	699a      	ldr	r2, [r3, #24]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f042 0201 	orr.w	r2, r2, #1
 800775e:	619a      	str	r2, [r3, #24]
  }
}
 8007760:	bf00      	nop
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	603b      	str	r3, [r7, #0]
 8007778:	4613      	mov	r3, r2
 800777a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800777c:	e022      	b.n	80077c4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007784:	d01e      	beq.n	80077c4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007786:	f7fd fddf 	bl	8005348 <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	69bb      	ldr	r3, [r7, #24]
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	683a      	ldr	r2, [r7, #0]
 8007792:	429a      	cmp	r2, r3
 8007794:	d302      	bcc.n	800779c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d113      	bne.n	80077c4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077a0:	f043 0220 	orr.w	r2, r3, #32
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2220      	movs	r2, #32
 80077ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e00f      	b.n	80077e4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	699a      	ldr	r2, [r3, #24]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	4013      	ands	r3, r2
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	429a      	cmp	r2, r3
 80077d2:	bf0c      	ite	eq
 80077d4:	2301      	moveq	r3, #1
 80077d6:	2300      	movne	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	461a      	mov	r2, r3
 80077dc:	79fb      	ldrb	r3, [r7, #7]
 80077de:	429a      	cmp	r2, r3
 80077e0:	d0cd      	beq.n	800777e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b084      	sub	sp, #16
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	60b9      	str	r1, [r7, #8]
 80077f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80077f8:	e02c      	b.n	8007854 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	68b9      	ldr	r1, [r7, #8]
 80077fe:	68f8      	ldr	r0, [r7, #12]
 8007800:	f000 f870 	bl	80078e4 <I2C_IsErrorOccurred>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d001      	beq.n	800780e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e02a      	b.n	8007864 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007814:	d01e      	beq.n	8007854 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007816:	f7fd fd97 	bl	8005348 <HAL_GetTick>
 800781a:	4602      	mov	r2, r0
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	68ba      	ldr	r2, [r7, #8]
 8007822:	429a      	cmp	r2, r3
 8007824:	d302      	bcc.n	800782c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d113      	bne.n	8007854 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007830:	f043 0220 	orr.w	r2, r3, #32
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2220      	movs	r2, #32
 800783c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e007      	b.n	8007864 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	f003 0302 	and.w	r3, r3, #2
 800785e:	2b02      	cmp	r3, #2
 8007860:	d1cb      	bne.n	80077fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3710      	adds	r7, #16
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007878:	e028      	b.n	80078cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	68b9      	ldr	r1, [r7, #8]
 800787e:	68f8      	ldr	r0, [r7, #12]
 8007880:	f000 f830 	bl	80078e4 <I2C_IsErrorOccurred>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	e026      	b.n	80078dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800788e:	f7fd fd5b 	bl	8005348 <HAL_GetTick>
 8007892:	4602      	mov	r2, r0
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	429a      	cmp	r2, r3
 800789c:	d302      	bcc.n	80078a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d113      	bne.n	80078cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a8:	f043 0220 	orr.w	r2, r3, #32
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2220      	movs	r2, #32
 80078b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e007      	b.n	80078dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	699b      	ldr	r3, [r3, #24]
 80078d2:	f003 0320 	and.w	r3, r3, #32
 80078d6:	2b20      	cmp	r3, #32
 80078d8:	d1cf      	bne.n	800787a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b08a      	sub	sp, #40	; 0x28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078f0:	2300      	movs	r3, #0
 80078f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	699b      	ldr	r3, [r3, #24]
 80078fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80078fe:	2300      	movs	r3, #0
 8007900:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	f003 0310 	and.w	r3, r3, #16
 800790c:	2b00      	cmp	r3, #0
 800790e:	d075      	beq.n	80079fc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2210      	movs	r2, #16
 8007916:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007918:	e056      	b.n	80079c8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007920:	d052      	beq.n	80079c8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007922:	f7fd fd11 	bl	8005348 <HAL_GetTick>
 8007926:	4602      	mov	r2, r0
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	1ad3      	subs	r3, r2, r3
 800792c:	68ba      	ldr	r2, [r7, #8]
 800792e:	429a      	cmp	r2, r3
 8007930:	d302      	bcc.n	8007938 <I2C_IsErrorOccurred+0x54>
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d147      	bne.n	80079c8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007942:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800794a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007956:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800795a:	d12e      	bne.n	80079ba <I2C_IsErrorOccurred+0xd6>
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007962:	d02a      	beq.n	80079ba <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007964:	7cfb      	ldrb	r3, [r7, #19]
 8007966:	2b20      	cmp	r3, #32
 8007968:	d027      	beq.n	80079ba <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	685a      	ldr	r2, [r3, #4]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007978:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800797a:	f7fd fce5 	bl	8005348 <HAL_GetTick>
 800797e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007980:	e01b      	b.n	80079ba <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007982:	f7fd fce1 	bl	8005348 <HAL_GetTick>
 8007986:	4602      	mov	r2, r0
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	1ad3      	subs	r3, r2, r3
 800798c:	2b19      	cmp	r3, #25
 800798e:	d914      	bls.n	80079ba <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007994:	f043 0220 	orr.w	r2, r3, #32
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2220      	movs	r2, #32
 80079a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	699b      	ldr	r3, [r3, #24]
 80079c0:	f003 0320 	and.w	r3, r3, #32
 80079c4:	2b20      	cmp	r3, #32
 80079c6:	d1dc      	bne.n	8007982 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	699b      	ldr	r3, [r3, #24]
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b20      	cmp	r3, #32
 80079d4:	d003      	beq.n	80079de <I2C_IsErrorOccurred+0xfa>
 80079d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d09d      	beq.n	800791a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80079de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d103      	bne.n	80079ee <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	2220      	movs	r2, #32
 80079ec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80079ee:	6a3b      	ldr	r3, [r7, #32]
 80079f0:	f043 0304 	orr.w	r3, r3, #4
 80079f4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00b      	beq.n	8007a26 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007a0e:	6a3b      	ldr	r3, [r7, #32]
 8007a10:	f043 0301 	orr.w	r3, r3, #1
 8007a14:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007a26:	69bb      	ldr	r3, [r7, #24]
 8007a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00b      	beq.n	8007a48 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007a30:	6a3b      	ldr	r3, [r7, #32]
 8007a32:	f043 0308 	orr.w	r3, r3, #8
 8007a36:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007a40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00b      	beq.n	8007a6a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	f043 0302 	orr.w	r3, r3, #2
 8007a58:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a62:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a64:	2301      	movs	r3, #1
 8007a66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d01c      	beq.n	8007aac <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a72:	68f8      	ldr	r0, [r7, #12]
 8007a74:	f7ff fe56 	bl	8007724 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6859      	ldr	r1, [r3, #4]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	4b0d      	ldr	r3, [pc, #52]	; (8007ab8 <I2C_IsErrorOccurred+0x1d4>)
 8007a84:	400b      	ands	r3, r1
 8007a86:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a8c:	6a3b      	ldr	r3, [r7, #32]
 8007a8e:	431a      	orrs	r2, r3
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2220      	movs	r2, #32
 8007a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007aac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3728      	adds	r7, #40	; 0x28
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}
 8007ab8:	fe00e800 	.word	0xfe00e800

08007abc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b087      	sub	sp, #28
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	60f8      	str	r0, [r7, #12]
 8007ac4:	607b      	str	r3, [r7, #4]
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	817b      	strh	r3, [r7, #10]
 8007aca:	4613      	mov	r3, r2
 8007acc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ace:	897b      	ldrh	r3, [r7, #10]
 8007ad0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ad4:	7a7b      	ldrb	r3, [r7, #9]
 8007ad6:	041b      	lsls	r3, r3, #16
 8007ad8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007adc:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ae2:	6a3b      	ldr	r3, [r7, #32]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007aea:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	685a      	ldr	r2, [r3, #4]
 8007af2:	6a3b      	ldr	r3, [r7, #32]
 8007af4:	0d5b      	lsrs	r3, r3, #21
 8007af6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007afa:	4b08      	ldr	r3, [pc, #32]	; (8007b1c <I2C_TransferConfig+0x60>)
 8007afc:	430b      	orrs	r3, r1
 8007afe:	43db      	mvns	r3, r3
 8007b00:	ea02 0103 	and.w	r1, r2, r3
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	697a      	ldr	r2, [r7, #20]
 8007b0a:	430a      	orrs	r2, r1
 8007b0c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007b0e:	bf00      	nop
 8007b10:	371c      	adds	r7, #28
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	03ff63ff 	.word	0x03ff63ff

08007b20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b20      	cmp	r3, #32
 8007b34:	d138      	bne.n	8007ba8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d101      	bne.n	8007b44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b40:	2302      	movs	r3, #2
 8007b42:	e032      	b.n	8007baa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2224      	movs	r2, #36	; 0x24
 8007b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 0201 	bic.w	r2, r2, #1
 8007b62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007b72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	6819      	ldr	r1, [r3, #0]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	683a      	ldr	r2, [r7, #0]
 8007b80:	430a      	orrs	r2, r1
 8007b82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f042 0201 	orr.w	r2, r2, #1
 8007b92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2220      	movs	r2, #32
 8007b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	e000      	b.n	8007baa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ba8:	2302      	movs	r3, #2
  }
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	370c      	adds	r7, #12
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b085      	sub	sp, #20
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
 8007bbe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	2b20      	cmp	r3, #32
 8007bca:	d139      	bne.n	8007c40 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d101      	bne.n	8007bda <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007bd6:	2302      	movs	r3, #2
 8007bd8:	e033      	b.n	8007c42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2224      	movs	r2, #36	; 0x24
 8007be6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f022 0201 	bic.w	r2, r2, #1
 8007bf8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007c08:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	021b      	lsls	r3, r3, #8
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f042 0201 	orr.w	r2, r2, #1
 8007c2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2220      	movs	r2, #32
 8007c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	e000      	b.n	8007c42 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c40:	2302      	movs	r3, #2
  }
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3714      	adds	r7, #20
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
	...

08007c50 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d101      	bne.n	8007c62 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e0bf      	b.n	8007de2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d106      	bne.n	8007c7c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f7fc fe8a 	bl	8004990 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2202      	movs	r2, #2
 8007c80:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	699a      	ldr	r2, [r3, #24]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007c92:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6999      	ldr	r1, [r3, #24]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007ca8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	6899      	ldr	r1, [r3, #8]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	4b4a      	ldr	r3, [pc, #296]	; (8007dec <HAL_LTDC_Init+0x19c>)
 8007cc4:	400b      	ands	r3, r1
 8007cc6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	695b      	ldr	r3, [r3, #20]
 8007ccc:	041b      	lsls	r3, r3, #16
 8007cce:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6899      	ldr	r1, [r3, #8]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	699a      	ldr	r2, [r3, #24]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	431a      	orrs	r2, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68d9      	ldr	r1, [r3, #12]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	4b3e      	ldr	r3, [pc, #248]	; (8007dec <HAL_LTDC_Init+0x19c>)
 8007cf2:	400b      	ands	r3, r1
 8007cf4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	69db      	ldr	r3, [r3, #28]
 8007cfa:	041b      	lsls	r3, r3, #16
 8007cfc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	68d9      	ldr	r1, [r3, #12]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a1a      	ldr	r2, [r3, #32]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	430a      	orrs	r2, r1
 8007d12:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	6919      	ldr	r1, [r3, #16]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	4b33      	ldr	r3, [pc, #204]	; (8007dec <HAL_LTDC_Init+0x19c>)
 8007d20:	400b      	ands	r3, r1
 8007d22:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d28:	041b      	lsls	r3, r3, #16
 8007d2a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	6919      	ldr	r1, [r3, #16]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	431a      	orrs	r2, r3
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	6959      	ldr	r1, [r3, #20]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	4b27      	ldr	r3, [pc, #156]	; (8007dec <HAL_LTDC_Init+0x19c>)
 8007d4e:	400b      	ands	r3, r1
 8007d50:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d56:	041b      	lsls	r3, r3, #16
 8007d58:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	6959      	ldr	r1, [r3, #20]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	431a      	orrs	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	430a      	orrs	r2, r1
 8007d6e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d76:	021b      	lsls	r3, r3, #8
 8007d78:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007d80:	041b      	lsls	r3, r3, #16
 8007d82:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007d92:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007d9a:	68ba      	ldr	r2, [r7, #8]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8007da6:	431a      	orrs	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	430a      	orrs	r2, r1
 8007dae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 0206 	orr.w	r2, r2, #6
 8007dbe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	699a      	ldr	r2, [r3, #24]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f042 0201 	orr.w	r2, r2, #1
 8007dce:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	f000f800 	.word	0xf000f800

08007df0 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dfe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e06:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f003 0304 	and.w	r3, r3, #4
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d023      	beq.n	8007e5a <HAL_LTDC_IRQHandler+0x6a>
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f003 0304 	and.w	r3, r3, #4
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d01e      	beq.n	8007e5a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f022 0204 	bic.w	r2, r2, #4
 8007e2a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2204      	movs	r2, #4
 8007e32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e3a:	f043 0201 	orr.w	r2, r3, #1
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2204      	movs	r2, #4
 8007e48:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f86f 	bl	8007f38 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f003 0302 	and.w	r3, r3, #2
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d023      	beq.n	8007eac <HAL_LTDC_IRQHandler+0xbc>
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	f003 0302 	and.w	r3, r3, #2
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d01e      	beq.n	8007eac <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f022 0202 	bic.w	r2, r2, #2
 8007e7c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2202      	movs	r2, #2
 8007e84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e8c:	f043 0202 	orr.w	r2, r3, #2
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2204      	movs	r2, #4
 8007e9a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 f846 	bl	8007f38 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f003 0301 	and.w	r3, r3, #1
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d01b      	beq.n	8007eee <HAL_LTDC_IRQHandler+0xfe>
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	f003 0301 	and.w	r3, r3, #1
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d016      	beq.n	8007eee <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f022 0201 	bic.w	r2, r2, #1
 8007ece:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 f82f 	bl	8007f4c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f003 0308 	and.w	r3, r3, #8
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d01b      	beq.n	8007f30 <HAL_LTDC_IRQHandler+0x140>
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	f003 0308 	and.w	r3, r3, #8
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d016      	beq.n	8007f30 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f022 0208 	bic.w	r2, r2, #8
 8007f10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2208      	movs	r2, #8
 8007f18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 f818 	bl	8007f60 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007f30:	bf00      	nop
 8007f32:	3710      	adds	r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007f54:	bf00      	nop
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007f74:	b5b0      	push	{r4, r5, r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d101      	bne.n	8007f8e <HAL_LTDC_ConfigLayer+0x1a>
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	e02c      	b.n	8007fe8 <HAL_LTDC_ConfigLayer+0x74>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2201      	movs	r2, #1
 8007f92:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2202      	movs	r2, #2
 8007f9a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2134      	movs	r1, #52	; 0x34
 8007fa4:	fb01 f303 	mul.w	r3, r1, r3
 8007fa8:	4413      	add	r3, r2
 8007faa:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	4614      	mov	r4, r2
 8007fb2:	461d      	mov	r5, r3
 8007fb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	68b9      	ldr	r1, [r7, #8]
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f000 f81f 	bl	800800c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bdb0      	pop	{r4, r5, r7, pc}

08007ff0 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007ffe:	b2db      	uxtb	r3, r3
}
 8008000:	4618      	mov	r0, r3
 8008002:	370c      	adds	r7, #12
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr

0800800c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800800c:	b480      	push	{r7}
 800800e:	b089      	sub	sp, #36	; 0x24
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	0c1b      	lsrs	r3, r3, #16
 8008024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008028:	4413      	add	r3, r2
 800802a:	041b      	lsls	r3, r3, #16
 800802c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	461a      	mov	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	01db      	lsls	r3, r3, #7
 8008038:	4413      	add	r3, r2
 800803a:	3384      	adds	r3, #132	; 0x84
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	6812      	ldr	r2, [r2, #0]
 8008042:	4611      	mov	r1, r2
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	01d2      	lsls	r2, r2, #7
 8008048:	440a      	add	r2, r1
 800804a:	3284      	adds	r2, #132	; 0x84
 800804c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008050:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	0c1b      	lsrs	r3, r3, #16
 800805e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008062:	4413      	add	r3, r2
 8008064:	1c5a      	adds	r2, r3, #1
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4619      	mov	r1, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	01db      	lsls	r3, r3, #7
 8008070:	440b      	add	r3, r1
 8008072:	3384      	adds	r3, #132	; 0x84
 8008074:	4619      	mov	r1, r3
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	4313      	orrs	r3, r2
 800807a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	68da      	ldr	r2, [r3, #12]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800808a:	4413      	add	r3, r2
 800808c:	041b      	lsls	r3, r3, #16
 800808e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	01db      	lsls	r3, r3, #7
 800809a:	4413      	add	r3, r2
 800809c:	3384      	adds	r3, #132	; 0x84
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	6812      	ldr	r2, [r2, #0]
 80080a4:	4611      	mov	r1, r2
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	01d2      	lsls	r2, r2, #7
 80080aa:	440a      	add	r2, r1
 80080ac:	3284      	adds	r2, #132	; 0x84
 80080ae:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80080b2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	689a      	ldr	r2, [r3, #8]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080c2:	4413      	add	r3, r2
 80080c4:	1c5a      	adds	r2, r3, #1
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4619      	mov	r1, r3
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	01db      	lsls	r3, r3, #7
 80080d0:	440b      	add	r3, r1
 80080d2:	3384      	adds	r3, #132	; 0x84
 80080d4:	4619      	mov	r1, r3
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	4313      	orrs	r3, r2
 80080da:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	461a      	mov	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	01db      	lsls	r3, r3, #7
 80080e6:	4413      	add	r3, r2
 80080e8:	3384      	adds	r3, #132	; 0x84
 80080ea:	691b      	ldr	r3, [r3, #16]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	6812      	ldr	r2, [r2, #0]
 80080f0:	4611      	mov	r1, r2
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	01d2      	lsls	r2, r2, #7
 80080f6:	440a      	add	r2, r1
 80080f8:	3284      	adds	r2, #132	; 0x84
 80080fa:	f023 0307 	bic.w	r3, r3, #7
 80080fe:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	461a      	mov	r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	01db      	lsls	r3, r3, #7
 800810a:	4413      	add	r3, r2
 800810c:	3384      	adds	r3, #132	; 0x84
 800810e:	461a      	mov	r2, r3
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800811c:	021b      	lsls	r3, r3, #8
 800811e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008126:	041b      	lsls	r3, r3, #16
 8008128:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	699b      	ldr	r3, [r3, #24]
 800812e:	061b      	lsls	r3, r3, #24
 8008130:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	01db      	lsls	r3, r3, #7
 800813c:	4413      	add	r3, r2
 800813e:	3384      	adds	r3, #132	; 0x84
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	461a      	mov	r2, r3
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	01db      	lsls	r3, r3, #7
 800814c:	4413      	add	r3, r2
 800814e:	3384      	adds	r3, #132	; 0x84
 8008150:	461a      	mov	r2, r3
 8008152:	2300      	movs	r3, #0
 8008154:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800815c:	461a      	mov	r2, r3
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	431a      	orrs	r2, r3
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	431a      	orrs	r2, r3
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4619      	mov	r1, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	01db      	lsls	r3, r3, #7
 8008170:	440b      	add	r3, r1
 8008172:	3384      	adds	r3, #132	; 0x84
 8008174:	4619      	mov	r1, r3
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	4313      	orrs	r3, r2
 800817a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	461a      	mov	r2, r3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	01db      	lsls	r3, r3, #7
 8008186:	4413      	add	r3, r2
 8008188:	3384      	adds	r3, #132	; 0x84
 800818a:	695b      	ldr	r3, [r3, #20]
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	6812      	ldr	r2, [r2, #0]
 8008190:	4611      	mov	r1, r2
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	01d2      	lsls	r2, r2, #7
 8008196:	440a      	add	r2, r1
 8008198:	3284      	adds	r2, #132	; 0x84
 800819a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800819e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	461a      	mov	r2, r3
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	01db      	lsls	r3, r3, #7
 80081aa:	4413      	add	r3, r2
 80081ac:	3384      	adds	r3, #132	; 0x84
 80081ae:	461a      	mov	r2, r3
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	695b      	ldr	r3, [r3, #20]
 80081b4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	461a      	mov	r2, r3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	01db      	lsls	r3, r3, #7
 80081c0:	4413      	add	r3, r2
 80081c2:	3384      	adds	r3, #132	; 0x84
 80081c4:	69da      	ldr	r2, [r3, #28]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4619      	mov	r1, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	01db      	lsls	r3, r3, #7
 80081d0:	440b      	add	r3, r1
 80081d2:	3384      	adds	r3, #132	; 0x84
 80081d4:	4619      	mov	r1, r3
 80081d6:	4b58      	ldr	r3, [pc, #352]	; (8008338 <LTDC_SetConfig+0x32c>)
 80081d8:	4013      	ands	r3, r2
 80081da:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	69da      	ldr	r2, [r3, #28]
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	6a1b      	ldr	r3, [r3, #32]
 80081e4:	68f9      	ldr	r1, [r7, #12]
 80081e6:	6809      	ldr	r1, [r1, #0]
 80081e8:	4608      	mov	r0, r1
 80081ea:	6879      	ldr	r1, [r7, #4]
 80081ec:	01c9      	lsls	r1, r1, #7
 80081ee:	4401      	add	r1, r0
 80081f0:	3184      	adds	r1, #132	; 0x84
 80081f2:	4313      	orrs	r3, r2
 80081f4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	01db      	lsls	r3, r3, #7
 8008200:	4413      	add	r3, r2
 8008202:	3384      	adds	r3, #132	; 0x84
 8008204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	461a      	mov	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	01db      	lsls	r3, r3, #7
 8008210:	4413      	add	r3, r2
 8008212:	3384      	adds	r3, #132	; 0x84
 8008214:	461a      	mov	r2, r3
 8008216:	2300      	movs	r3, #0
 8008218:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	461a      	mov	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	01db      	lsls	r3, r3, #7
 8008224:	4413      	add	r3, r2
 8008226:	3384      	adds	r3, #132	; 0x84
 8008228:	461a      	mov	r2, r3
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800822e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d102      	bne.n	800823e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8008238:	2304      	movs	r3, #4
 800823a:	61fb      	str	r3, [r7, #28]
 800823c:	e01b      	b.n	8008276 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	2b01      	cmp	r3, #1
 8008244:	d102      	bne.n	800824c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8008246:	2303      	movs	r3, #3
 8008248:	61fb      	str	r3, [r7, #28]
 800824a:	e014      	b.n	8008276 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	691b      	ldr	r3, [r3, #16]
 8008250:	2b04      	cmp	r3, #4
 8008252:	d00b      	beq.n	800826c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008258:	2b02      	cmp	r3, #2
 800825a:	d007      	beq.n	800826c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008260:	2b03      	cmp	r3, #3
 8008262:	d003      	beq.n	800826c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008268:	2b07      	cmp	r3, #7
 800826a:	d102      	bne.n	8008272 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800826c:	2302      	movs	r3, #2
 800826e:	61fb      	str	r3, [r7, #28]
 8008270:	e001      	b.n	8008276 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8008272:	2301      	movs	r3, #1
 8008274:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	461a      	mov	r2, r3
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	01db      	lsls	r3, r3, #7
 8008280:	4413      	add	r3, r2
 8008282:	3384      	adds	r3, #132	; 0x84
 8008284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	6812      	ldr	r2, [r2, #0]
 800828a:	4611      	mov	r1, r2
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	01d2      	lsls	r2, r2, #7
 8008290:	440a      	add	r2, r1
 8008292:	3284      	adds	r2, #132	; 0x84
 8008294:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8008298:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800829e:	69fa      	ldr	r2, [r7, #28]
 80082a0:	fb02 f303 	mul.w	r3, r2, r3
 80082a4:	041a      	lsls	r2, r3, #16
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	6859      	ldr	r1, [r3, #4]
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	1acb      	subs	r3, r1, r3
 80082b0:	69f9      	ldr	r1, [r7, #28]
 80082b2:	fb01 f303 	mul.w	r3, r1, r3
 80082b6:	3303      	adds	r3, #3
 80082b8:	68f9      	ldr	r1, [r7, #12]
 80082ba:	6809      	ldr	r1, [r1, #0]
 80082bc:	4608      	mov	r0, r1
 80082be:	6879      	ldr	r1, [r7, #4]
 80082c0:	01c9      	lsls	r1, r1, #7
 80082c2:	4401      	add	r1, r0
 80082c4:	3184      	adds	r1, #132	; 0x84
 80082c6:	4313      	orrs	r3, r2
 80082c8:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	461a      	mov	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	01db      	lsls	r3, r3, #7
 80082d4:	4413      	add	r3, r2
 80082d6:	3384      	adds	r3, #132	; 0x84
 80082d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4619      	mov	r1, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	01db      	lsls	r3, r3, #7
 80082e4:	440b      	add	r3, r1
 80082e6:	3384      	adds	r3, #132	; 0x84
 80082e8:	4619      	mov	r1, r3
 80082ea:	4b14      	ldr	r3, [pc, #80]	; (800833c <LTDC_SetConfig+0x330>)
 80082ec:	4013      	ands	r3, r2
 80082ee:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	461a      	mov	r2, r3
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	01db      	lsls	r3, r3, #7
 80082fa:	4413      	add	r3, r2
 80082fc:	3384      	adds	r3, #132	; 0x84
 80082fe:	461a      	mov	r2, r3
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008304:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	461a      	mov	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	01db      	lsls	r3, r3, #7
 8008310:	4413      	add	r3, r2
 8008312:	3384      	adds	r3, #132	; 0x84
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	6812      	ldr	r2, [r2, #0]
 800831a:	4611      	mov	r1, r2
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	01d2      	lsls	r2, r2, #7
 8008320:	440a      	add	r2, r1
 8008322:	3284      	adds	r2, #132	; 0x84
 8008324:	f043 0301 	orr.w	r3, r3, #1
 8008328:	6013      	str	r3, [r2, #0]
}
 800832a:	bf00      	nop
 800832c:	3724      	adds	r7, #36	; 0x24
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop
 8008338:	fffff8f8 	.word	0xfffff8f8
 800833c:	fffff800 	.word	0xfffff800

08008340 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008340:	b480      	push	{r7}
 8008342:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008344:	4b05      	ldr	r3, [pc, #20]	; (800835c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a04      	ldr	r2, [pc, #16]	; (800835c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800834a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800834e:	6013      	str	r3, [r2, #0]
}
 8008350:	bf00      	nop
 8008352:	46bd      	mov	sp, r7
 8008354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	40007000 	.word	0x40007000

08008360 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8008366:	2300      	movs	r3, #0
 8008368:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800836a:	4b23      	ldr	r3, [pc, #140]	; (80083f8 <HAL_PWREx_EnableOverDrive+0x98>)
 800836c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800836e:	4a22      	ldr	r2, [pc, #136]	; (80083f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8008370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008374:	6413      	str	r3, [r2, #64]	; 0x40
 8008376:	4b20      	ldr	r3, [pc, #128]	; (80083f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8008378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800837e:	603b      	str	r3, [r7, #0]
 8008380:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008382:	4b1e      	ldr	r3, [pc, #120]	; (80083fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a1d      	ldr	r2, [pc, #116]	; (80083fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8008388:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800838c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800838e:	f7fc ffdb 	bl	8005348 <HAL_GetTick>
 8008392:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008394:	e009      	b.n	80083aa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008396:	f7fc ffd7 	bl	8005348 <HAL_GetTick>
 800839a:	4602      	mov	r2, r0
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	1ad3      	subs	r3, r2, r3
 80083a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083a4:	d901      	bls.n	80083aa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e022      	b.n	80083f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80083aa:	4b14      	ldr	r3, [pc, #80]	; (80083fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083b6:	d1ee      	bne.n	8008396 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80083b8:	4b10      	ldr	r3, [pc, #64]	; (80083fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a0f      	ldr	r2, [pc, #60]	; (80083fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80083be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80083c4:	f7fc ffc0 	bl	8005348 <HAL_GetTick>
 80083c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80083ca:	e009      	b.n	80083e0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80083cc:	f7fc ffbc 	bl	8005348 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083da:	d901      	bls.n	80083e0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80083dc:	2303      	movs	r3, #3
 80083de:	e007      	b.n	80083f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80083e0:	4b06      	ldr	r3, [pc, #24]	; (80083fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80083ec:	d1ee      	bne.n	80083cc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	40023800 	.word	0x40023800
 80083fc:	40007000 	.word	0x40007000

08008400 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008408:	2300      	movs	r3, #0
 800840a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d101      	bne.n	8008416 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e291      	b.n	800893a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b00      	cmp	r3, #0
 8008420:	f000 8087 	beq.w	8008532 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008424:	4b96      	ldr	r3, [pc, #600]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	f003 030c 	and.w	r3, r3, #12
 800842c:	2b04      	cmp	r3, #4
 800842e:	d00c      	beq.n	800844a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008430:	4b93      	ldr	r3, [pc, #588]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	f003 030c 	and.w	r3, r3, #12
 8008438:	2b08      	cmp	r3, #8
 800843a:	d112      	bne.n	8008462 <HAL_RCC_OscConfig+0x62>
 800843c:	4b90      	ldr	r3, [pc, #576]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008444:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008448:	d10b      	bne.n	8008462 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800844a:	4b8d      	ldr	r3, [pc, #564]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008452:	2b00      	cmp	r3, #0
 8008454:	d06c      	beq.n	8008530 <HAL_RCC_OscConfig+0x130>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d168      	bne.n	8008530 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e26b      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800846a:	d106      	bne.n	800847a <HAL_RCC_OscConfig+0x7a>
 800846c:	4b84      	ldr	r3, [pc, #528]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a83      	ldr	r2, [pc, #524]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008472:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008476:	6013      	str	r3, [r2, #0]
 8008478:	e02e      	b.n	80084d8 <HAL_RCC_OscConfig+0xd8>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10c      	bne.n	800849c <HAL_RCC_OscConfig+0x9c>
 8008482:	4b7f      	ldr	r3, [pc, #508]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a7e      	ldr	r2, [pc, #504]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008488:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800848c:	6013      	str	r3, [r2, #0]
 800848e:	4b7c      	ldr	r3, [pc, #496]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a7b      	ldr	r2, [pc, #492]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008494:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008498:	6013      	str	r3, [r2, #0]
 800849a:	e01d      	b.n	80084d8 <HAL_RCC_OscConfig+0xd8>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80084a4:	d10c      	bne.n	80084c0 <HAL_RCC_OscConfig+0xc0>
 80084a6:	4b76      	ldr	r3, [pc, #472]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a75      	ldr	r2, [pc, #468]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084b0:	6013      	str	r3, [r2, #0]
 80084b2:	4b73      	ldr	r3, [pc, #460]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a72      	ldr	r2, [pc, #456]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084bc:	6013      	str	r3, [r2, #0]
 80084be:	e00b      	b.n	80084d8 <HAL_RCC_OscConfig+0xd8>
 80084c0:	4b6f      	ldr	r3, [pc, #444]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a6e      	ldr	r2, [pc, #440]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084ca:	6013      	str	r3, [r2, #0]
 80084cc:	4b6c      	ldr	r3, [pc, #432]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a6b      	ldr	r2, [pc, #428]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d013      	beq.n	8008508 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084e0:	f7fc ff32 	bl	8005348 <HAL_GetTick>
 80084e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084e6:	e008      	b.n	80084fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084e8:	f7fc ff2e 	bl	8005348 <HAL_GetTick>
 80084ec:	4602      	mov	r2, r0
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	1ad3      	subs	r3, r2, r3
 80084f2:	2b64      	cmp	r3, #100	; 0x64
 80084f4:	d901      	bls.n	80084fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80084f6:	2303      	movs	r3, #3
 80084f8:	e21f      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084fa:	4b61      	ldr	r3, [pc, #388]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d0f0      	beq.n	80084e8 <HAL_RCC_OscConfig+0xe8>
 8008506:	e014      	b.n	8008532 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008508:	f7fc ff1e 	bl	8005348 <HAL_GetTick>
 800850c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800850e:	e008      	b.n	8008522 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008510:	f7fc ff1a 	bl	8005348 <HAL_GetTick>
 8008514:	4602      	mov	r2, r0
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	1ad3      	subs	r3, r2, r3
 800851a:	2b64      	cmp	r3, #100	; 0x64
 800851c:	d901      	bls.n	8008522 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800851e:	2303      	movs	r3, #3
 8008520:	e20b      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008522:	4b57      	ldr	r3, [pc, #348]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1f0      	bne.n	8008510 <HAL_RCC_OscConfig+0x110>
 800852e:	e000      	b.n	8008532 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008530:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f003 0302 	and.w	r3, r3, #2
 800853a:	2b00      	cmp	r3, #0
 800853c:	d069      	beq.n	8008612 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800853e:	4b50      	ldr	r3, [pc, #320]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	f003 030c 	and.w	r3, r3, #12
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00b      	beq.n	8008562 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800854a:	4b4d      	ldr	r3, [pc, #308]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	f003 030c 	and.w	r3, r3, #12
 8008552:	2b08      	cmp	r3, #8
 8008554:	d11c      	bne.n	8008590 <HAL_RCC_OscConfig+0x190>
 8008556:	4b4a      	ldr	r3, [pc, #296]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800855e:	2b00      	cmp	r3, #0
 8008560:	d116      	bne.n	8008590 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008562:	4b47      	ldr	r3, [pc, #284]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b00      	cmp	r3, #0
 800856c:	d005      	beq.n	800857a <HAL_RCC_OscConfig+0x17a>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d001      	beq.n	800857a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e1df      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800857a:	4b41      	ldr	r3, [pc, #260]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	691b      	ldr	r3, [r3, #16]
 8008586:	00db      	lsls	r3, r3, #3
 8008588:	493d      	ldr	r1, [pc, #244]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800858a:	4313      	orrs	r3, r2
 800858c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800858e:	e040      	b.n	8008612 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d023      	beq.n	80085e0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008598:	4b39      	ldr	r3, [pc, #228]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a38      	ldr	r2, [pc, #224]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800859e:	f043 0301 	orr.w	r3, r3, #1
 80085a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085a4:	f7fc fed0 	bl	8005348 <HAL_GetTick>
 80085a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085aa:	e008      	b.n	80085be <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085ac:	f7fc fecc 	bl	8005348 <HAL_GetTick>
 80085b0:	4602      	mov	r2, r0
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	1ad3      	subs	r3, r2, r3
 80085b6:	2b02      	cmp	r3, #2
 80085b8:	d901      	bls.n	80085be <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e1bd      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085be:	4b30      	ldr	r3, [pc, #192]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 0302 	and.w	r3, r3, #2
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d0f0      	beq.n	80085ac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085ca:	4b2d      	ldr	r3, [pc, #180]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	00db      	lsls	r3, r3, #3
 80085d8:	4929      	ldr	r1, [pc, #164]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	600b      	str	r3, [r1, #0]
 80085de:	e018      	b.n	8008612 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085e0:	4b27      	ldr	r3, [pc, #156]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a26      	ldr	r2, [pc, #152]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 80085e6:	f023 0301 	bic.w	r3, r3, #1
 80085ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085ec:	f7fc feac 	bl	8005348 <HAL_GetTick>
 80085f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085f2:	e008      	b.n	8008606 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085f4:	f7fc fea8 	bl	8005348 <HAL_GetTick>
 80085f8:	4602      	mov	r2, r0
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	1ad3      	subs	r3, r2, r3
 80085fe:	2b02      	cmp	r3, #2
 8008600:	d901      	bls.n	8008606 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e199      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008606:	4b1e      	ldr	r3, [pc, #120]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 0302 	and.w	r3, r3, #2
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1f0      	bne.n	80085f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f003 0308 	and.w	r3, r3, #8
 800861a:	2b00      	cmp	r3, #0
 800861c:	d038      	beq.n	8008690 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	695b      	ldr	r3, [r3, #20]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d019      	beq.n	800865a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008626:	4b16      	ldr	r3, [pc, #88]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008628:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800862a:	4a15      	ldr	r2, [pc, #84]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800862c:	f043 0301 	orr.w	r3, r3, #1
 8008630:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008632:	f7fc fe89 	bl	8005348 <HAL_GetTick>
 8008636:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008638:	e008      	b.n	800864c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800863a:	f7fc fe85 	bl	8005348 <HAL_GetTick>
 800863e:	4602      	mov	r2, r0
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	1ad3      	subs	r3, r2, r3
 8008644:	2b02      	cmp	r3, #2
 8008646:	d901      	bls.n	800864c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008648:	2303      	movs	r3, #3
 800864a:	e176      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800864c:	4b0c      	ldr	r3, [pc, #48]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800864e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008650:	f003 0302 	and.w	r3, r3, #2
 8008654:	2b00      	cmp	r3, #0
 8008656:	d0f0      	beq.n	800863a <HAL_RCC_OscConfig+0x23a>
 8008658:	e01a      	b.n	8008690 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800865a:	4b09      	ldr	r3, [pc, #36]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 800865c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800865e:	4a08      	ldr	r2, [pc, #32]	; (8008680 <HAL_RCC_OscConfig+0x280>)
 8008660:	f023 0301 	bic.w	r3, r3, #1
 8008664:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008666:	f7fc fe6f 	bl	8005348 <HAL_GetTick>
 800866a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800866c:	e00a      	b.n	8008684 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800866e:	f7fc fe6b 	bl	8005348 <HAL_GetTick>
 8008672:	4602      	mov	r2, r0
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	2b02      	cmp	r3, #2
 800867a:	d903      	bls.n	8008684 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e15c      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
 8008680:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008684:	4b91      	ldr	r3, [pc, #580]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008686:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008688:	f003 0302 	and.w	r3, r3, #2
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1ee      	bne.n	800866e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f003 0304 	and.w	r3, r3, #4
 8008698:	2b00      	cmp	r3, #0
 800869a:	f000 80a4 	beq.w	80087e6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800869e:	4b8b      	ldr	r3, [pc, #556]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80086a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10d      	bne.n	80086c6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80086aa:	4b88      	ldr	r3, [pc, #544]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80086ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ae:	4a87      	ldr	r2, [pc, #540]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80086b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086b4:	6413      	str	r3, [r2, #64]	; 0x40
 80086b6:	4b85      	ldr	r3, [pc, #532]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80086b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086be:	60bb      	str	r3, [r7, #8]
 80086c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086c2:	2301      	movs	r3, #1
 80086c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086c6:	4b82      	ldr	r3, [pc, #520]	; (80088d0 <HAL_RCC_OscConfig+0x4d0>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d118      	bne.n	8008704 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80086d2:	4b7f      	ldr	r3, [pc, #508]	; (80088d0 <HAL_RCC_OscConfig+0x4d0>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a7e      	ldr	r2, [pc, #504]	; (80088d0 <HAL_RCC_OscConfig+0x4d0>)
 80086d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086de:	f7fc fe33 	bl	8005348 <HAL_GetTick>
 80086e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086e4:	e008      	b.n	80086f8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086e6:	f7fc fe2f 	bl	8005348 <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	2b64      	cmp	r3, #100	; 0x64
 80086f2:	d901      	bls.n	80086f8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80086f4:	2303      	movs	r3, #3
 80086f6:	e120      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086f8:	4b75      	ldr	r3, [pc, #468]	; (80088d0 <HAL_RCC_OscConfig+0x4d0>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008700:	2b00      	cmp	r3, #0
 8008702:	d0f0      	beq.n	80086e6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d106      	bne.n	800871a <HAL_RCC_OscConfig+0x31a>
 800870c:	4b6f      	ldr	r3, [pc, #444]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800870e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008710:	4a6e      	ldr	r2, [pc, #440]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008712:	f043 0301 	orr.w	r3, r3, #1
 8008716:	6713      	str	r3, [r2, #112]	; 0x70
 8008718:	e02d      	b.n	8008776 <HAL_RCC_OscConfig+0x376>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d10c      	bne.n	800873c <HAL_RCC_OscConfig+0x33c>
 8008722:	4b6a      	ldr	r3, [pc, #424]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008726:	4a69      	ldr	r2, [pc, #420]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008728:	f023 0301 	bic.w	r3, r3, #1
 800872c:	6713      	str	r3, [r2, #112]	; 0x70
 800872e:	4b67      	ldr	r3, [pc, #412]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008732:	4a66      	ldr	r2, [pc, #408]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008734:	f023 0304 	bic.w	r3, r3, #4
 8008738:	6713      	str	r3, [r2, #112]	; 0x70
 800873a:	e01c      	b.n	8008776 <HAL_RCC_OscConfig+0x376>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	2b05      	cmp	r3, #5
 8008742:	d10c      	bne.n	800875e <HAL_RCC_OscConfig+0x35e>
 8008744:	4b61      	ldr	r3, [pc, #388]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008748:	4a60      	ldr	r2, [pc, #384]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800874a:	f043 0304 	orr.w	r3, r3, #4
 800874e:	6713      	str	r3, [r2, #112]	; 0x70
 8008750:	4b5e      	ldr	r3, [pc, #376]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008754:	4a5d      	ldr	r2, [pc, #372]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008756:	f043 0301 	orr.w	r3, r3, #1
 800875a:	6713      	str	r3, [r2, #112]	; 0x70
 800875c:	e00b      	b.n	8008776 <HAL_RCC_OscConfig+0x376>
 800875e:	4b5b      	ldr	r3, [pc, #364]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008762:	4a5a      	ldr	r2, [pc, #360]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008764:	f023 0301 	bic.w	r3, r3, #1
 8008768:	6713      	str	r3, [r2, #112]	; 0x70
 800876a:	4b58      	ldr	r3, [pc, #352]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800876c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800876e:	4a57      	ldr	r2, [pc, #348]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008770:	f023 0304 	bic.w	r3, r3, #4
 8008774:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d015      	beq.n	80087aa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800877e:	f7fc fde3 	bl	8005348 <HAL_GetTick>
 8008782:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008784:	e00a      	b.n	800879c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008786:	f7fc fddf 	bl	8005348 <HAL_GetTick>
 800878a:	4602      	mov	r2, r0
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	1ad3      	subs	r3, r2, r3
 8008790:	f241 3288 	movw	r2, #5000	; 0x1388
 8008794:	4293      	cmp	r3, r2
 8008796:	d901      	bls.n	800879c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008798:	2303      	movs	r3, #3
 800879a:	e0ce      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800879c:	4b4b      	ldr	r3, [pc, #300]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800879e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087a0:	f003 0302 	and.w	r3, r3, #2
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d0ee      	beq.n	8008786 <HAL_RCC_OscConfig+0x386>
 80087a8:	e014      	b.n	80087d4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087aa:	f7fc fdcd 	bl	8005348 <HAL_GetTick>
 80087ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087b0:	e00a      	b.n	80087c8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087b2:	f7fc fdc9 	bl	8005348 <HAL_GetTick>
 80087b6:	4602      	mov	r2, r0
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d901      	bls.n	80087c8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	e0b8      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087c8:	4b40      	ldr	r3, [pc, #256]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80087ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087cc:	f003 0302 	and.w	r3, r3, #2
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1ee      	bne.n	80087b2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80087d4:	7dfb      	ldrb	r3, [r7, #23]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d105      	bne.n	80087e6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087da:	4b3c      	ldr	r3, [pc, #240]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80087dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087de:	4a3b      	ldr	r2, [pc, #236]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80087e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f000 80a4 	beq.w	8008938 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087f0:	4b36      	ldr	r3, [pc, #216]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	f003 030c 	and.w	r3, r3, #12
 80087f8:	2b08      	cmp	r3, #8
 80087fa:	d06b      	beq.n	80088d4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	2b02      	cmp	r3, #2
 8008802:	d149      	bne.n	8008898 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008804:	4b31      	ldr	r3, [pc, #196]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a30      	ldr	r2, [pc, #192]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800880a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800880e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008810:	f7fc fd9a 	bl	8005348 <HAL_GetTick>
 8008814:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008816:	e008      	b.n	800882a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008818:	f7fc fd96 	bl	8005348 <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	2b02      	cmp	r3, #2
 8008824:	d901      	bls.n	800882a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8008826:	2303      	movs	r3, #3
 8008828:	e087      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800882a:	4b28      	ldr	r3, [pc, #160]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1f0      	bne.n	8008818 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	69da      	ldr	r2, [r3, #28]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	431a      	orrs	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008844:	019b      	lsls	r3, r3, #6
 8008846:	431a      	orrs	r2, r3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800884c:	085b      	lsrs	r3, r3, #1
 800884e:	3b01      	subs	r3, #1
 8008850:	041b      	lsls	r3, r3, #16
 8008852:	431a      	orrs	r2, r3
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008858:	061b      	lsls	r3, r3, #24
 800885a:	4313      	orrs	r3, r2
 800885c:	4a1b      	ldr	r2, [pc, #108]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800885e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008862:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008864:	4b19      	ldr	r3, [pc, #100]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a18      	ldr	r2, [pc, #96]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800886a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800886e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008870:	f7fc fd6a 	bl	8005348 <HAL_GetTick>
 8008874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008876:	e008      	b.n	800888a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008878:	f7fc fd66 	bl	8005348 <HAL_GetTick>
 800887c:	4602      	mov	r2, r0
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	2b02      	cmp	r3, #2
 8008884:	d901      	bls.n	800888a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e057      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800888a:	4b10      	ldr	r3, [pc, #64]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d0f0      	beq.n	8008878 <HAL_RCC_OscConfig+0x478>
 8008896:	e04f      	b.n	8008938 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008898:	4b0c      	ldr	r3, [pc, #48]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a0b      	ldr	r2, [pc, #44]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 800889e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088a4:	f7fc fd50 	bl	8005348 <HAL_GetTick>
 80088a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088aa:	e008      	b.n	80088be <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088ac:	f7fc fd4c 	bl	8005348 <HAL_GetTick>
 80088b0:	4602      	mov	r2, r0
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d901      	bls.n	80088be <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80088ba:	2303      	movs	r3, #3
 80088bc:	e03d      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088be:	4b03      	ldr	r3, [pc, #12]	; (80088cc <HAL_RCC_OscConfig+0x4cc>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d1f0      	bne.n	80088ac <HAL_RCC_OscConfig+0x4ac>
 80088ca:	e035      	b.n	8008938 <HAL_RCC_OscConfig+0x538>
 80088cc:	40023800 	.word	0x40023800
 80088d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80088d4:	4b1b      	ldr	r3, [pc, #108]	; (8008944 <HAL_RCC_OscConfig+0x544>)
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	699b      	ldr	r3, [r3, #24]
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d028      	beq.n	8008934 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d121      	bne.n	8008934 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d11a      	bne.n	8008934 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008904:	4013      	ands	r3, r2
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800890a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800890c:	4293      	cmp	r3, r2
 800890e:	d111      	bne.n	8008934 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891a:	085b      	lsrs	r3, r3, #1
 800891c:	3b01      	subs	r3, #1
 800891e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008920:	429a      	cmp	r2, r3
 8008922:	d107      	bne.n	8008934 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800892e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008930:	429a      	cmp	r2, r3
 8008932:	d001      	beq.n	8008938 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e000      	b.n	800893a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8008938:	2300      	movs	r3, #0
}
 800893a:	4618      	mov	r0, r3
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	40023800 	.word	0x40023800

08008948 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008952:	2300      	movs	r3, #0
 8008954:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d101      	bne.n	8008960 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e0d0      	b.n	8008b02 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008960:	4b6a      	ldr	r3, [pc, #424]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 030f 	and.w	r3, r3, #15
 8008968:	683a      	ldr	r2, [r7, #0]
 800896a:	429a      	cmp	r2, r3
 800896c:	d910      	bls.n	8008990 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800896e:	4b67      	ldr	r3, [pc, #412]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f023 020f 	bic.w	r2, r3, #15
 8008976:	4965      	ldr	r1, [pc, #404]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	4313      	orrs	r3, r2
 800897c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800897e:	4b63      	ldr	r3, [pc, #396]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f003 030f 	and.w	r3, r3, #15
 8008986:	683a      	ldr	r2, [r7, #0]
 8008988:	429a      	cmp	r2, r3
 800898a:	d001      	beq.n	8008990 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800898c:	2301      	movs	r3, #1
 800898e:	e0b8      	b.n	8008b02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f003 0302 	and.w	r3, r3, #2
 8008998:	2b00      	cmp	r3, #0
 800899a:	d020      	beq.n	80089de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f003 0304 	and.w	r3, r3, #4
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d005      	beq.n	80089b4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80089a8:	4b59      	ldr	r3, [pc, #356]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 80089aa:	689b      	ldr	r3, [r3, #8]
 80089ac:	4a58      	ldr	r2, [pc, #352]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 80089ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80089b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f003 0308 	and.w	r3, r3, #8
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d005      	beq.n	80089cc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80089c0:	4b53      	ldr	r3, [pc, #332]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	4a52      	ldr	r2, [pc, #328]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 80089c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80089ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089cc:	4b50      	ldr	r3, [pc, #320]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	689b      	ldr	r3, [r3, #8]
 80089d8:	494d      	ldr	r1, [pc, #308]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 80089da:	4313      	orrs	r3, r2
 80089dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d040      	beq.n	8008a6c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d107      	bne.n	8008a02 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089f2:	4b47      	ldr	r3, [pc, #284]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d115      	bne.n	8008a2a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	e07f      	b.n	8008b02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d107      	bne.n	8008a1a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a0a:	4b41      	ldr	r3, [pc, #260]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d109      	bne.n	8008a2a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	e073      	b.n	8008b02 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a1a:	4b3d      	ldr	r3, [pc, #244]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 0302 	and.w	r3, r3, #2
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d101      	bne.n	8008a2a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	e06b      	b.n	8008b02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008a2a:	4b39      	ldr	r3, [pc, #228]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	f023 0203 	bic.w	r2, r3, #3
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	4936      	ldr	r1, [pc, #216]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a3c:	f7fc fc84 	bl	8005348 <HAL_GetTick>
 8008a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a42:	e00a      	b.n	8008a5a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a44:	f7fc fc80 	bl	8005348 <HAL_GetTick>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	1ad3      	subs	r3, r2, r3
 8008a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d901      	bls.n	8008a5a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e053      	b.n	8008b02 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a5a:	4b2d      	ldr	r3, [pc, #180]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	f003 020c 	and.w	r2, r3, #12
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d1eb      	bne.n	8008a44 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008a6c:	4b27      	ldr	r3, [pc, #156]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 030f 	and.w	r3, r3, #15
 8008a74:	683a      	ldr	r2, [r7, #0]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d210      	bcs.n	8008a9c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a7a:	4b24      	ldr	r3, [pc, #144]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f023 020f 	bic.w	r2, r3, #15
 8008a82:	4922      	ldr	r1, [pc, #136]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	4313      	orrs	r3, r2
 8008a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a8a:	4b20      	ldr	r3, [pc, #128]	; (8008b0c <HAL_RCC_ClockConfig+0x1c4>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f003 030f 	and.w	r3, r3, #15
 8008a92:	683a      	ldr	r2, [r7, #0]
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d001      	beq.n	8008a9c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e032      	b.n	8008b02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 0304 	and.w	r3, r3, #4
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d008      	beq.n	8008aba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008aa8:	4b19      	ldr	r3, [pc, #100]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008aaa:	689b      	ldr	r3, [r3, #8]
 8008aac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	4916      	ldr	r1, [pc, #88]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f003 0308 	and.w	r3, r3, #8
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d009      	beq.n	8008ada <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008ac6:	4b12      	ldr	r3, [pc, #72]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008ac8:	689b      	ldr	r3, [r3, #8]
 8008aca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	00db      	lsls	r3, r3, #3
 8008ad4:	490e      	ldr	r1, [pc, #56]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008ada:	f000 f821 	bl	8008b20 <HAL_RCC_GetSysClockFreq>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	4b0b      	ldr	r3, [pc, #44]	; (8008b10 <HAL_RCC_ClockConfig+0x1c8>)
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	091b      	lsrs	r3, r3, #4
 8008ae6:	f003 030f 	and.w	r3, r3, #15
 8008aea:	490a      	ldr	r1, [pc, #40]	; (8008b14 <HAL_RCC_ClockConfig+0x1cc>)
 8008aec:	5ccb      	ldrb	r3, [r1, r3]
 8008aee:	fa22 f303 	lsr.w	r3, r2, r3
 8008af2:	4a09      	ldr	r2, [pc, #36]	; (8008b18 <HAL_RCC_ClockConfig+0x1d0>)
 8008af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008af6:	4b09      	ldr	r3, [pc, #36]	; (8008b1c <HAL_RCC_ClockConfig+0x1d4>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4618      	mov	r0, r3
 8008afc:	f7fc fafc 	bl	80050f8 <HAL_InitTick>

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3710      	adds	r7, #16
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}
 8008b0a:	bf00      	nop
 8008b0c:	40023c00 	.word	0x40023c00
 8008b10:	40023800 	.word	0x40023800
 8008b14:	080d1398 	.word	0x080d1398
 8008b18:	20000040 	.word	0x20000040
 8008b1c:	20000044 	.word	0x20000044

08008b20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b20:	b5b0      	push	{r4, r5, r7, lr}
 8008b22:	b084      	sub	sp, #16
 8008b24:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008b26:	2100      	movs	r1, #0
 8008b28:	6079      	str	r1, [r7, #4]
 8008b2a:	2100      	movs	r1, #0
 8008b2c:	60f9      	str	r1, [r7, #12]
 8008b2e:	2100      	movs	r1, #0
 8008b30:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8008b32:	2100      	movs	r1, #0
 8008b34:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b36:	4952      	ldr	r1, [pc, #328]	; (8008c80 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b38:	6889      	ldr	r1, [r1, #8]
 8008b3a:	f001 010c 	and.w	r1, r1, #12
 8008b3e:	2908      	cmp	r1, #8
 8008b40:	d00d      	beq.n	8008b5e <HAL_RCC_GetSysClockFreq+0x3e>
 8008b42:	2908      	cmp	r1, #8
 8008b44:	f200 8094 	bhi.w	8008c70 <HAL_RCC_GetSysClockFreq+0x150>
 8008b48:	2900      	cmp	r1, #0
 8008b4a:	d002      	beq.n	8008b52 <HAL_RCC_GetSysClockFreq+0x32>
 8008b4c:	2904      	cmp	r1, #4
 8008b4e:	d003      	beq.n	8008b58 <HAL_RCC_GetSysClockFreq+0x38>
 8008b50:	e08e      	b.n	8008c70 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008b52:	4b4c      	ldr	r3, [pc, #304]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x164>)
 8008b54:	60bb      	str	r3, [r7, #8]
      break;
 8008b56:	e08e      	b.n	8008c76 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008b58:	4b4b      	ldr	r3, [pc, #300]	; (8008c88 <HAL_RCC_GetSysClockFreq+0x168>)
 8008b5a:	60bb      	str	r3, [r7, #8]
      break;
 8008b5c:	e08b      	b.n	8008c76 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b5e:	4948      	ldr	r1, [pc, #288]	; (8008c80 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b60:	6849      	ldr	r1, [r1, #4]
 8008b62:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8008b66:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008b68:	4945      	ldr	r1, [pc, #276]	; (8008c80 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b6a:	6849      	ldr	r1, [r1, #4]
 8008b6c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8008b70:	2900      	cmp	r1, #0
 8008b72:	d024      	beq.n	8008bbe <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b74:	4942      	ldr	r1, [pc, #264]	; (8008c80 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b76:	6849      	ldr	r1, [r1, #4]
 8008b78:	0989      	lsrs	r1, r1, #6
 8008b7a:	4608      	mov	r0, r1
 8008b7c:	f04f 0100 	mov.w	r1, #0
 8008b80:	f240 14ff 	movw	r4, #511	; 0x1ff
 8008b84:	f04f 0500 	mov.w	r5, #0
 8008b88:	ea00 0204 	and.w	r2, r0, r4
 8008b8c:	ea01 0305 	and.w	r3, r1, r5
 8008b90:	493d      	ldr	r1, [pc, #244]	; (8008c88 <HAL_RCC_GetSysClockFreq+0x168>)
 8008b92:	fb01 f003 	mul.w	r0, r1, r3
 8008b96:	2100      	movs	r1, #0
 8008b98:	fb01 f102 	mul.w	r1, r1, r2
 8008b9c:	1844      	adds	r4, r0, r1
 8008b9e:	493a      	ldr	r1, [pc, #232]	; (8008c88 <HAL_RCC_GetSysClockFreq+0x168>)
 8008ba0:	fba2 0101 	umull	r0, r1, r2, r1
 8008ba4:	1863      	adds	r3, r4, r1
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	461a      	mov	r2, r3
 8008bac:	f04f 0300 	mov.w	r3, #0
 8008bb0:	f7f7 fb86 	bl	80002c0 <__aeabi_uldivmod>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	4613      	mov	r3, r2
 8008bba:	60fb      	str	r3, [r7, #12]
 8008bbc:	e04a      	b.n	8008c54 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bbe:	4b30      	ldr	r3, [pc, #192]	; (8008c80 <HAL_RCC_GetSysClockFreq+0x160>)
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	099b      	lsrs	r3, r3, #6
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	f04f 0300 	mov.w	r3, #0
 8008bca:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008bce:	f04f 0100 	mov.w	r1, #0
 8008bd2:	ea02 0400 	and.w	r4, r2, r0
 8008bd6:	ea03 0501 	and.w	r5, r3, r1
 8008bda:	4620      	mov	r0, r4
 8008bdc:	4629      	mov	r1, r5
 8008bde:	f04f 0200 	mov.w	r2, #0
 8008be2:	f04f 0300 	mov.w	r3, #0
 8008be6:	014b      	lsls	r3, r1, #5
 8008be8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008bec:	0142      	lsls	r2, r0, #5
 8008bee:	4610      	mov	r0, r2
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	1b00      	subs	r0, r0, r4
 8008bf4:	eb61 0105 	sbc.w	r1, r1, r5
 8008bf8:	f04f 0200 	mov.w	r2, #0
 8008bfc:	f04f 0300 	mov.w	r3, #0
 8008c00:	018b      	lsls	r3, r1, #6
 8008c02:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008c06:	0182      	lsls	r2, r0, #6
 8008c08:	1a12      	subs	r2, r2, r0
 8008c0a:	eb63 0301 	sbc.w	r3, r3, r1
 8008c0e:	f04f 0000 	mov.w	r0, #0
 8008c12:	f04f 0100 	mov.w	r1, #0
 8008c16:	00d9      	lsls	r1, r3, #3
 8008c18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008c1c:	00d0      	lsls	r0, r2, #3
 8008c1e:	4602      	mov	r2, r0
 8008c20:	460b      	mov	r3, r1
 8008c22:	1912      	adds	r2, r2, r4
 8008c24:	eb45 0303 	adc.w	r3, r5, r3
 8008c28:	f04f 0000 	mov.w	r0, #0
 8008c2c:	f04f 0100 	mov.w	r1, #0
 8008c30:	0299      	lsls	r1, r3, #10
 8008c32:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008c36:	0290      	lsls	r0, r2, #10
 8008c38:	4602      	mov	r2, r0
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	4610      	mov	r0, r2
 8008c3e:	4619      	mov	r1, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	461a      	mov	r2, r3
 8008c44:	f04f 0300 	mov.w	r3, #0
 8008c48:	f7f7 fb3a 	bl	80002c0 <__aeabi_uldivmod>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	460b      	mov	r3, r1
 8008c50:	4613      	mov	r3, r2
 8008c52:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008c54:	4b0a      	ldr	r3, [pc, #40]	; (8008c80 <HAL_RCC_GetSysClockFreq+0x160>)
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	0c1b      	lsrs	r3, r3, #16
 8008c5a:	f003 0303 	and.w	r3, r3, #3
 8008c5e:	3301      	adds	r3, #1
 8008c60:	005b      	lsls	r3, r3, #1
 8008c62:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c6c:	60bb      	str	r3, [r7, #8]
      break;
 8008c6e:	e002      	b.n	8008c76 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c70:	4b04      	ldr	r3, [pc, #16]	; (8008c84 <HAL_RCC_GetSysClockFreq+0x164>)
 8008c72:	60bb      	str	r3, [r7, #8]
      break;
 8008c74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c76:	68bb      	ldr	r3, [r7, #8]
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3710      	adds	r7, #16
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bdb0      	pop	{r4, r5, r7, pc}
 8008c80:	40023800 	.word	0x40023800
 8008c84:	00f42400 	.word	0x00f42400
 8008c88:	017d7840 	.word	0x017d7840

08008c8c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008c90:	4b03      	ldr	r3, [pc, #12]	; (8008ca0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008c92:	681b      	ldr	r3, [r3, #0]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop
 8008ca0:	20000040 	.word	0x20000040

08008ca4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008ca8:	f7ff fff0 	bl	8008c8c <HAL_RCC_GetHCLKFreq>
 8008cac:	4602      	mov	r2, r0
 8008cae:	4b05      	ldr	r3, [pc, #20]	; (8008cc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	0a9b      	lsrs	r3, r3, #10
 8008cb4:	f003 0307 	and.w	r3, r3, #7
 8008cb8:	4903      	ldr	r1, [pc, #12]	; (8008cc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008cba:	5ccb      	ldrb	r3, [r1, r3]
 8008cbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	40023800 	.word	0x40023800
 8008cc8:	080d13a8 	.word	0x080d13a8

08008ccc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008cd0:	f7ff ffdc 	bl	8008c8c <HAL_RCC_GetHCLKFreq>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	4b05      	ldr	r3, [pc, #20]	; (8008cec <HAL_RCC_GetPCLK2Freq+0x20>)
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	0b5b      	lsrs	r3, r3, #13
 8008cdc:	f003 0307 	and.w	r3, r3, #7
 8008ce0:	4903      	ldr	r1, [pc, #12]	; (8008cf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ce2:	5ccb      	ldrb	r3, [r1, r3]
 8008ce4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	40023800 	.word	0x40023800
 8008cf0:	080d13a8 	.word	0x080d13a8

08008cf4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	220f      	movs	r2, #15
 8008d02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d04:	4b12      	ldr	r3, [pc, #72]	; (8008d50 <HAL_RCC_GetClockConfig+0x5c>)
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f003 0203 	and.w	r2, r3, #3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008d10:	4b0f      	ldr	r3, [pc, #60]	; (8008d50 <HAL_RCC_GetClockConfig+0x5c>)
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008d1c:	4b0c      	ldr	r3, [pc, #48]	; (8008d50 <HAL_RCC_GetClockConfig+0x5c>)
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008d28:	4b09      	ldr	r3, [pc, #36]	; (8008d50 <HAL_RCC_GetClockConfig+0x5c>)
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	08db      	lsrs	r3, r3, #3
 8008d2e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008d36:	4b07      	ldr	r3, [pc, #28]	; (8008d54 <HAL_RCC_GetClockConfig+0x60>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f003 020f 	and.w	r2, r3, #15
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	601a      	str	r2, [r3, #0]
}
 8008d42:	bf00      	nop
 8008d44:	370c      	adds	r7, #12
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	40023800 	.word	0x40023800
 8008d54:	40023c00 	.word	0x40023c00

08008d58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b088      	sub	sp, #32
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008d60:	2300      	movs	r3, #0
 8008d62:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008d64:	2300      	movs	r3, #0
 8008d66:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008d70:	2300      	movs	r3, #0
 8008d72:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f003 0301 	and.w	r3, r3, #1
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d012      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008d80:	4b69      	ldr	r3, [pc, #420]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d82:	689b      	ldr	r3, [r3, #8]
 8008d84:	4a68      	ldr	r2, [pc, #416]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d86:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008d8a:	6093      	str	r3, [r2, #8]
 8008d8c:	4b66      	ldr	r3, [pc, #408]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d8e:	689a      	ldr	r2, [r3, #8]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d94:	4964      	ldr	r1, [pc, #400]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d96:	4313      	orrs	r3, r2
 8008d98:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d101      	bne.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008da2:	2301      	movs	r3, #1
 8008da4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d017      	beq.n	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008db2:	4b5d      	ldr	r3, [pc, #372]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008db4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008db8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dc0:	4959      	ldr	r1, [pc, #356]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dcc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008dd0:	d101      	bne.n	8008dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d101      	bne.n	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008dde:	2301      	movs	r3, #1
 8008de0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d017      	beq.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008dee:	4b4e      	ldr	r3, [pc, #312]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008df4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dfc:	494a      	ldr	r1, [pc, #296]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e0c:	d101      	bne.n	8008e12 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d101      	bne.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d001      	beq.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f003 0320 	and.w	r3, r3, #32
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	f000 808b 	beq.w	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008e3c:	4b3a      	ldr	r3, [pc, #232]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e40:	4a39      	ldr	r2, [pc, #228]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e46:	6413      	str	r3, [r2, #64]	; 0x40
 8008e48:	4b37      	ldr	r3, [pc, #220]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e50:	60bb      	str	r3, [r7, #8]
 8008e52:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008e54:	4b35      	ldr	r3, [pc, #212]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a34      	ldr	r2, [pc, #208]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e60:	f7fc fa72 	bl	8005348 <HAL_GetTick>
 8008e64:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008e66:	e008      	b.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e68:	f7fc fa6e 	bl	8005348 <HAL_GetTick>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	1ad3      	subs	r3, r2, r3
 8008e72:	2b64      	cmp	r3, #100	; 0x64
 8008e74:	d901      	bls.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008e76:	2303      	movs	r3, #3
 8008e78:	e357      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008e7a:	4b2c      	ldr	r3, [pc, #176]	; (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d0f0      	beq.n	8008e68 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008e86:	4b28      	ldr	r3, [pc, #160]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e8e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d035      	beq.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e9e:	693a      	ldr	r2, [r7, #16]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d02e      	beq.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ea4:	4b20      	ldr	r3, [pc, #128]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008eac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008eae:	4b1e      	ldr	r3, [pc, #120]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eb2:	4a1d      	ldr	r2, [pc, #116]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008eb8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008eba:	4b1b      	ldr	r3, [pc, #108]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ebe:	4a1a      	ldr	r2, [pc, #104]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ec0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ec4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008ec6:	4a18      	ldr	r2, [pc, #96]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008ecc:	4b16      	ldr	r3, [pc, #88]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ed0:	f003 0301 	and.w	r3, r3, #1
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d114      	bne.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ed8:	f7fc fa36 	bl	8005348 <HAL_GetTick>
 8008edc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ede:	e00a      	b.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ee0:	f7fc fa32 	bl	8005348 <HAL_GetTick>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	1ad3      	subs	r3, r2, r3
 8008eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d901      	bls.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e319      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ef6:	4b0c      	ldr	r3, [pc, #48]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008efa:	f003 0302 	and.w	r3, r3, #2
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d0ee      	beq.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f0e:	d111      	bne.n	8008f34 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008f10:	4b05      	ldr	r3, [pc, #20]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008f1c:	4b04      	ldr	r3, [pc, #16]	; (8008f30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008f1e:	400b      	ands	r3, r1
 8008f20:	4901      	ldr	r1, [pc, #4]	; (8008f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	608b      	str	r3, [r1, #8]
 8008f26:	e00b      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008f28:	40023800 	.word	0x40023800
 8008f2c:	40007000 	.word	0x40007000
 8008f30:	0ffffcff 	.word	0x0ffffcff
 8008f34:	4bb1      	ldr	r3, [pc, #708]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	4ab0      	ldr	r2, [pc, #704]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f3a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008f3e:	6093      	str	r3, [r2, #8]
 8008f40:	4bae      	ldr	r3, [pc, #696]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f42:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f4c:	49ab      	ldr	r1, [pc, #684]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0310 	and.w	r3, r3, #16
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d010      	beq.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008f5e:	4ba7      	ldr	r3, [pc, #668]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f64:	4aa5      	ldr	r2, [pc, #660]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f6a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008f6e:	4ba3      	ldr	r3, [pc, #652]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f70:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f78:	49a0      	ldr	r1, [pc, #640]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00a      	beq.n	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008f8c:	4b9b      	ldr	r3, [pc, #620]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f92:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f9a:	4998      	ldr	r1, [pc, #608]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d00a      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008fae:	4b93      	ldr	r3, [pc, #588]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fb4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008fbc:	498f      	ldr	r1, [pc, #572]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00a      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008fd0:	4b8a      	ldr	r3, [pc, #552]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fd6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008fde:	4987      	ldr	r1, [pc, #540]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00a      	beq.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008ff2:	4b82      	ldr	r3, [pc, #520]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ff8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009000:	497e      	ldr	r1, [pc, #504]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009002:	4313      	orrs	r3, r2
 8009004:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00a      	beq.n	800902a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009014:	4b79      	ldr	r3, [pc, #484]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800901a:	f023 0203 	bic.w	r2, r3, #3
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009022:	4976      	ldr	r1, [pc, #472]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009024:	4313      	orrs	r3, r2
 8009026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009036:	4b71      	ldr	r3, [pc, #452]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800903c:	f023 020c 	bic.w	r2, r3, #12
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009044:	496d      	ldr	r1, [pc, #436]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009046:	4313      	orrs	r3, r2
 8009048:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009054:	2b00      	cmp	r3, #0
 8009056:	d00a      	beq.n	800906e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009058:	4b68      	ldr	r3, [pc, #416]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800905a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800905e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009066:	4965      	ldr	r1, [pc, #404]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009068:	4313      	orrs	r3, r2
 800906a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00a      	beq.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800907a:	4b60      	ldr	r3, [pc, #384]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800907c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009080:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009088:	495c      	ldr	r1, [pc, #368]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800908a:	4313      	orrs	r3, r2
 800908c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009098:	2b00      	cmp	r3, #0
 800909a:	d00a      	beq.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800909c:	4b57      	ldr	r3, [pc, #348]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800909e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090aa:	4954      	ldr	r1, [pc, #336]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00a      	beq.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80090be:	4b4f      	ldr	r3, [pc, #316]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090cc:	494b      	ldr	r1, [pc, #300]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090ce:	4313      	orrs	r3, r2
 80090d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00a      	beq.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80090e0:	4b46      	ldr	r3, [pc, #280]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090ee:	4943      	ldr	r1, [pc, #268]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090f0:	4313      	orrs	r3, r2
 80090f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00a      	beq.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009102:	4b3e      	ldr	r3, [pc, #248]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009108:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009110:	493a      	ldr	r1, [pc, #232]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009112:	4313      	orrs	r3, r2
 8009114:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009120:	2b00      	cmp	r3, #0
 8009122:	d00a      	beq.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009124:	4b35      	ldr	r3, [pc, #212]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800912a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009132:	4932      	ldr	r1, [pc, #200]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009134:	4313      	orrs	r3, r2
 8009136:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009142:	2b00      	cmp	r3, #0
 8009144:	d011      	beq.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009146:	4b2d      	ldr	r3, [pc, #180]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800914c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009154:	4929      	ldr	r1, [pc, #164]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009156:	4313      	orrs	r3, r2
 8009158:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009160:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009164:	d101      	bne.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8009166:	2301      	movs	r3, #1
 8009168:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f003 0308 	and.w	r3, r3, #8
 8009172:	2b00      	cmp	r3, #0
 8009174:	d001      	beq.n	800917a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009176:	2301      	movs	r3, #1
 8009178:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00a      	beq.n	800919c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009186:	4b1d      	ldr	r3, [pc, #116]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800918c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009194:	4919      	ldr	r1, [pc, #100]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009196:	4313      	orrs	r3, r2
 8009198:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d00b      	beq.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80091a8:	4b14      	ldr	r3, [pc, #80]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80091b8:	4910      	ldr	r1, [pc, #64]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091ba:	4313      	orrs	r3, r2
 80091bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d006      	beq.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f000 80d9 	beq.w	8009386 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80091d4:	4b09      	ldr	r3, [pc, #36]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a08      	ldr	r2, [pc, #32]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80091de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091e0:	f7fc f8b2 	bl	8005348 <HAL_GetTick>
 80091e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80091e6:	e00b      	b.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80091e8:	f7fc f8ae 	bl	8005348 <HAL_GetTick>
 80091ec:	4602      	mov	r2, r0
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	1ad3      	subs	r3, r2, r3
 80091f2:	2b64      	cmp	r3, #100	; 0x64
 80091f4:	d904      	bls.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80091f6:	2303      	movs	r3, #3
 80091f8:	e197      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80091fa:	bf00      	nop
 80091fc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009200:	4b6c      	ldr	r3, [pc, #432]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1ed      	bne.n	80091e8 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 0301 	and.w	r3, r3, #1
 8009214:	2b00      	cmp	r3, #0
 8009216:	d021      	beq.n	800925c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800921c:	2b00      	cmp	r3, #0
 800921e:	d11d      	bne.n	800925c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009220:	4b64      	ldr	r3, [pc, #400]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009222:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009226:	0c1b      	lsrs	r3, r3, #16
 8009228:	f003 0303 	and.w	r3, r3, #3
 800922c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800922e:	4b61      	ldr	r3, [pc, #388]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009230:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009234:	0e1b      	lsrs	r3, r3, #24
 8009236:	f003 030f 	and.w	r3, r3, #15
 800923a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	019a      	lsls	r2, r3, #6
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	041b      	lsls	r3, r3, #16
 8009246:	431a      	orrs	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	061b      	lsls	r3, r3, #24
 800924c:	431a      	orrs	r2, r3
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	071b      	lsls	r3, r3, #28
 8009254:	4957      	ldr	r1, [pc, #348]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009256:	4313      	orrs	r3, r2
 8009258:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009264:	2b00      	cmp	r3, #0
 8009266:	d004      	beq.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800926c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009270:	d00a      	beq.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800927a:	2b00      	cmp	r3, #0
 800927c:	d02e      	beq.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009282:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009286:	d129      	bne.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009288:	4b4a      	ldr	r3, [pc, #296]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800928a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800928e:	0c1b      	lsrs	r3, r3, #16
 8009290:	f003 0303 	and.w	r3, r3, #3
 8009294:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009296:	4b47      	ldr	r3, [pc, #284]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800929c:	0f1b      	lsrs	r3, r3, #28
 800929e:	f003 0307 	and.w	r3, r3, #7
 80092a2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	019a      	lsls	r2, r3, #6
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	041b      	lsls	r3, r3, #16
 80092ae:	431a      	orrs	r2, r3
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	061b      	lsls	r3, r3, #24
 80092b6:	431a      	orrs	r2, r3
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	071b      	lsls	r3, r3, #28
 80092bc:	493d      	ldr	r1, [pc, #244]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092be:	4313      	orrs	r3, r2
 80092c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80092c4:	4b3b      	ldr	r3, [pc, #236]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80092ca:	f023 021f 	bic.w	r2, r3, #31
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d2:	3b01      	subs	r3, #1
 80092d4:	4937      	ldr	r1, [pc, #220]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092d6:	4313      	orrs	r3, r2
 80092d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d01d      	beq.n	8009324 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80092e8:	4b32      	ldr	r3, [pc, #200]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092ee:	0e1b      	lsrs	r3, r3, #24
 80092f0:	f003 030f 	and.w	r3, r3, #15
 80092f4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80092f6:	4b2f      	ldr	r3, [pc, #188]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092fc:	0f1b      	lsrs	r3, r3, #28
 80092fe:	f003 0307 	and.w	r3, r3, #7
 8009302:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	019a      	lsls	r2, r3, #6
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	041b      	lsls	r3, r3, #16
 8009310:	431a      	orrs	r2, r3
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	061b      	lsls	r3, r3, #24
 8009316:	431a      	orrs	r2, r3
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	071b      	lsls	r3, r3, #28
 800931c:	4925      	ldr	r1, [pc, #148]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800931e:	4313      	orrs	r3, r2
 8009320:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800932c:	2b00      	cmp	r3, #0
 800932e:	d011      	beq.n	8009354 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	019a      	lsls	r2, r3, #6
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	041b      	lsls	r3, r3, #16
 800933c:	431a      	orrs	r2, r3
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	061b      	lsls	r3, r3, #24
 8009344:	431a      	orrs	r2, r3
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	071b      	lsls	r3, r3, #28
 800934c:	4919      	ldr	r1, [pc, #100]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800934e:	4313      	orrs	r3, r2
 8009350:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009354:	4b17      	ldr	r3, [pc, #92]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a16      	ldr	r2, [pc, #88]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800935a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800935e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009360:	f7fb fff2 	bl	8005348 <HAL_GetTick>
 8009364:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009366:	e008      	b.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009368:	f7fb ffee 	bl	8005348 <HAL_GetTick>
 800936c:	4602      	mov	r2, r0
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	2b64      	cmp	r3, #100	; 0x64
 8009374:	d901      	bls.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009376:	2303      	movs	r3, #3
 8009378:	e0d7      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800937a:	4b0e      	ldr	r3, [pc, #56]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009382:	2b00      	cmp	r3, #0
 8009384:	d0f0      	beq.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	2b01      	cmp	r3, #1
 800938a:	f040 80cd 	bne.w	8009528 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800938e:	4b09      	ldr	r3, [pc, #36]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	4a08      	ldr	r2, [pc, #32]	; (80093b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009394:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009398:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800939a:	f7fb ffd5 	bl	8005348 <HAL_GetTick>
 800939e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80093a0:	e00a      	b.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80093a2:	f7fb ffd1 	bl	8005348 <HAL_GetTick>
 80093a6:	4602      	mov	r2, r0
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	1ad3      	subs	r3, r2, r3
 80093ac:	2b64      	cmp	r3, #100	; 0x64
 80093ae:	d903      	bls.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80093b0:	2303      	movs	r3, #3
 80093b2:	e0ba      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80093b4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80093b8:	4b5e      	ldr	r3, [pc, #376]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80093c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80093c4:	d0ed      	beq.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d003      	beq.n	80093da <HAL_RCCEx_PeriphCLKConfig+0x682>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d009      	beq.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d02e      	beq.n	8009444 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d12a      	bne.n	8009444 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80093ee:	4b51      	ldr	r3, [pc, #324]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093f4:	0c1b      	lsrs	r3, r3, #16
 80093f6:	f003 0303 	and.w	r3, r3, #3
 80093fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80093fc:	4b4d      	ldr	r3, [pc, #308]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009402:	0f1b      	lsrs	r3, r3, #28
 8009404:	f003 0307 	and.w	r3, r3, #7
 8009408:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	695b      	ldr	r3, [r3, #20]
 800940e:	019a      	lsls	r2, r3, #6
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	041b      	lsls	r3, r3, #16
 8009414:	431a      	orrs	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	061b      	lsls	r3, r3, #24
 800941c:	431a      	orrs	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	071b      	lsls	r3, r3, #28
 8009422:	4944      	ldr	r1, [pc, #272]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009424:	4313      	orrs	r3, r2
 8009426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800942a:	4b42      	ldr	r3, [pc, #264]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800942c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009430:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009438:	3b01      	subs	r3, #1
 800943a:	021b      	lsls	r3, r3, #8
 800943c:	493d      	ldr	r1, [pc, #244]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800943e:	4313      	orrs	r3, r2
 8009440:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d022      	beq.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009454:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009458:	d11d      	bne.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800945a:	4b36      	ldr	r3, [pc, #216]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800945c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009460:	0e1b      	lsrs	r3, r3, #24
 8009462:	f003 030f 	and.w	r3, r3, #15
 8009466:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009468:	4b32      	ldr	r3, [pc, #200]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800946a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800946e:	0f1b      	lsrs	r3, r3, #28
 8009470:	f003 0307 	and.w	r3, r3, #7
 8009474:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	019a      	lsls	r2, r3, #6
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a1b      	ldr	r3, [r3, #32]
 8009480:	041b      	lsls	r3, r3, #16
 8009482:	431a      	orrs	r2, r3
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	061b      	lsls	r3, r3, #24
 8009488:	431a      	orrs	r2, r3
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	071b      	lsls	r3, r3, #28
 800948e:	4929      	ldr	r1, [pc, #164]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009490:	4313      	orrs	r3, r2
 8009492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 0308 	and.w	r3, r3, #8
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d028      	beq.n	80094f4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80094a2:	4b24      	ldr	r3, [pc, #144]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094a8:	0e1b      	lsrs	r3, r3, #24
 80094aa:	f003 030f 	and.w	r3, r3, #15
 80094ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80094b0:	4b20      	ldr	r3, [pc, #128]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094b6:	0c1b      	lsrs	r3, r3, #16
 80094b8:	f003 0303 	and.w	r3, r3, #3
 80094bc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	019a      	lsls	r2, r3, #6
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	041b      	lsls	r3, r3, #16
 80094c8:	431a      	orrs	r2, r3
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	061b      	lsls	r3, r3, #24
 80094ce:	431a      	orrs	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	69db      	ldr	r3, [r3, #28]
 80094d4:	071b      	lsls	r3, r3, #28
 80094d6:	4917      	ldr	r1, [pc, #92]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094d8:	4313      	orrs	r3, r2
 80094da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80094de:	4b15      	ldr	r3, [pc, #84]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80094e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ec:	4911      	ldr	r1, [pc, #68]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094ee:	4313      	orrs	r3, r2
 80094f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80094f4:	4b0f      	ldr	r3, [pc, #60]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a0e      	ldr	r2, [pc, #56]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009500:	f7fb ff22 	bl	8005348 <HAL_GetTick>
 8009504:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009506:	e008      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009508:	f7fb ff1e 	bl	8005348 <HAL_GetTick>
 800950c:	4602      	mov	r2, r0
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	1ad3      	subs	r3, r2, r3
 8009512:	2b64      	cmp	r3, #100	; 0x64
 8009514:	d901      	bls.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009516:	2303      	movs	r3, #3
 8009518:	e007      	b.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800951a:	4b06      	ldr	r3, [pc, #24]	; (8009534 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009522:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009526:	d1ef      	bne.n	8009508 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3720      	adds	r7, #32
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	40023800 	.word	0x40023800

08009538 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d101      	bne.n	800954a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8009546:	2301      	movs	r3, #1
 8009548:	e01c      	b.n	8009584 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	795b      	ldrb	r3, [r3, #5]
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d105      	bne.n	8009560 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f7fb fae0 	bl	8004b20 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2202      	movs	r2, #2
 8009564:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f042 0204 	orr.w	r2, r2, #4
 8009574:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8009582:	2300      	movs	r3, #0
}
 8009584:	4618      	mov	r0, r3
 8009586:	3708      	adds	r7, #8
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b084      	sub	sp, #16
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009596:	2300      	movs	r3, #0
 8009598:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	791b      	ldrb	r3, [r3, #4]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d101      	bne.n	80095a6 <HAL_RNG_GenerateRandomNumber+0x1a>
 80095a2:	2302      	movs	r3, #2
 80095a4:	e044      	b.n	8009630 <HAL_RNG_GenerateRandomNumber+0xa4>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	795b      	ldrb	r3, [r3, #5]
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d133      	bne.n	800961e <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2202      	movs	r2, #2
 80095ba:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80095bc:	f7fb fec4 	bl	8005348 <HAL_GetTick>
 80095c0:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80095c2:	e018      	b.n	80095f6 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80095c4:	f7fb fec0 	bl	8005348 <HAL_GetTick>
 80095c8:	4602      	mov	r2, r0
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d911      	bls.n	80095f6 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	f003 0301 	and.w	r3, r3, #1
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d00a      	beq.n	80095f6 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2201      	movs	r2, #1
 80095e4:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2202      	movs	r2, #2
 80095ea:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80095f2:	2301      	movs	r3, #1
 80095f4:	e01c      	b.n	8009630 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f003 0301 	and.w	r3, r3, #1
 8009600:	2b01      	cmp	r3, #1
 8009602:	d1df      	bne.n	80095c4 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	689a      	ldr	r2, [r3, #8]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	68da      	ldr	r2, [r3, #12]
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2201      	movs	r2, #1
 800961a:	715a      	strb	r2, [r3, #5]
 800961c:	e004      	b.n	8009628 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2204      	movs	r2, #4
 8009622:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2200      	movs	r2, #0
 800962c:	711a      	strb	r2, [r3, #4]

  return status;
 800962e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009630:	4618      	mov	r0, r3
 8009632:	3710      	adds	r7, #16
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b082      	sub	sp, #8
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d101      	bne.n	800964a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	e081      	b.n	800974e <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	7f5b      	ldrb	r3, [r3, #29]
 800964e:	b2db      	uxtb	r3, r3
 8009650:	2b00      	cmp	r3, #0
 8009652:	d105      	bne.n	8009660 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2200      	movs	r2, #0
 8009658:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f7fb fa80 	bl	8004b60 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2202      	movs	r2, #2
 8009664:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	22ca      	movs	r2, #202	; 0xca
 800966c:	625a      	str	r2, [r3, #36]	; 0x24
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2253      	movs	r2, #83	; 0x53
 8009674:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 fbc4 	bl	8009e04 <RTC_EnterInitMode>
 800967c:	4603      	mov	r3, r0
 800967e:	2b00      	cmp	r3, #0
 8009680:	d008      	beq.n	8009694 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	22ff      	movs	r2, #255	; 0xff
 8009688:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2204      	movs	r2, #4
 800968e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	e05c      	b.n	800974e <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	6899      	ldr	r1, [r3, #8]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	4b2e      	ldr	r3, [pc, #184]	; (8009758 <HAL_RTC_Init+0x120>)
 80096a0:	400b      	ands	r3, r1
 80096a2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	6899      	ldr	r1, [r3, #8]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	685a      	ldr	r2, [r3, #4]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	691b      	ldr	r3, [r3, #16]
 80096b2:	431a      	orrs	r2, r3
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	695b      	ldr	r3, [r3, #20]
 80096b8:	431a      	orrs	r2, r3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	430a      	orrs	r2, r1
 80096c0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	687a      	ldr	r2, [r7, #4]
 80096c8:	68d2      	ldr	r2, [r2, #12]
 80096ca:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	6919      	ldr	r1, [r3, #16]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	041a      	lsls	r2, r3, #16
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	430a      	orrs	r2, r1
 80096de:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	68da      	ldr	r2, [r3, #12]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096ee:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	689b      	ldr	r3, [r3, #8]
 80096f6:	f003 0320 	and.w	r3, r3, #32
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d10e      	bne.n	800971c <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fb58 	bl	8009db4 <HAL_RTC_WaitForSynchro>
 8009704:	4603      	mov	r3, r0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d008      	beq.n	800971c <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	22ff      	movs	r2, #255	; 0xff
 8009710:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2204      	movs	r2, #4
 8009716:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e018      	b.n	800974e <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f022 0208 	bic.w	r2, r2, #8
 800972a:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	699a      	ldr	r2, [r3, #24]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	430a      	orrs	r2, r1
 800973c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	22ff      	movs	r2, #255	; 0xff
 8009744:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2201      	movs	r2, #1
 800974a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800974c:	2300      	movs	r3, #0
  }
}
 800974e:	4618      	mov	r0, r3
 8009750:	3708      	adds	r7, #8
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	ff8fffbf 	.word	0xff8fffbf

0800975c <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800975c:	b590      	push	{r4, r7, lr}
 800975e:	b087      	sub	sp, #28
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8009768:	2300      	movs	r3, #0
 800976a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	7f1b      	ldrb	r3, [r3, #28]
 8009770:	2b01      	cmp	r3, #1
 8009772:	d101      	bne.n	8009778 <HAL_RTC_SetTime+0x1c>
 8009774:	2302      	movs	r3, #2
 8009776:	e0a8      	b.n	80098ca <HAL_RTC_SetTime+0x16e>
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2201      	movs	r2, #1
 800977c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2202      	movs	r2, #2
 8009782:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d126      	bne.n	80097d8 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009794:	2b00      	cmp	r3, #0
 8009796:	d102      	bne.n	800979e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	2200      	movs	r2, #0
 800979c:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	781b      	ldrb	r3, [r3, #0]
 80097a2:	4618      	mov	r0, r3
 80097a4:	f000 fb5a 	bl	8009e5c <RTC_ByteToBcd2>
 80097a8:	4603      	mov	r3, r0
 80097aa:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	785b      	ldrb	r3, [r3, #1]
 80097b0:	4618      	mov	r0, r3
 80097b2:	f000 fb53 	bl	8009e5c <RTC_ByteToBcd2>
 80097b6:	4603      	mov	r3, r0
 80097b8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80097ba:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	789b      	ldrb	r3, [r3, #2]
 80097c0:	4618      	mov	r0, r3
 80097c2:	f000 fb4b 	bl	8009e5c <RTC_ByteToBcd2>
 80097c6:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80097c8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	7b1b      	ldrb	r3, [r3, #12]
 80097d0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80097d2:	4313      	orrs	r3, r2
 80097d4:	617b      	str	r3, [r7, #20]
 80097d6:	e018      	b.n	800980a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d102      	bne.n	80097ec <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	2200      	movs	r2, #0
 80097ea:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	785b      	ldrb	r3, [r3, #1]
 80097f6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80097f8:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80097fa:	68ba      	ldr	r2, [r7, #8]
 80097fc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 80097fe:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	7b1b      	ldrb	r3, [r3, #12]
 8009804:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8009806:	4313      	orrs	r3, r2
 8009808:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	22ca      	movs	r2, #202	; 0xca
 8009810:	625a      	str	r2, [r3, #36]	; 0x24
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2253      	movs	r2, #83	; 0x53
 8009818:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800981a:	68f8      	ldr	r0, [r7, #12]
 800981c:	f000 faf2 	bl	8009e04 <RTC_EnterInitMode>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d00b      	beq.n	800983e <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	22ff      	movs	r2, #255	; 0xff
 800982c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2204      	movs	r2, #4
 8009832:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e045      	b.n	80098ca <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	6979      	ldr	r1, [r7, #20]
 8009844:	4b23      	ldr	r3, [pc, #140]	; (80098d4 <HAL_RTC_SetTime+0x178>)
 8009846:	400b      	ands	r3, r1
 8009848:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	689a      	ldr	r2, [r3, #8]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009858:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	6899      	ldr	r1, [r3, #8]
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	691a      	ldr	r2, [r3, #16]
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	695b      	ldr	r3, [r3, #20]
 8009868:	431a      	orrs	r2, r3
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	430a      	orrs	r2, r1
 8009870:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	68da      	ldr	r2, [r3, #12]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009880:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	f003 0320 	and.w	r3, r3, #32
 800988c:	2b00      	cmp	r3, #0
 800988e:	d111      	bne.n	80098b4 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009890:	68f8      	ldr	r0, [r7, #12]
 8009892:	f000 fa8f 	bl	8009db4 <HAL_RTC_WaitForSynchro>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d00b      	beq.n	80098b4 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	22ff      	movs	r2, #255	; 0xff
 80098a2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2204      	movs	r2, #4
 80098a8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2200      	movs	r2, #0
 80098ae:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80098b0:	2301      	movs	r3, #1
 80098b2:	e00a      	b.n	80098ca <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	22ff      	movs	r2, #255	; 0xff
 80098ba:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2201      	movs	r2, #1
 80098c0:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2200      	movs	r2, #0
 80098c6:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80098c8:	2300      	movs	r3, #0
  }
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	371c      	adds	r7, #28
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd90      	pop	{r4, r7, pc}
 80098d2:	bf00      	nop
 80098d4:	007f7f7f 	.word	0x007f7f7f

080098d8 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b086      	sub	sp, #24
 80098dc:	af00      	add	r7, sp, #0
 80098de:	60f8      	str	r0, [r7, #12]
 80098e0:	60b9      	str	r1, [r7, #8]
 80098e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80098e4:	2300      	movs	r3, #0
 80098e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	4b22      	ldr	r3, [pc, #136]	; (8009990 <HAL_RTC_GetTime+0xb8>)
 8009908:	4013      	ands	r3, r2
 800990a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	0c1b      	lsrs	r3, r3, #16
 8009910:	b2db      	uxtb	r3, r3
 8009912:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009916:	b2da      	uxtb	r2, r3
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	0a1b      	lsrs	r3, r3, #8
 8009920:	b2db      	uxtb	r3, r3
 8009922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009926:	b2da      	uxtb	r2, r3
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	b2db      	uxtb	r3, r3
 8009930:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009934:	b2da      	uxtb	r2, r3
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	0c1b      	lsrs	r3, r3, #16
 800993e:	b2db      	uxtb	r3, r3
 8009940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009944:	b2da      	uxtb	r2, r3
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d11a      	bne.n	8009986 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	781b      	ldrb	r3, [r3, #0]
 8009954:	4618      	mov	r0, r3
 8009956:	f000 fa9f 	bl	8009e98 <RTC_Bcd2ToByte>
 800995a:	4603      	mov	r3, r0
 800995c:	461a      	mov	r2, r3
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	785b      	ldrb	r3, [r3, #1]
 8009966:	4618      	mov	r0, r3
 8009968:	f000 fa96 	bl	8009e98 <RTC_Bcd2ToByte>
 800996c:	4603      	mov	r3, r0
 800996e:	461a      	mov	r2, r3
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	789b      	ldrb	r3, [r3, #2]
 8009978:	4618      	mov	r0, r3
 800997a:	f000 fa8d 	bl	8009e98 <RTC_Bcd2ToByte>
 800997e:	4603      	mov	r3, r0
 8009980:	461a      	mov	r2, r3
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3718      	adds	r7, #24
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	007f7f7f 	.word	0x007f7f7f

08009994 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009994:	b590      	push	{r4, r7, lr}
 8009996:	b087      	sub	sp, #28
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80099a0:	2300      	movs	r3, #0
 80099a2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	7f1b      	ldrb	r3, [r3, #28]
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	d101      	bne.n	80099b0 <HAL_RTC_SetDate+0x1c>
 80099ac:	2302      	movs	r3, #2
 80099ae:	e092      	b.n	8009ad6 <HAL_RTC_SetDate+0x142>
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2201      	movs	r2, #1
 80099b4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2202      	movs	r2, #2
 80099ba:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d10e      	bne.n	80099e0 <HAL_RTC_SetDate+0x4c>
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	785b      	ldrb	r3, [r3, #1]
 80099c6:	f003 0310 	and.w	r3, r3, #16
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d008      	beq.n	80099e0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	785b      	ldrb	r3, [r3, #1]
 80099d2:	f023 0310 	bic.w	r3, r3, #16
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	330a      	adds	r3, #10
 80099da:	b2da      	uxtb	r2, r3
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d11c      	bne.n	8009a20 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	78db      	ldrb	r3, [r3, #3]
 80099ea:	4618      	mov	r0, r3
 80099ec:	f000 fa36 	bl	8009e5c <RTC_ByteToBcd2>
 80099f0:	4603      	mov	r3, r0
 80099f2:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	785b      	ldrb	r3, [r3, #1]
 80099f8:	4618      	mov	r0, r3
 80099fa:	f000 fa2f 	bl	8009e5c <RTC_ByteToBcd2>
 80099fe:	4603      	mov	r3, r0
 8009a00:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8009a02:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	789b      	ldrb	r3, [r3, #2]
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f000 fa27 	bl	8009e5c <RTC_ByteToBcd2>
 8009a0e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8009a10:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	617b      	str	r3, [r7, #20]
 8009a1e:	e00e      	b.n	8009a3e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	78db      	ldrb	r3, [r3, #3]
 8009a24:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	785b      	ldrb	r3, [r3, #1]
 8009a2a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009a2c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8009a32:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	22ca      	movs	r2, #202	; 0xca
 8009a44:	625a      	str	r2, [r3, #36]	; 0x24
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2253      	movs	r2, #83	; 0x53
 8009a4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009a4e:	68f8      	ldr	r0, [r7, #12]
 8009a50:	f000 f9d8 	bl	8009e04 <RTC_EnterInitMode>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00b      	beq.n	8009a72 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	22ff      	movs	r2, #255	; 0xff
 8009a60:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2204      	movs	r2, #4
 8009a66:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e031      	b.n	8009ad6 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	6979      	ldr	r1, [r7, #20]
 8009a78:	4b19      	ldr	r3, [pc, #100]	; (8009ae0 <HAL_RTC_SetDate+0x14c>)
 8009a7a:	400b      	ands	r3, r1
 8009a7c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	68da      	ldr	r2, [r3, #12]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a8c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	f003 0320 	and.w	r3, r3, #32
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d111      	bne.n	8009ac0 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f000 f989 	bl	8009db4 <HAL_RTC_WaitForSynchro>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d00b      	beq.n	8009ac0 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	22ff      	movs	r2, #255	; 0xff
 8009aae:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2204      	movs	r2, #4
 8009ab4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009abc:	2301      	movs	r3, #1
 8009abe:	e00a      	b.n	8009ad6 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	22ff      	movs	r2, #255	; 0xff
 8009ac6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2201      	movs	r2, #1
 8009acc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8009ad4:	2300      	movs	r3, #0
  }
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	371c      	adds	r7, #28
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd90      	pop	{r4, r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	00ffff3f 	.word	0x00ffff3f

08009ae4 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b086      	sub	sp, #24
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8009af0:	2300      	movs	r3, #0
 8009af2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	685a      	ldr	r2, [r3, #4]
 8009afa:	4b21      	ldr	r3, [pc, #132]	; (8009b80 <HAL_RTC_GetDate+0x9c>)
 8009afc:	4013      	ands	r3, r2
 8009afe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	0c1b      	lsrs	r3, r3, #16
 8009b04:	b2da      	uxtb	r2, r3
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	0a1b      	lsrs	r3, r3, #8
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	f003 031f 	and.w	r3, r3, #31
 8009b14:	b2da      	uxtb	r2, r3
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	b2db      	uxtb	r3, r3
 8009b1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b22:	b2da      	uxtb	r2, r3
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	0b5b      	lsrs	r3, r3, #13
 8009b2c:	b2db      	uxtb	r3, r3
 8009b2e:	f003 0307 	and.w	r3, r3, #7
 8009b32:	b2da      	uxtb	r2, r3
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d11a      	bne.n	8009b74 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	78db      	ldrb	r3, [r3, #3]
 8009b42:	4618      	mov	r0, r3
 8009b44:	f000 f9a8 	bl	8009e98 <RTC_Bcd2ToByte>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	785b      	ldrb	r3, [r3, #1]
 8009b54:	4618      	mov	r0, r3
 8009b56:	f000 f99f 	bl	8009e98 <RTC_Bcd2ToByte>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	461a      	mov	r2, r3
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	789b      	ldrb	r3, [r3, #2]
 8009b66:	4618      	mov	r0, r3
 8009b68:	f000 f996 	bl	8009e98 <RTC_Bcd2ToByte>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	461a      	mov	r2, r3
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3718      	adds	r7, #24
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	00ffff3f 	.word	0x00ffff3f

08009b84 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009b84:	b590      	push	{r4, r7, lr}
 8009b86:	b089      	sub	sp, #36	; 0x24
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	60f8      	str	r0, [r7, #12]
 8009b8c:	60b9      	str	r1, [r7, #8]
 8009b8e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8009b94:	2300      	movs	r3, #0
 8009b96:	61fb      	str	r3, [r7, #28]
 8009b98:	2300      	movs	r3, #0
 8009b9a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	7f1b      	ldrb	r3, [r3, #28]
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d101      	bne.n	8009ba8 <HAL_RTC_SetAlarm+0x24>
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	e101      	b.n	8009dac <HAL_RTC_SetAlarm+0x228>
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2201      	movs	r2, #1
 8009bac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2202      	movs	r2, #2
 8009bb2:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d137      	bne.n	8009c2a <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d102      	bne.n	8009bce <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f000 f942 	bl	8009e5c <RTC_ByteToBcd2>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	785b      	ldrb	r3, [r3, #1]
 8009be0:	4618      	mov	r0, r3
 8009be2:	f000 f93b 	bl	8009e5c <RTC_ByteToBcd2>
 8009be6:	4603      	mov	r3, r0
 8009be8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009bea:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	789b      	ldrb	r3, [r3, #2]
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f000 f933 	bl	8009e5c <RTC_ByteToBcd2>
 8009bf6:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009bf8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	7b1b      	ldrb	r3, [r3, #12]
 8009c00:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009c02:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f000 f925 	bl	8009e5c <RTC_ByteToBcd2>
 8009c12:	4603      	mov	r3, r0
 8009c14:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009c16:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8009c1e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009c24:	4313      	orrs	r3, r2
 8009c26:	61fb      	str	r3, [r7, #28]
 8009c28:	e023      	b.n	8009c72 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d102      	bne.n	8009c3e <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	785b      	ldrb	r3, [r3, #1]
 8009c48:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009c4a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009c4c:	68ba      	ldr	r2, [r7, #8]
 8009c4e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8009c50:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	7b1b      	ldrb	r3, [r3, #12]
 8009c56:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009c58:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c60:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009c62:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009c68:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	685a      	ldr	r2, [r3, #4]
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	69db      	ldr	r3, [r3, #28]
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	22ca      	movs	r2, #202	; 0xca
 8009c84:	625a      	str	r2, [r3, #36]	; 0x24
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	2253      	movs	r2, #83	; 0x53
 8009c8c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c96:	d13f      	bne.n	8009d18 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	689a      	ldr	r2, [r3, #8]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ca6:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	689a      	ldr	r2, [r3, #8]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009cb6:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009cb8:	f7fb fb46 	bl	8005348 <HAL_GetTick>
 8009cbc:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009cbe:	e013      	b.n	8009ce8 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009cc0:	f7fb fb42 	bl	8005348 <HAL_GetTick>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	69bb      	ldr	r3, [r7, #24]
 8009cc8:	1ad3      	subs	r3, r2, r3
 8009cca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009cce:	d90b      	bls.n	8009ce8 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	22ff      	movs	r2, #255	; 0xff
 8009cd6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2203      	movs	r2, #3
 8009cdc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	e061      	b.n	8009dac <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	68db      	ldr	r3, [r3, #12]
 8009cee:	f003 0301 	and.w	r3, r3, #1
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d0e4      	beq.n	8009cc0 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	69fa      	ldr	r2, [r7, #28]
 8009cfc:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	697a      	ldr	r2, [r7, #20]
 8009d04:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	689a      	ldr	r2, [r3, #8]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d14:	609a      	str	r2, [r3, #8]
 8009d16:	e03e      	b.n	8009d96 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	689a      	ldr	r2, [r3, #8]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009d26:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	689a      	ldr	r2, [r3, #8]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009d36:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009d38:	f7fb fb06 	bl	8005348 <HAL_GetTick>
 8009d3c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009d3e:	e013      	b.n	8009d68 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009d40:	f7fb fb02 	bl	8005348 <HAL_GetTick>
 8009d44:	4602      	mov	r2, r0
 8009d46:	69bb      	ldr	r3, [r7, #24]
 8009d48:	1ad3      	subs	r3, r2, r3
 8009d4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d4e:	d90b      	bls.n	8009d68 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	22ff      	movs	r2, #255	; 0xff
 8009d56:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2203      	movs	r2, #3
 8009d5c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2200      	movs	r2, #0
 8009d62:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009d64:	2303      	movs	r3, #3
 8009d66:	e021      	b.n	8009dac <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	68db      	ldr	r3, [r3, #12]
 8009d6e:	f003 0302 	and.w	r3, r3, #2
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d0e4      	beq.n	8009d40 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	69fa      	ldr	r2, [r7, #28]
 8009d7c:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	697a      	ldr	r2, [r7, #20]
 8009d84:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	689a      	ldr	r2, [r3, #8]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d94:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	22ff      	movs	r2, #255	; 0xff
 8009d9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2201      	movs	r2, #1
 8009da2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2200      	movs	r2, #0
 8009da8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009daa:	2300      	movs	r3, #0
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3724      	adds	r7, #36	; 0x24
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd90      	pop	{r4, r7, pc}

08009db4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	68da      	ldr	r2, [r3, #12]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009dce:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009dd0:	f7fb faba 	bl	8005348 <HAL_GetTick>
 8009dd4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009dd6:	e009      	b.n	8009dec <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009dd8:	f7fb fab6 	bl	8005348 <HAL_GetTick>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009de6:	d901      	bls.n	8009dec <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009de8:	2303      	movs	r3, #3
 8009dea:	e007      	b.n	8009dfc <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	68db      	ldr	r3, [r3, #12]
 8009df2:	f003 0320 	and.w	r3, r3, #32
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d0ee      	beq.n	8009dd8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3710      	adds	r7, #16
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}

08009e04 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d119      	bne.n	8009e52 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e26:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009e28:	f7fb fa8e 	bl	8005348 <HAL_GetTick>
 8009e2c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009e2e:	e009      	b.n	8009e44 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009e30:	f7fb fa8a 	bl	8005348 <HAL_GetTick>
 8009e34:	4602      	mov	r2, r0
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e3e:	d901      	bls.n	8009e44 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8009e40:	2303      	movs	r3, #3
 8009e42:	e007      	b.n	8009e54 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d0ee      	beq.n	8009e30 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8009e52:	2300      	movs	r3, #0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3710      	adds	r7, #16
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}

08009e5c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b085      	sub	sp, #20
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	4603      	mov	r3, r0
 8009e64:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8009e66:	2300      	movs	r3, #0
 8009e68:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8009e6a:	e005      	b.n	8009e78 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8009e72:	79fb      	ldrb	r3, [r7, #7]
 8009e74:	3b0a      	subs	r3, #10
 8009e76:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8009e78:	79fb      	ldrb	r3, [r7, #7]
 8009e7a:	2b09      	cmp	r3, #9
 8009e7c:	d8f6      	bhi.n	8009e6c <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	011b      	lsls	r3, r3, #4
 8009e84:	b2da      	uxtb	r2, r3
 8009e86:	79fb      	ldrb	r3, [r7, #7]
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	b2db      	uxtb	r3, r3
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3714      	adds	r7, #20
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr

08009e98 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8009ea6:	79fb      	ldrb	r3, [r7, #7]
 8009ea8:	091b      	lsrs	r3, r3, #4
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	461a      	mov	r2, r3
 8009eae:	4613      	mov	r3, r2
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	4413      	add	r3, r2
 8009eb4:	005b      	lsls	r3, r3, #1
 8009eb6:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8009eb8:	79fb      	ldrb	r3, [r7, #7]
 8009eba:	f003 030f 	and.w	r3, r3, #15
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	4413      	add	r3, r2
 8009ec6:	b2db      	uxtb	r3, r3
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3714      	adds	r7, #20
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr

08009ed4 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b087      	sub	sp, #28
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	7f1b      	ldrb	r3, [r3, #28]
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d101      	bne.n	8009ef0 <HAL_RTCEx_SetTimeStamp+0x1c>
 8009eec:	2302      	movs	r3, #2
 8009eee:	e03e      	b.n	8009f6e <HAL_RTCEx_SetTimeStamp+0x9a>
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2202      	movs	r2, #2
 8009efa:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	689a      	ldr	r2, [r3, #8]
 8009f02:	4b1e      	ldr	r3, [pc, #120]	; (8009f7c <HAL_RTCEx_SetTimeStamp+0xa8>)
 8009f04:	4013      	ands	r3, r2
 8009f06:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8009f08:	697a      	ldr	r2, [r7, #20]
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	22ca      	movs	r2, #202	; 0xca
 8009f16:	625a      	str	r2, [r3, #36]	; 0x24
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	2253      	movs	r2, #83	; 0x53
 8009f1e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f022 0206 	bic.w	r2, r2, #6
 8009f2e:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	430a      	orrs	r2, r1
 8009f3e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	697a      	ldr	r2, [r7, #20]
 8009f46:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	689a      	ldr	r2, [r3, #8]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f56:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	22ff      	movs	r2, #255	; 0xff
 8009f5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2201      	movs	r2, #1
 8009f64:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	371c      	adds	r7, #28
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr
 8009f7a:	bf00      	nop
 8009f7c:	fffff7f7 	.word	0xfffff7f7

08009f80 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b082      	sub	sp, #8
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d101      	bne.n	8009f94 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009f90:	2301      	movs	r3, #1
 8009f92:	e025      	b.n	8009fe0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d106      	bne.n	8009fae <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f7fb f89b 	bl	80050e4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2202      	movs	r2, #2
 8009fb2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	3304      	adds	r3, #4
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	4610      	mov	r0, r2
 8009fc2:	f001 fb8f 	bl	800b6e4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6818      	ldr	r0, [r3, #0]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	461a      	mov	r2, r3
 8009fd0:	6839      	ldr	r1, [r7, #0]
 8009fd2:	f001 fbe3 	bl	800b79c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3708      	adds	r7, #8
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b086      	sub	sp, #24
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009ffa:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8009ffc:	7dfb      	ldrb	r3, [r7, #23]
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d101      	bne.n	800a006 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800a002:	2302      	movs	r3, #2
 800a004:	e021      	b.n	800a04a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800a006:	7dfb      	ldrb	r3, [r7, #23]
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d002      	beq.n	800a012 <HAL_SDRAM_SendCommand+0x2a>
 800a00c:	7dfb      	ldrb	r3, [r7, #23]
 800a00e:	2b05      	cmp	r3, #5
 800a010:	d118      	bne.n	800a044 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2202      	movs	r2, #2
 800a016:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	687a      	ldr	r2, [r7, #4]
 800a020:	68b9      	ldr	r1, [r7, #8]
 800a022:	4618      	mov	r0, r3
 800a024:	f001 fc24 	bl	800b870 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d104      	bne.n	800a03a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2205      	movs	r2, #5
 800a034:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a038:	e006      	b.n	800a048 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2201      	movs	r2, #1
 800a03e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a042:	e001      	b.n	800a048 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	e000      	b.n	800a04a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3718      	adds	r7, #24
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b082      	sub	sp, #8
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a062:	b2db      	uxtb	r3, r3
 800a064:	2b02      	cmp	r3, #2
 800a066:	d101      	bne.n	800a06c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800a068:	2302      	movs	r3, #2
 800a06a:	e016      	b.n	800a09a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a072:	b2db      	uxtb	r3, r3
 800a074:	2b01      	cmp	r3, #1
 800a076:	d10f      	bne.n	800a098 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2202      	movs	r2, #2
 800a07c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	6839      	ldr	r1, [r7, #0]
 800a086:	4618      	mov	r0, r3
 800a088:	f001 fc16 	bl	800b8b8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2201      	movs	r2, #1
 800a090:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800a094:	2300      	movs	r3, #0
 800a096:	e000      	b.n	800a09a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800a098:	2301      	movs	r3, #1
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3708      	adds	r7, #8
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b084      	sub	sp, #16
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d101      	bne.n	800a0b4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	e09d      	b.n	800a1f0 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d108      	bne.n	800a0ce <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a0c4:	d009      	beq.n	800a0da <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	61da      	str	r2, [r3, #28]
 800a0cc:	e005      	b.n	800a0da <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d106      	bne.n	800a0fa <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f7fa fd61 	bl	8004bbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2202      	movs	r2, #2
 800a0fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	681a      	ldr	r2, [r3, #0]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a110:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a11a:	d902      	bls.n	800a122 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a11c:	2300      	movs	r3, #0
 800a11e:	60fb      	str	r3, [r7, #12]
 800a120:	e002      	b.n	800a128 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a122:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a126:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a130:	d007      	beq.n	800a142 <HAL_SPI_Init+0xa0>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a13a:	d002      	beq.n	800a142 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	689b      	ldr	r3, [r3, #8]
 800a14e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a152:	431a      	orrs	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	691b      	ldr	r3, [r3, #16]
 800a158:	f003 0302 	and.w	r3, r3, #2
 800a15c:	431a      	orrs	r2, r3
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	695b      	ldr	r3, [r3, #20]
 800a162:	f003 0301 	and.w	r3, r3, #1
 800a166:	431a      	orrs	r2, r3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	699b      	ldr	r3, [r3, #24]
 800a16c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a170:	431a      	orrs	r2, r3
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	69db      	ldr	r3, [r3, #28]
 800a176:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a17a:	431a      	orrs	r2, r3
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6a1b      	ldr	r3, [r3, #32]
 800a180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a184:	ea42 0103 	orr.w	r1, r2, r3
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a18c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	430a      	orrs	r2, r1
 800a196:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	699b      	ldr	r3, [r3, #24]
 800a19c:	0c1b      	lsrs	r3, r3, #16
 800a19e:	f003 0204 	and.w	r2, r3, #4
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a6:	f003 0310 	and.w	r3, r3, #16
 800a1aa:	431a      	orrs	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1b0:	f003 0308 	and.w	r3, r3, #8
 800a1b4:	431a      	orrs	r2, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a1be:	ea42 0103 	orr.w	r1, r2, r3
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	430a      	orrs	r2, r1
 800a1ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	69da      	ldr	r2, [r3, #28]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a1de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a1ee:	2300      	movs	r3, #0
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3710      	adds	r7, #16
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	e049      	b.n	800a29e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a210:	b2db      	uxtb	r3, r3
 800a212:	2b00      	cmp	r3, #0
 800a214:	d106      	bne.n	800a224 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f7fa fd2e 	bl	8004c80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2202      	movs	r2, #2
 800a228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	3304      	adds	r3, #4
 800a234:	4619      	mov	r1, r3
 800a236:	4610      	mov	r0, r2
 800a238:	f000 fac0 	bl	800a7bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2201      	movs	r2, #1
 800a240:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2201      	movs	r2, #1
 800a248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2201      	movs	r2, #1
 800a250:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2201      	movs	r2, #1
 800a260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2201      	movs	r2, #1
 800a268:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2201      	movs	r2, #1
 800a270:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2201      	movs	r2, #1
 800a278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2201      	movs	r2, #1
 800a280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2201      	movs	r2, #1
 800a288:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2201      	movs	r2, #1
 800a290:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2201      	movs	r2, #1
 800a298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3708      	adds	r7, #8
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
	...

0800a2a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b085      	sub	sp, #20
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	d001      	beq.n	800a2c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e054      	b.n	800a36a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2202      	movs	r2, #2
 800a2c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	68da      	ldr	r2, [r3, #12]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f042 0201 	orr.w	r2, r2, #1
 800a2d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a26      	ldr	r2, [pc, #152]	; (800a378 <HAL_TIM_Base_Start_IT+0xd0>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d022      	beq.n	800a328 <HAL_TIM_Base_Start_IT+0x80>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2ea:	d01d      	beq.n	800a328 <HAL_TIM_Base_Start_IT+0x80>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a22      	ldr	r2, [pc, #136]	; (800a37c <HAL_TIM_Base_Start_IT+0xd4>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d018      	beq.n	800a328 <HAL_TIM_Base_Start_IT+0x80>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a21      	ldr	r2, [pc, #132]	; (800a380 <HAL_TIM_Base_Start_IT+0xd8>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d013      	beq.n	800a328 <HAL_TIM_Base_Start_IT+0x80>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a1f      	ldr	r2, [pc, #124]	; (800a384 <HAL_TIM_Base_Start_IT+0xdc>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d00e      	beq.n	800a328 <HAL_TIM_Base_Start_IT+0x80>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a1e      	ldr	r2, [pc, #120]	; (800a388 <HAL_TIM_Base_Start_IT+0xe0>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d009      	beq.n	800a328 <HAL_TIM_Base_Start_IT+0x80>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a1c      	ldr	r2, [pc, #112]	; (800a38c <HAL_TIM_Base_Start_IT+0xe4>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d004      	beq.n	800a328 <HAL_TIM_Base_Start_IT+0x80>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	4a1b      	ldr	r2, [pc, #108]	; (800a390 <HAL_TIM_Base_Start_IT+0xe8>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d115      	bne.n	800a354 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	689a      	ldr	r2, [r3, #8]
 800a32e:	4b19      	ldr	r3, [pc, #100]	; (800a394 <HAL_TIM_Base_Start_IT+0xec>)
 800a330:	4013      	ands	r3, r2
 800a332:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2b06      	cmp	r3, #6
 800a338:	d015      	beq.n	800a366 <HAL_TIM_Base_Start_IT+0xbe>
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a340:	d011      	beq.n	800a366 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f042 0201 	orr.w	r2, r2, #1
 800a350:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a352:	e008      	b.n	800a366 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f042 0201 	orr.w	r2, r2, #1
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	e000      	b.n	800a368 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a366:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3714      	adds	r7, #20
 800a36e:	46bd      	mov	sp, r7
 800a370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a374:	4770      	bx	lr
 800a376:	bf00      	nop
 800a378:	40010000 	.word	0x40010000
 800a37c:	40000400 	.word	0x40000400
 800a380:	40000800 	.word	0x40000800
 800a384:	40000c00 	.word	0x40000c00
 800a388:	40010400 	.word	0x40010400
 800a38c:	40014000 	.word	0x40014000
 800a390:	40001800 	.word	0x40001800
 800a394:	00010007 	.word	0x00010007

0800a398 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	691b      	ldr	r3, [r3, #16]
 800a3a6:	f003 0302 	and.w	r3, r3, #2
 800a3aa:	2b02      	cmp	r3, #2
 800a3ac:	d122      	bne.n	800a3f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	68db      	ldr	r3, [r3, #12]
 800a3b4:	f003 0302 	and.w	r3, r3, #2
 800a3b8:	2b02      	cmp	r3, #2
 800a3ba:	d11b      	bne.n	800a3f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f06f 0202 	mvn.w	r2, #2
 800a3c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	f003 0303 	and.w	r3, r3, #3
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d003      	beq.n	800a3e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f000 f9d0 	bl	800a780 <HAL_TIM_IC_CaptureCallback>
 800a3e0:	e005      	b.n	800a3ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 f9c2 	bl	800a76c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 f9d3 	bl	800a794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	691b      	ldr	r3, [r3, #16]
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b04      	cmp	r3, #4
 800a400:	d122      	bne.n	800a448 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	f003 0304 	and.w	r3, r3, #4
 800a40c:	2b04      	cmp	r3, #4
 800a40e:	d11b      	bne.n	800a448 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f06f 0204 	mvn.w	r2, #4
 800a418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2202      	movs	r2, #2
 800a41e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	699b      	ldr	r3, [r3, #24]
 800a426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d003      	beq.n	800a436 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 f9a6 	bl	800a780 <HAL_TIM_IC_CaptureCallback>
 800a434:	e005      	b.n	800a442 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f000 f998 	bl	800a76c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f000 f9a9 	bl	800a794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2200      	movs	r2, #0
 800a446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	691b      	ldr	r3, [r3, #16]
 800a44e:	f003 0308 	and.w	r3, r3, #8
 800a452:	2b08      	cmp	r3, #8
 800a454:	d122      	bne.n	800a49c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	68db      	ldr	r3, [r3, #12]
 800a45c:	f003 0308 	and.w	r3, r3, #8
 800a460:	2b08      	cmp	r3, #8
 800a462:	d11b      	bne.n	800a49c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f06f 0208 	mvn.w	r2, #8
 800a46c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2204      	movs	r2, #4
 800a472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	69db      	ldr	r3, [r3, #28]
 800a47a:	f003 0303 	and.w	r3, r3, #3
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d003      	beq.n	800a48a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f000 f97c 	bl	800a780 <HAL_TIM_IC_CaptureCallback>
 800a488:	e005      	b.n	800a496 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f000 f96e 	bl	800a76c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 f97f 	bl	800a794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	691b      	ldr	r3, [r3, #16]
 800a4a2:	f003 0310 	and.w	r3, r3, #16
 800a4a6:	2b10      	cmp	r3, #16
 800a4a8:	d122      	bne.n	800a4f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	68db      	ldr	r3, [r3, #12]
 800a4b0:	f003 0310 	and.w	r3, r3, #16
 800a4b4:	2b10      	cmp	r3, #16
 800a4b6:	d11b      	bne.n	800a4f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f06f 0210 	mvn.w	r2, #16
 800a4c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2208      	movs	r2, #8
 800a4c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	69db      	ldr	r3, [r3, #28]
 800a4ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d003      	beq.n	800a4de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 f952 	bl	800a780 <HAL_TIM_IC_CaptureCallback>
 800a4dc:	e005      	b.n	800a4ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 f944 	bl	800a76c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 f955 	bl	800a794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	691b      	ldr	r3, [r3, #16]
 800a4f6:	f003 0301 	and.w	r3, r3, #1
 800a4fa:	2b01      	cmp	r3, #1
 800a4fc:	d10e      	bne.n	800a51c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	68db      	ldr	r3, [r3, #12]
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	2b01      	cmp	r3, #1
 800a50a:	d107      	bne.n	800a51c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f06f 0201 	mvn.w	r2, #1
 800a514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f7f8 f9da 	bl	80028d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	691b      	ldr	r3, [r3, #16]
 800a522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a526:	2b80      	cmp	r3, #128	; 0x80
 800a528:	d10e      	bne.n	800a548 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a534:	2b80      	cmp	r3, #128	; 0x80
 800a536:	d107      	bne.n	800a548 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f000 fb0c 	bl	800ab60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	691b      	ldr	r3, [r3, #16]
 800a54e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a552:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a556:	d10e      	bne.n	800a576 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a562:	2b80      	cmp	r3, #128	; 0x80
 800a564:	d107      	bne.n	800a576 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a56e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 faff 	bl	800ab74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	691b      	ldr	r3, [r3, #16]
 800a57c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a580:	2b40      	cmp	r3, #64	; 0x40
 800a582:	d10e      	bne.n	800a5a2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	68db      	ldr	r3, [r3, #12]
 800a58a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a58e:	2b40      	cmp	r3, #64	; 0x40
 800a590:	d107      	bne.n	800a5a2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a59a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f000 f903 	bl	800a7a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	691b      	ldr	r3, [r3, #16]
 800a5a8:	f003 0320 	and.w	r3, r3, #32
 800a5ac:	2b20      	cmp	r3, #32
 800a5ae:	d10e      	bne.n	800a5ce <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	68db      	ldr	r3, [r3, #12]
 800a5b6:	f003 0320 	and.w	r3, r3, #32
 800a5ba:	2b20      	cmp	r3, #32
 800a5bc:	d107      	bne.n	800a5ce <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f06f 0220 	mvn.w	r2, #32
 800a5c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f000 fabf 	bl	800ab4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a5ce:	bf00      	nop
 800a5d0:	3708      	adds	r7, #8
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
	...

0800a5d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5ec:	2b01      	cmp	r3, #1
 800a5ee:	d101      	bne.n	800a5f4 <HAL_TIM_ConfigClockSource+0x1c>
 800a5f0:	2302      	movs	r3, #2
 800a5f2:	e0b4      	b.n	800a75e <HAL_TIM_ConfigClockSource+0x186>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2202      	movs	r2, #2
 800a600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a60c:	68ba      	ldr	r2, [r7, #8]
 800a60e:	4b56      	ldr	r3, [pc, #344]	; (800a768 <HAL_TIM_ConfigClockSource+0x190>)
 800a610:	4013      	ands	r3, r2
 800a612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a61a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68ba      	ldr	r2, [r7, #8]
 800a622:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a62c:	d03e      	beq.n	800a6ac <HAL_TIM_ConfigClockSource+0xd4>
 800a62e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a632:	f200 8087 	bhi.w	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a63a:	f000 8086 	beq.w	800a74a <HAL_TIM_ConfigClockSource+0x172>
 800a63e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a642:	d87f      	bhi.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a644:	2b70      	cmp	r3, #112	; 0x70
 800a646:	d01a      	beq.n	800a67e <HAL_TIM_ConfigClockSource+0xa6>
 800a648:	2b70      	cmp	r3, #112	; 0x70
 800a64a:	d87b      	bhi.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a64c:	2b60      	cmp	r3, #96	; 0x60
 800a64e:	d050      	beq.n	800a6f2 <HAL_TIM_ConfigClockSource+0x11a>
 800a650:	2b60      	cmp	r3, #96	; 0x60
 800a652:	d877      	bhi.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a654:	2b50      	cmp	r3, #80	; 0x50
 800a656:	d03c      	beq.n	800a6d2 <HAL_TIM_ConfigClockSource+0xfa>
 800a658:	2b50      	cmp	r3, #80	; 0x50
 800a65a:	d873      	bhi.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a65c:	2b40      	cmp	r3, #64	; 0x40
 800a65e:	d058      	beq.n	800a712 <HAL_TIM_ConfigClockSource+0x13a>
 800a660:	2b40      	cmp	r3, #64	; 0x40
 800a662:	d86f      	bhi.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a664:	2b30      	cmp	r3, #48	; 0x30
 800a666:	d064      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x15a>
 800a668:	2b30      	cmp	r3, #48	; 0x30
 800a66a:	d86b      	bhi.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a66c:	2b20      	cmp	r3, #32
 800a66e:	d060      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x15a>
 800a670:	2b20      	cmp	r3, #32
 800a672:	d867      	bhi.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
 800a674:	2b00      	cmp	r3, #0
 800a676:	d05c      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x15a>
 800a678:	2b10      	cmp	r3, #16
 800a67a:	d05a      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x15a>
 800a67c:	e062      	b.n	800a744 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6818      	ldr	r0, [r3, #0]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	6899      	ldr	r1, [r3, #8]
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	685a      	ldr	r2, [r3, #4]
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	68db      	ldr	r3, [r3, #12]
 800a68e:	f000 f9af 	bl	800a9f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	689b      	ldr	r3, [r3, #8]
 800a698:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a6a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	68ba      	ldr	r2, [r7, #8]
 800a6a8:	609a      	str	r2, [r3, #8]
      break;
 800a6aa:	e04f      	b.n	800a74c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6818      	ldr	r0, [r3, #0]
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	6899      	ldr	r1, [r3, #8]
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	685a      	ldr	r2, [r3, #4]
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	68db      	ldr	r3, [r3, #12]
 800a6bc:	f000 f998 	bl	800a9f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	689a      	ldr	r2, [r3, #8]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a6ce:	609a      	str	r2, [r3, #8]
      break;
 800a6d0:	e03c      	b.n	800a74c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6818      	ldr	r0, [r3, #0]
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	6859      	ldr	r1, [r3, #4]
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	461a      	mov	r2, r3
 800a6e0:	f000 f90c 	bl	800a8fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	2150      	movs	r1, #80	; 0x50
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f000 f965 	bl	800a9ba <TIM_ITRx_SetConfig>
      break;
 800a6f0:	e02c      	b.n	800a74c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6818      	ldr	r0, [r3, #0]
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	6859      	ldr	r1, [r3, #4]
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	461a      	mov	r2, r3
 800a700:	f000 f92b 	bl	800a95a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2160      	movs	r1, #96	; 0x60
 800a70a:	4618      	mov	r0, r3
 800a70c:	f000 f955 	bl	800a9ba <TIM_ITRx_SetConfig>
      break;
 800a710:	e01c      	b.n	800a74c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6818      	ldr	r0, [r3, #0]
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	6859      	ldr	r1, [r3, #4]
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	68db      	ldr	r3, [r3, #12]
 800a71e:	461a      	mov	r2, r3
 800a720:	f000 f8ec 	bl	800a8fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	2140      	movs	r1, #64	; 0x40
 800a72a:	4618      	mov	r0, r3
 800a72c:	f000 f945 	bl	800a9ba <TIM_ITRx_SetConfig>
      break;
 800a730:	e00c      	b.n	800a74c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4619      	mov	r1, r3
 800a73c:	4610      	mov	r0, r2
 800a73e:	f000 f93c 	bl	800a9ba <TIM_ITRx_SetConfig>
      break;
 800a742:	e003      	b.n	800a74c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	73fb      	strb	r3, [r7, #15]
      break;
 800a748:	e000      	b.n	800a74c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a74a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2201      	movs	r2, #1
 800a750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a75c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	fffeff88 	.word	0xfffeff88

0800a76c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b083      	sub	sp, #12
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a774:	bf00      	nop
 800a776:	370c      	adds	r7, #12
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a788:	bf00      	nop
 800a78a:	370c      	adds	r7, #12
 800a78c:	46bd      	mov	sp, r7
 800a78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a792:	4770      	bx	lr

0800a794 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a794:	b480      	push	{r7}
 800a796:	b083      	sub	sp, #12
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a79c:	bf00      	nop
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b083      	sub	sp, #12
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a7b0:	bf00      	nop
 800a7b2:	370c      	adds	r7, #12
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr

0800a7bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	4a40      	ldr	r2, [pc, #256]	; (800a8d0 <TIM_Base_SetConfig+0x114>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d013      	beq.n	800a7fc <TIM_Base_SetConfig+0x40>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7da:	d00f      	beq.n	800a7fc <TIM_Base_SetConfig+0x40>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4a3d      	ldr	r2, [pc, #244]	; (800a8d4 <TIM_Base_SetConfig+0x118>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d00b      	beq.n	800a7fc <TIM_Base_SetConfig+0x40>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	4a3c      	ldr	r2, [pc, #240]	; (800a8d8 <TIM_Base_SetConfig+0x11c>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d007      	beq.n	800a7fc <TIM_Base_SetConfig+0x40>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	4a3b      	ldr	r2, [pc, #236]	; (800a8dc <TIM_Base_SetConfig+0x120>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d003      	beq.n	800a7fc <TIM_Base_SetConfig+0x40>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	4a3a      	ldr	r2, [pc, #232]	; (800a8e0 <TIM_Base_SetConfig+0x124>)
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d108      	bne.n	800a80e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a802:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	4313      	orrs	r3, r2
 800a80c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	4a2f      	ldr	r2, [pc, #188]	; (800a8d0 <TIM_Base_SetConfig+0x114>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d02b      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a81c:	d027      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	4a2c      	ldr	r2, [pc, #176]	; (800a8d4 <TIM_Base_SetConfig+0x118>)
 800a822:	4293      	cmp	r3, r2
 800a824:	d023      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	4a2b      	ldr	r2, [pc, #172]	; (800a8d8 <TIM_Base_SetConfig+0x11c>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d01f      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4a2a      	ldr	r2, [pc, #168]	; (800a8dc <TIM_Base_SetConfig+0x120>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d01b      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a29      	ldr	r2, [pc, #164]	; (800a8e0 <TIM_Base_SetConfig+0x124>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d017      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	4a28      	ldr	r2, [pc, #160]	; (800a8e4 <TIM_Base_SetConfig+0x128>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d013      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4a27      	ldr	r2, [pc, #156]	; (800a8e8 <TIM_Base_SetConfig+0x12c>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d00f      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	4a26      	ldr	r2, [pc, #152]	; (800a8ec <TIM_Base_SetConfig+0x130>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d00b      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	4a25      	ldr	r2, [pc, #148]	; (800a8f0 <TIM_Base_SetConfig+0x134>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d007      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	4a24      	ldr	r2, [pc, #144]	; (800a8f4 <TIM_Base_SetConfig+0x138>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d003      	beq.n	800a86e <TIM_Base_SetConfig+0xb2>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	4a23      	ldr	r2, [pc, #140]	; (800a8f8 <TIM_Base_SetConfig+0x13c>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d108      	bne.n	800a880 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	68fa      	ldr	r2, [r7, #12]
 800a87c:	4313      	orrs	r3, r2
 800a87e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	695b      	ldr	r3, [r3, #20]
 800a88a:	4313      	orrs	r3, r2
 800a88c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	68fa      	ldr	r2, [r7, #12]
 800a892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	689a      	ldr	r2, [r3, #8]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	681a      	ldr	r2, [r3, #0]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a0a      	ldr	r2, [pc, #40]	; (800a8d0 <TIM_Base_SetConfig+0x114>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d003      	beq.n	800a8b4 <TIM_Base_SetConfig+0xf8>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a0c      	ldr	r2, [pc, #48]	; (800a8e0 <TIM_Base_SetConfig+0x124>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d103      	bne.n	800a8bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	691a      	ldr	r2, [r3, #16]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	615a      	str	r2, [r3, #20]
}
 800a8c2:	bf00      	nop
 800a8c4:	3714      	adds	r7, #20
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8cc:	4770      	bx	lr
 800a8ce:	bf00      	nop
 800a8d0:	40010000 	.word	0x40010000
 800a8d4:	40000400 	.word	0x40000400
 800a8d8:	40000800 	.word	0x40000800
 800a8dc:	40000c00 	.word	0x40000c00
 800a8e0:	40010400 	.word	0x40010400
 800a8e4:	40014000 	.word	0x40014000
 800a8e8:	40014400 	.word	0x40014400
 800a8ec:	40014800 	.word	0x40014800
 800a8f0:	40001800 	.word	0x40001800
 800a8f4:	40001c00 	.word	0x40001c00
 800a8f8:	40002000 	.word	0x40002000

0800a8fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b087      	sub	sp, #28
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	6a1b      	ldr	r3, [r3, #32]
 800a90c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6a1b      	ldr	r3, [r3, #32]
 800a912:	f023 0201 	bic.w	r2, r3, #1
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	699b      	ldr	r3, [r3, #24]
 800a91e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a926:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	011b      	lsls	r3, r3, #4
 800a92c:	693a      	ldr	r2, [r7, #16]
 800a92e:	4313      	orrs	r3, r2
 800a930:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a932:	697b      	ldr	r3, [r7, #20]
 800a934:	f023 030a 	bic.w	r3, r3, #10
 800a938:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a93a:	697a      	ldr	r2, [r7, #20]
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	4313      	orrs	r3, r2
 800a940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	693a      	ldr	r2, [r7, #16]
 800a946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	697a      	ldr	r2, [r7, #20]
 800a94c:	621a      	str	r2, [r3, #32]
}
 800a94e:	bf00      	nop
 800a950:	371c      	adds	r7, #28
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr

0800a95a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a95a:	b480      	push	{r7}
 800a95c:	b087      	sub	sp, #28
 800a95e:	af00      	add	r7, sp, #0
 800a960:	60f8      	str	r0, [r7, #12]
 800a962:	60b9      	str	r1, [r7, #8]
 800a964:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	6a1b      	ldr	r3, [r3, #32]
 800a96a:	f023 0210 	bic.w	r2, r3, #16
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	699b      	ldr	r3, [r3, #24]
 800a976:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	6a1b      	ldr	r3, [r3, #32]
 800a97c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a984:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	031b      	lsls	r3, r3, #12
 800a98a:	697a      	ldr	r2, [r7, #20]
 800a98c:	4313      	orrs	r3, r2
 800a98e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a996:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	011b      	lsls	r3, r3, #4
 800a99c:	693a      	ldr	r2, [r7, #16]
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	697a      	ldr	r2, [r7, #20]
 800a9a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	693a      	ldr	r2, [r7, #16]
 800a9ac:	621a      	str	r2, [r3, #32]
}
 800a9ae:	bf00      	nop
 800a9b0:	371c      	adds	r7, #28
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr

0800a9ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a9ba:	b480      	push	{r7}
 800a9bc:	b085      	sub	sp, #20
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
 800a9c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	689b      	ldr	r3, [r3, #8]
 800a9c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	f043 0307 	orr.w	r3, r3, #7
 800a9dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	68fa      	ldr	r2, [r7, #12]
 800a9e2:	609a      	str	r2, [r3, #8]
}
 800a9e4:	bf00      	nop
 800a9e6:	3714      	adds	r7, #20
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr

0800a9f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b087      	sub	sp, #28
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	60f8      	str	r0, [r7, #12]
 800a9f8:	60b9      	str	r1, [r7, #8]
 800a9fa:	607a      	str	r2, [r7, #4]
 800a9fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aa0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	021a      	lsls	r2, r3, #8
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	431a      	orrs	r2, r3
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	697a      	ldr	r2, [r7, #20]
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	697a      	ldr	r2, [r7, #20]
 800aa22:	609a      	str	r2, [r3, #8]
}
 800aa24:	bf00      	nop
 800aa26:	371c      	adds	r7, #28
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr

0800aa30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b085      	sub	sp, #20
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	d101      	bne.n	800aa48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa44:	2302      	movs	r3, #2
 800aa46:	e06d      	b.n	800ab24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2202      	movs	r2, #2
 800aa54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a30      	ldr	r2, [pc, #192]	; (800ab30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d004      	beq.n	800aa7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4a2f      	ldr	r2, [pc, #188]	; (800ab34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d108      	bne.n	800aa8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aa82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	68fa      	ldr	r2, [r7, #12]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68fa      	ldr	r2, [r7, #12]
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68fa      	ldr	r2, [r7, #12]
 800aaa6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a20      	ldr	r2, [pc, #128]	; (800ab30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d022      	beq.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aaba:	d01d      	beq.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4a1d      	ldr	r2, [pc, #116]	; (800ab38 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d018      	beq.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4a1c      	ldr	r2, [pc, #112]	; (800ab3c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d013      	beq.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a1a      	ldr	r2, [pc, #104]	; (800ab40 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d00e      	beq.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	4a15      	ldr	r2, [pc, #84]	; (800ab34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d009      	beq.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a16      	ldr	r2, [pc, #88]	; (800ab44 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d004      	beq.n	800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4a15      	ldr	r2, [pc, #84]	; (800ab48 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d10c      	bne.n	800ab12 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aafe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	68ba      	ldr	r2, [r7, #8]
 800ab06:	4313      	orrs	r3, r2
 800ab08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	68ba      	ldr	r2, [r7, #8]
 800ab10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2201      	movs	r2, #1
 800ab16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab22:	2300      	movs	r3, #0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr
 800ab30:	40010000 	.word	0x40010000
 800ab34:	40010400 	.word	0x40010400
 800ab38:	40000400 	.word	0x40000400
 800ab3c:	40000800 	.word	0x40000800
 800ab40:	40000c00 	.word	0x40000c00
 800ab44:	40014000 	.word	0x40014000
 800ab48:	40001800 	.word	0x40001800

0800ab4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ab54:	bf00      	nop
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ab68:	bf00      	nop
 800ab6a:	370c      	adds	r7, #12
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab72:	4770      	bx	lr

0800ab74 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b083      	sub	sp, #12
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ab7c:	bf00      	nop
 800ab7e:	370c      	adds	r7, #12
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b082      	sub	sp, #8
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d101      	bne.n	800ab9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	e040      	b.n	800ac1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d106      	bne.n	800abb0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2200      	movs	r2, #0
 800aba6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f7fa f8fa 	bl	8004da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2224      	movs	r2, #36	; 0x24
 800abb4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f022 0201 	bic.w	r2, r2, #1
 800abc4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 f990 	bl	800aeec <UART_SetConfig>
 800abcc:	4603      	mov	r3, r0
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d101      	bne.n	800abd6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	e022      	b.n	800ac1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d002      	beq.n	800abe4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f000 fbe6 	bl	800b3b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	685a      	ldr	r2, [r3, #4]
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800abf2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	689a      	ldr	r2, [r3, #8]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ac02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f042 0201 	orr.w	r2, r2, #1
 800ac12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f000 fc6d 	bl	800b4f4 <UART_CheckIdleState>
 800ac1a:	4603      	mov	r3, r0
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3708      	adds	r7, #8
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b08a      	sub	sp, #40	; 0x28
 800ac28:	af02      	add	r7, sp, #8
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	603b      	str	r3, [r7, #0]
 800ac30:	4613      	mov	r3, r2
 800ac32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac38:	2b20      	cmp	r3, #32
 800ac3a:	f040 8081 	bne.w	800ad40 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d002      	beq.n	800ac4a <HAL_UART_Transmit+0x26>
 800ac44:	88fb      	ldrh	r3, [r7, #6]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d101      	bne.n	800ac4e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e079      	b.n	800ad42 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d101      	bne.n	800ac5c <HAL_UART_Transmit+0x38>
 800ac58:	2302      	movs	r3, #2
 800ac5a:	e072      	b.n	800ad42 <HAL_UART_Transmit+0x11e>
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2201      	movs	r2, #1
 800ac60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2200      	movs	r2, #0
 800ac68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2221      	movs	r2, #33	; 0x21
 800ac70:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ac72:	f7fa fb69 	bl	8005348 <HAL_GetTick>
 800ac76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	88fa      	ldrh	r2, [r7, #6]
 800ac7c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	88fa      	ldrh	r2, [r7, #6]
 800ac84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	689b      	ldr	r3, [r3, #8]
 800ac8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac90:	d108      	bne.n	800aca4 <HAL_UART_Transmit+0x80>
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	691b      	ldr	r3, [r3, #16]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d104      	bne.n	800aca4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	61bb      	str	r3, [r7, #24]
 800aca2:	e003      	b.n	800acac <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aca8:	2300      	movs	r3, #0
 800acaa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2200      	movs	r2, #0
 800acb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800acb4:	e02c      	b.n	800ad10 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	9300      	str	r3, [sp, #0]
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	2200      	movs	r2, #0
 800acbe:	2180      	movs	r1, #128	; 0x80
 800acc0:	68f8      	ldr	r0, [r7, #12]
 800acc2:	f000 fc4a 	bl	800b55a <UART_WaitOnFlagUntilTimeout>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d001      	beq.n	800acd0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800accc:	2303      	movs	r3, #3
 800acce:	e038      	b.n	800ad42 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800acd0:	69fb      	ldr	r3, [r7, #28]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d10b      	bne.n	800acee <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	881b      	ldrh	r3, [r3, #0]
 800acda:	461a      	mov	r2, r3
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ace4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	3302      	adds	r3, #2
 800acea:	61bb      	str	r3, [r7, #24]
 800acec:	e007      	b.n	800acfe <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800acee:	69fb      	ldr	r3, [r7, #28]
 800acf0:	781a      	ldrb	r2, [r3, #0]
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800acf8:	69fb      	ldr	r3, [r7, #28]
 800acfa:	3301      	adds	r3, #1
 800acfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	3b01      	subs	r3, #1
 800ad08:	b29a      	uxth	r2, r3
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1cc      	bne.n	800acb6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	9300      	str	r3, [sp, #0]
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	2200      	movs	r2, #0
 800ad24:	2140      	movs	r1, #64	; 0x40
 800ad26:	68f8      	ldr	r0, [r7, #12]
 800ad28:	f000 fc17 	bl	800b55a <UART_WaitOnFlagUntilTimeout>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d001      	beq.n	800ad36 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800ad32:	2303      	movs	r3, #3
 800ad34:	e005      	b.n	800ad42 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	2220      	movs	r2, #32
 800ad3a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	e000      	b.n	800ad42 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800ad40:	2302      	movs	r3, #2
  }
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3720      	adds	r7, #32
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}

0800ad4a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b08a      	sub	sp, #40	; 0x28
 800ad4e:	af02      	add	r7, sp, #8
 800ad50:	60f8      	str	r0, [r7, #12]
 800ad52:	60b9      	str	r1, [r7, #8]
 800ad54:	603b      	str	r3, [r7, #0]
 800ad56:	4613      	mov	r3, r2
 800ad58:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad5e:	2b20      	cmp	r3, #32
 800ad60:	f040 80be 	bne.w	800aee0 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d002      	beq.n	800ad70 <HAL_UART_Receive+0x26>
 800ad6a:	88fb      	ldrh	r3, [r7, #6]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d101      	bne.n	800ad74 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800ad70:	2301      	movs	r3, #1
 800ad72:	e0b6      	b.n	800aee2 <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ad7a:	2b01      	cmp	r3, #1
 800ad7c:	d101      	bne.n	800ad82 <HAL_UART_Receive+0x38>
 800ad7e:	2302      	movs	r3, #2
 800ad80:	e0af      	b.n	800aee2 <HAL_UART_Receive+0x198>
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	2201      	movs	r2, #1
 800ad86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	2222      	movs	r2, #34	; 0x22
 800ad96:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ad9e:	f7fa fad3 	bl	8005348 <HAL_GetTick>
 800ada2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	88fa      	ldrh	r2, [r7, #6]
 800ada8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	88fa      	ldrh	r2, [r7, #6]
 800adb0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	689b      	ldr	r3, [r3, #8]
 800adb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800adbc:	d10e      	bne.n	800addc <HAL_UART_Receive+0x92>
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d105      	bne.n	800add2 <HAL_UART_Receive+0x88>
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f240 12ff 	movw	r2, #511	; 0x1ff
 800adcc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800add0:	e02d      	b.n	800ae2e <HAL_UART_Receive+0xe4>
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	22ff      	movs	r2, #255	; 0xff
 800add6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800adda:	e028      	b.n	800ae2e <HAL_UART_Receive+0xe4>
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d10d      	bne.n	800ae00 <HAL_UART_Receive+0xb6>
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	691b      	ldr	r3, [r3, #16]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d104      	bne.n	800adf6 <HAL_UART_Receive+0xac>
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	22ff      	movs	r2, #255	; 0xff
 800adf0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800adf4:	e01b      	b.n	800ae2e <HAL_UART_Receive+0xe4>
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	227f      	movs	r2, #127	; 0x7f
 800adfa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800adfe:	e016      	b.n	800ae2e <HAL_UART_Receive+0xe4>
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	689b      	ldr	r3, [r3, #8]
 800ae04:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae08:	d10d      	bne.n	800ae26 <HAL_UART_Receive+0xdc>
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	691b      	ldr	r3, [r3, #16]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d104      	bne.n	800ae1c <HAL_UART_Receive+0xd2>
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	227f      	movs	r2, #127	; 0x7f
 800ae16:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae1a:	e008      	b.n	800ae2e <HAL_UART_Receive+0xe4>
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	223f      	movs	r2, #63	; 0x3f
 800ae20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae24:	e003      	b.n	800ae2e <HAL_UART_Receive+0xe4>
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ae34:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	689b      	ldr	r3, [r3, #8]
 800ae3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae3e:	d108      	bne.n	800ae52 <HAL_UART_Receive+0x108>
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	691b      	ldr	r3, [r3, #16]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d104      	bne.n	800ae52 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	61bb      	str	r3, [r7, #24]
 800ae50:	e003      	b.n	800ae5a <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ae56:	2300      	movs	r3, #0
 800ae58:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800ae62:	e032      	b.n	800aeca <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	9300      	str	r3, [sp, #0]
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	2120      	movs	r1, #32
 800ae6e:	68f8      	ldr	r0, [r7, #12]
 800ae70:	f000 fb73 	bl	800b55a <UART_WaitOnFlagUntilTimeout>
 800ae74:	4603      	mov	r3, r0
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d001      	beq.n	800ae7e <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 800ae7a:	2303      	movs	r3, #3
 800ae7c:	e031      	b.n	800aee2 <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 800ae7e:	69fb      	ldr	r3, [r7, #28]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d10c      	bne.n	800ae9e <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae8a:	b29a      	uxth	r2, r3
 800ae8c:	8a7b      	ldrh	r3, [r7, #18]
 800ae8e:	4013      	ands	r3, r2
 800ae90:	b29a      	uxth	r2, r3
 800ae92:	69bb      	ldr	r3, [r7, #24]
 800ae94:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ae96:	69bb      	ldr	r3, [r7, #24]
 800ae98:	3302      	adds	r3, #2
 800ae9a:	61bb      	str	r3, [r7, #24]
 800ae9c:	e00c      	b.n	800aeb8 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aea4:	b2da      	uxtb	r2, r3
 800aea6:	8a7b      	ldrh	r3, [r7, #18]
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	4013      	ands	r3, r2
 800aeac:	b2da      	uxtb	r2, r3
 800aeae:	69fb      	ldr	r3, [r7, #28]
 800aeb0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	3301      	adds	r3, #1
 800aeb6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	3b01      	subs	r3, #1
 800aec2:	b29a      	uxth	r2, r3
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d1c6      	bne.n	800ae64 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2220      	movs	r2, #32
 800aeda:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800aedc:	2300      	movs	r3, #0
 800aede:	e000      	b.n	800aee2 <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 800aee0:	2302      	movs	r3, #2
  }
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3720      	adds	r7, #32
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}
	...

0800aeec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b088      	sub	sp, #32
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800aef4:	2300      	movs	r3, #0
 800aef6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	689a      	ldr	r2, [r3, #8]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	691b      	ldr	r3, [r3, #16]
 800af00:	431a      	orrs	r2, r3
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	695b      	ldr	r3, [r3, #20]
 800af06:	431a      	orrs	r2, r3
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	69db      	ldr	r3, [r3, #28]
 800af0c:	4313      	orrs	r3, r2
 800af0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	681a      	ldr	r2, [r3, #0]
 800af16:	4ba7      	ldr	r3, [pc, #668]	; (800b1b4 <UART_SetConfig+0x2c8>)
 800af18:	4013      	ands	r3, r2
 800af1a:	687a      	ldr	r2, [r7, #4]
 800af1c:	6812      	ldr	r2, [r2, #0]
 800af1e:	6979      	ldr	r1, [r7, #20]
 800af20:	430b      	orrs	r3, r1
 800af22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	68da      	ldr	r2, [r3, #12]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	430a      	orrs	r2, r1
 800af38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	699b      	ldr	r3, [r3, #24]
 800af3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6a1b      	ldr	r3, [r3, #32]
 800af44:	697a      	ldr	r2, [r7, #20]
 800af46:	4313      	orrs	r3, r2
 800af48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	689b      	ldr	r3, [r3, #8]
 800af50:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	697a      	ldr	r2, [r7, #20]
 800af5a:	430a      	orrs	r2, r1
 800af5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4a95      	ldr	r2, [pc, #596]	; (800b1b8 <UART_SetConfig+0x2cc>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d120      	bne.n	800afaa <UART_SetConfig+0xbe>
 800af68:	4b94      	ldr	r3, [pc, #592]	; (800b1bc <UART_SetConfig+0x2d0>)
 800af6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af6e:	f003 0303 	and.w	r3, r3, #3
 800af72:	2b03      	cmp	r3, #3
 800af74:	d816      	bhi.n	800afa4 <UART_SetConfig+0xb8>
 800af76:	a201      	add	r2, pc, #4	; (adr r2, 800af7c <UART_SetConfig+0x90>)
 800af78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af7c:	0800af8d 	.word	0x0800af8d
 800af80:	0800af99 	.word	0x0800af99
 800af84:	0800af93 	.word	0x0800af93
 800af88:	0800af9f 	.word	0x0800af9f
 800af8c:	2301      	movs	r3, #1
 800af8e:	77fb      	strb	r3, [r7, #31]
 800af90:	e14f      	b.n	800b232 <UART_SetConfig+0x346>
 800af92:	2302      	movs	r3, #2
 800af94:	77fb      	strb	r3, [r7, #31]
 800af96:	e14c      	b.n	800b232 <UART_SetConfig+0x346>
 800af98:	2304      	movs	r3, #4
 800af9a:	77fb      	strb	r3, [r7, #31]
 800af9c:	e149      	b.n	800b232 <UART_SetConfig+0x346>
 800af9e:	2308      	movs	r3, #8
 800afa0:	77fb      	strb	r3, [r7, #31]
 800afa2:	e146      	b.n	800b232 <UART_SetConfig+0x346>
 800afa4:	2310      	movs	r3, #16
 800afa6:	77fb      	strb	r3, [r7, #31]
 800afa8:	e143      	b.n	800b232 <UART_SetConfig+0x346>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4a84      	ldr	r2, [pc, #528]	; (800b1c0 <UART_SetConfig+0x2d4>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d132      	bne.n	800b01a <UART_SetConfig+0x12e>
 800afb4:	4b81      	ldr	r3, [pc, #516]	; (800b1bc <UART_SetConfig+0x2d0>)
 800afb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afba:	f003 030c 	and.w	r3, r3, #12
 800afbe:	2b0c      	cmp	r3, #12
 800afc0:	d828      	bhi.n	800b014 <UART_SetConfig+0x128>
 800afc2:	a201      	add	r2, pc, #4	; (adr r2, 800afc8 <UART_SetConfig+0xdc>)
 800afc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afc8:	0800affd 	.word	0x0800affd
 800afcc:	0800b015 	.word	0x0800b015
 800afd0:	0800b015 	.word	0x0800b015
 800afd4:	0800b015 	.word	0x0800b015
 800afd8:	0800b009 	.word	0x0800b009
 800afdc:	0800b015 	.word	0x0800b015
 800afe0:	0800b015 	.word	0x0800b015
 800afe4:	0800b015 	.word	0x0800b015
 800afe8:	0800b003 	.word	0x0800b003
 800afec:	0800b015 	.word	0x0800b015
 800aff0:	0800b015 	.word	0x0800b015
 800aff4:	0800b015 	.word	0x0800b015
 800aff8:	0800b00f 	.word	0x0800b00f
 800affc:	2300      	movs	r3, #0
 800affe:	77fb      	strb	r3, [r7, #31]
 800b000:	e117      	b.n	800b232 <UART_SetConfig+0x346>
 800b002:	2302      	movs	r3, #2
 800b004:	77fb      	strb	r3, [r7, #31]
 800b006:	e114      	b.n	800b232 <UART_SetConfig+0x346>
 800b008:	2304      	movs	r3, #4
 800b00a:	77fb      	strb	r3, [r7, #31]
 800b00c:	e111      	b.n	800b232 <UART_SetConfig+0x346>
 800b00e:	2308      	movs	r3, #8
 800b010:	77fb      	strb	r3, [r7, #31]
 800b012:	e10e      	b.n	800b232 <UART_SetConfig+0x346>
 800b014:	2310      	movs	r3, #16
 800b016:	77fb      	strb	r3, [r7, #31]
 800b018:	e10b      	b.n	800b232 <UART_SetConfig+0x346>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a69      	ldr	r2, [pc, #420]	; (800b1c4 <UART_SetConfig+0x2d8>)
 800b020:	4293      	cmp	r3, r2
 800b022:	d120      	bne.n	800b066 <UART_SetConfig+0x17a>
 800b024:	4b65      	ldr	r3, [pc, #404]	; (800b1bc <UART_SetConfig+0x2d0>)
 800b026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b02a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b02e:	2b30      	cmp	r3, #48	; 0x30
 800b030:	d013      	beq.n	800b05a <UART_SetConfig+0x16e>
 800b032:	2b30      	cmp	r3, #48	; 0x30
 800b034:	d814      	bhi.n	800b060 <UART_SetConfig+0x174>
 800b036:	2b20      	cmp	r3, #32
 800b038:	d009      	beq.n	800b04e <UART_SetConfig+0x162>
 800b03a:	2b20      	cmp	r3, #32
 800b03c:	d810      	bhi.n	800b060 <UART_SetConfig+0x174>
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d002      	beq.n	800b048 <UART_SetConfig+0x15c>
 800b042:	2b10      	cmp	r3, #16
 800b044:	d006      	beq.n	800b054 <UART_SetConfig+0x168>
 800b046:	e00b      	b.n	800b060 <UART_SetConfig+0x174>
 800b048:	2300      	movs	r3, #0
 800b04a:	77fb      	strb	r3, [r7, #31]
 800b04c:	e0f1      	b.n	800b232 <UART_SetConfig+0x346>
 800b04e:	2302      	movs	r3, #2
 800b050:	77fb      	strb	r3, [r7, #31]
 800b052:	e0ee      	b.n	800b232 <UART_SetConfig+0x346>
 800b054:	2304      	movs	r3, #4
 800b056:	77fb      	strb	r3, [r7, #31]
 800b058:	e0eb      	b.n	800b232 <UART_SetConfig+0x346>
 800b05a:	2308      	movs	r3, #8
 800b05c:	77fb      	strb	r3, [r7, #31]
 800b05e:	e0e8      	b.n	800b232 <UART_SetConfig+0x346>
 800b060:	2310      	movs	r3, #16
 800b062:	77fb      	strb	r3, [r7, #31]
 800b064:	e0e5      	b.n	800b232 <UART_SetConfig+0x346>
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	4a57      	ldr	r2, [pc, #348]	; (800b1c8 <UART_SetConfig+0x2dc>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d120      	bne.n	800b0b2 <UART_SetConfig+0x1c6>
 800b070:	4b52      	ldr	r3, [pc, #328]	; (800b1bc <UART_SetConfig+0x2d0>)
 800b072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b076:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b07a:	2bc0      	cmp	r3, #192	; 0xc0
 800b07c:	d013      	beq.n	800b0a6 <UART_SetConfig+0x1ba>
 800b07e:	2bc0      	cmp	r3, #192	; 0xc0
 800b080:	d814      	bhi.n	800b0ac <UART_SetConfig+0x1c0>
 800b082:	2b80      	cmp	r3, #128	; 0x80
 800b084:	d009      	beq.n	800b09a <UART_SetConfig+0x1ae>
 800b086:	2b80      	cmp	r3, #128	; 0x80
 800b088:	d810      	bhi.n	800b0ac <UART_SetConfig+0x1c0>
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d002      	beq.n	800b094 <UART_SetConfig+0x1a8>
 800b08e:	2b40      	cmp	r3, #64	; 0x40
 800b090:	d006      	beq.n	800b0a0 <UART_SetConfig+0x1b4>
 800b092:	e00b      	b.n	800b0ac <UART_SetConfig+0x1c0>
 800b094:	2300      	movs	r3, #0
 800b096:	77fb      	strb	r3, [r7, #31]
 800b098:	e0cb      	b.n	800b232 <UART_SetConfig+0x346>
 800b09a:	2302      	movs	r3, #2
 800b09c:	77fb      	strb	r3, [r7, #31]
 800b09e:	e0c8      	b.n	800b232 <UART_SetConfig+0x346>
 800b0a0:	2304      	movs	r3, #4
 800b0a2:	77fb      	strb	r3, [r7, #31]
 800b0a4:	e0c5      	b.n	800b232 <UART_SetConfig+0x346>
 800b0a6:	2308      	movs	r3, #8
 800b0a8:	77fb      	strb	r3, [r7, #31]
 800b0aa:	e0c2      	b.n	800b232 <UART_SetConfig+0x346>
 800b0ac:	2310      	movs	r3, #16
 800b0ae:	77fb      	strb	r3, [r7, #31]
 800b0b0:	e0bf      	b.n	800b232 <UART_SetConfig+0x346>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a45      	ldr	r2, [pc, #276]	; (800b1cc <UART_SetConfig+0x2e0>)
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d125      	bne.n	800b108 <UART_SetConfig+0x21c>
 800b0bc:	4b3f      	ldr	r3, [pc, #252]	; (800b1bc <UART_SetConfig+0x2d0>)
 800b0be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b0c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b0ca:	d017      	beq.n	800b0fc <UART_SetConfig+0x210>
 800b0cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b0d0:	d817      	bhi.n	800b102 <UART_SetConfig+0x216>
 800b0d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0d6:	d00b      	beq.n	800b0f0 <UART_SetConfig+0x204>
 800b0d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0dc:	d811      	bhi.n	800b102 <UART_SetConfig+0x216>
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d003      	beq.n	800b0ea <UART_SetConfig+0x1fe>
 800b0e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0e6:	d006      	beq.n	800b0f6 <UART_SetConfig+0x20a>
 800b0e8:	e00b      	b.n	800b102 <UART_SetConfig+0x216>
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	77fb      	strb	r3, [r7, #31]
 800b0ee:	e0a0      	b.n	800b232 <UART_SetConfig+0x346>
 800b0f0:	2302      	movs	r3, #2
 800b0f2:	77fb      	strb	r3, [r7, #31]
 800b0f4:	e09d      	b.n	800b232 <UART_SetConfig+0x346>
 800b0f6:	2304      	movs	r3, #4
 800b0f8:	77fb      	strb	r3, [r7, #31]
 800b0fa:	e09a      	b.n	800b232 <UART_SetConfig+0x346>
 800b0fc:	2308      	movs	r3, #8
 800b0fe:	77fb      	strb	r3, [r7, #31]
 800b100:	e097      	b.n	800b232 <UART_SetConfig+0x346>
 800b102:	2310      	movs	r3, #16
 800b104:	77fb      	strb	r3, [r7, #31]
 800b106:	e094      	b.n	800b232 <UART_SetConfig+0x346>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	4a30      	ldr	r2, [pc, #192]	; (800b1d0 <UART_SetConfig+0x2e4>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d125      	bne.n	800b15e <UART_SetConfig+0x272>
 800b112:	4b2a      	ldr	r3, [pc, #168]	; (800b1bc <UART_SetConfig+0x2d0>)
 800b114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b118:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b11c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b120:	d017      	beq.n	800b152 <UART_SetConfig+0x266>
 800b122:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b126:	d817      	bhi.n	800b158 <UART_SetConfig+0x26c>
 800b128:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b12c:	d00b      	beq.n	800b146 <UART_SetConfig+0x25a>
 800b12e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b132:	d811      	bhi.n	800b158 <UART_SetConfig+0x26c>
 800b134:	2b00      	cmp	r3, #0
 800b136:	d003      	beq.n	800b140 <UART_SetConfig+0x254>
 800b138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b13c:	d006      	beq.n	800b14c <UART_SetConfig+0x260>
 800b13e:	e00b      	b.n	800b158 <UART_SetConfig+0x26c>
 800b140:	2301      	movs	r3, #1
 800b142:	77fb      	strb	r3, [r7, #31]
 800b144:	e075      	b.n	800b232 <UART_SetConfig+0x346>
 800b146:	2302      	movs	r3, #2
 800b148:	77fb      	strb	r3, [r7, #31]
 800b14a:	e072      	b.n	800b232 <UART_SetConfig+0x346>
 800b14c:	2304      	movs	r3, #4
 800b14e:	77fb      	strb	r3, [r7, #31]
 800b150:	e06f      	b.n	800b232 <UART_SetConfig+0x346>
 800b152:	2308      	movs	r3, #8
 800b154:	77fb      	strb	r3, [r7, #31]
 800b156:	e06c      	b.n	800b232 <UART_SetConfig+0x346>
 800b158:	2310      	movs	r3, #16
 800b15a:	77fb      	strb	r3, [r7, #31]
 800b15c:	e069      	b.n	800b232 <UART_SetConfig+0x346>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	4a1c      	ldr	r2, [pc, #112]	; (800b1d4 <UART_SetConfig+0x2e8>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d137      	bne.n	800b1d8 <UART_SetConfig+0x2ec>
 800b168:	4b14      	ldr	r3, [pc, #80]	; (800b1bc <UART_SetConfig+0x2d0>)
 800b16a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b16e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800b172:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b176:	d017      	beq.n	800b1a8 <UART_SetConfig+0x2bc>
 800b178:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b17c:	d817      	bhi.n	800b1ae <UART_SetConfig+0x2c2>
 800b17e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b182:	d00b      	beq.n	800b19c <UART_SetConfig+0x2b0>
 800b184:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b188:	d811      	bhi.n	800b1ae <UART_SetConfig+0x2c2>
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d003      	beq.n	800b196 <UART_SetConfig+0x2aa>
 800b18e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b192:	d006      	beq.n	800b1a2 <UART_SetConfig+0x2b6>
 800b194:	e00b      	b.n	800b1ae <UART_SetConfig+0x2c2>
 800b196:	2300      	movs	r3, #0
 800b198:	77fb      	strb	r3, [r7, #31]
 800b19a:	e04a      	b.n	800b232 <UART_SetConfig+0x346>
 800b19c:	2302      	movs	r3, #2
 800b19e:	77fb      	strb	r3, [r7, #31]
 800b1a0:	e047      	b.n	800b232 <UART_SetConfig+0x346>
 800b1a2:	2304      	movs	r3, #4
 800b1a4:	77fb      	strb	r3, [r7, #31]
 800b1a6:	e044      	b.n	800b232 <UART_SetConfig+0x346>
 800b1a8:	2308      	movs	r3, #8
 800b1aa:	77fb      	strb	r3, [r7, #31]
 800b1ac:	e041      	b.n	800b232 <UART_SetConfig+0x346>
 800b1ae:	2310      	movs	r3, #16
 800b1b0:	77fb      	strb	r3, [r7, #31]
 800b1b2:	e03e      	b.n	800b232 <UART_SetConfig+0x346>
 800b1b4:	efff69f3 	.word	0xefff69f3
 800b1b8:	40011000 	.word	0x40011000
 800b1bc:	40023800 	.word	0x40023800
 800b1c0:	40004400 	.word	0x40004400
 800b1c4:	40004800 	.word	0x40004800
 800b1c8:	40004c00 	.word	0x40004c00
 800b1cc:	40005000 	.word	0x40005000
 800b1d0:	40011400 	.word	0x40011400
 800b1d4:	40007800 	.word	0x40007800
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	4a71      	ldr	r2, [pc, #452]	; (800b3a4 <UART_SetConfig+0x4b8>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d125      	bne.n	800b22e <UART_SetConfig+0x342>
 800b1e2:	4b71      	ldr	r3, [pc, #452]	; (800b3a8 <UART_SetConfig+0x4bc>)
 800b1e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b1ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800b1f0:	d017      	beq.n	800b222 <UART_SetConfig+0x336>
 800b1f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800b1f6:	d817      	bhi.n	800b228 <UART_SetConfig+0x33c>
 800b1f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b1fc:	d00b      	beq.n	800b216 <UART_SetConfig+0x32a>
 800b1fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b202:	d811      	bhi.n	800b228 <UART_SetConfig+0x33c>
 800b204:	2b00      	cmp	r3, #0
 800b206:	d003      	beq.n	800b210 <UART_SetConfig+0x324>
 800b208:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b20c:	d006      	beq.n	800b21c <UART_SetConfig+0x330>
 800b20e:	e00b      	b.n	800b228 <UART_SetConfig+0x33c>
 800b210:	2300      	movs	r3, #0
 800b212:	77fb      	strb	r3, [r7, #31]
 800b214:	e00d      	b.n	800b232 <UART_SetConfig+0x346>
 800b216:	2302      	movs	r3, #2
 800b218:	77fb      	strb	r3, [r7, #31]
 800b21a:	e00a      	b.n	800b232 <UART_SetConfig+0x346>
 800b21c:	2304      	movs	r3, #4
 800b21e:	77fb      	strb	r3, [r7, #31]
 800b220:	e007      	b.n	800b232 <UART_SetConfig+0x346>
 800b222:	2308      	movs	r3, #8
 800b224:	77fb      	strb	r3, [r7, #31]
 800b226:	e004      	b.n	800b232 <UART_SetConfig+0x346>
 800b228:	2310      	movs	r3, #16
 800b22a:	77fb      	strb	r3, [r7, #31]
 800b22c:	e001      	b.n	800b232 <UART_SetConfig+0x346>
 800b22e:	2310      	movs	r3, #16
 800b230:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	69db      	ldr	r3, [r3, #28]
 800b236:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b23a:	d15a      	bne.n	800b2f2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800b23c:	7ffb      	ldrb	r3, [r7, #31]
 800b23e:	2b08      	cmp	r3, #8
 800b240:	d827      	bhi.n	800b292 <UART_SetConfig+0x3a6>
 800b242:	a201      	add	r2, pc, #4	; (adr r2, 800b248 <UART_SetConfig+0x35c>)
 800b244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b248:	0800b26d 	.word	0x0800b26d
 800b24c:	0800b275 	.word	0x0800b275
 800b250:	0800b27d 	.word	0x0800b27d
 800b254:	0800b293 	.word	0x0800b293
 800b258:	0800b283 	.word	0x0800b283
 800b25c:	0800b293 	.word	0x0800b293
 800b260:	0800b293 	.word	0x0800b293
 800b264:	0800b293 	.word	0x0800b293
 800b268:	0800b28b 	.word	0x0800b28b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b26c:	f7fd fd1a 	bl	8008ca4 <HAL_RCC_GetPCLK1Freq>
 800b270:	61b8      	str	r0, [r7, #24]
        break;
 800b272:	e013      	b.n	800b29c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b274:	f7fd fd2a 	bl	8008ccc <HAL_RCC_GetPCLK2Freq>
 800b278:	61b8      	str	r0, [r7, #24]
        break;
 800b27a:	e00f      	b.n	800b29c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b27c:	4b4b      	ldr	r3, [pc, #300]	; (800b3ac <UART_SetConfig+0x4c0>)
 800b27e:	61bb      	str	r3, [r7, #24]
        break;
 800b280:	e00c      	b.n	800b29c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b282:	f7fd fc4d 	bl	8008b20 <HAL_RCC_GetSysClockFreq>
 800b286:	61b8      	str	r0, [r7, #24]
        break;
 800b288:	e008      	b.n	800b29c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b28a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b28e:	61bb      	str	r3, [r7, #24]
        break;
 800b290:	e004      	b.n	800b29c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800b292:	2300      	movs	r3, #0
 800b294:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b296:	2301      	movs	r3, #1
 800b298:	77bb      	strb	r3, [r7, #30]
        break;
 800b29a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b29c:	69bb      	ldr	r3, [r7, #24]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d074      	beq.n	800b38c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b2a2:	69bb      	ldr	r3, [r7, #24]
 800b2a4:	005a      	lsls	r2, r3, #1
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	085b      	lsrs	r3, r3, #1
 800b2ac:	441a      	add	r2, r3
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	685b      	ldr	r3, [r3, #4]
 800b2b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	2b0f      	cmp	r3, #15
 800b2bc:	d916      	bls.n	800b2ec <UART_SetConfig+0x400>
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b2c4:	d212      	bcs.n	800b2ec <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	b29b      	uxth	r3, r3
 800b2ca:	f023 030f 	bic.w	r3, r3, #15
 800b2ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b2d0:	693b      	ldr	r3, [r7, #16]
 800b2d2:	085b      	lsrs	r3, r3, #1
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	f003 0307 	and.w	r3, r3, #7
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	89fb      	ldrh	r3, [r7, #14]
 800b2de:	4313      	orrs	r3, r2
 800b2e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	89fa      	ldrh	r2, [r7, #14]
 800b2e8:	60da      	str	r2, [r3, #12]
 800b2ea:	e04f      	b.n	800b38c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	77bb      	strb	r3, [r7, #30]
 800b2f0:	e04c      	b.n	800b38c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b2f2:	7ffb      	ldrb	r3, [r7, #31]
 800b2f4:	2b08      	cmp	r3, #8
 800b2f6:	d828      	bhi.n	800b34a <UART_SetConfig+0x45e>
 800b2f8:	a201      	add	r2, pc, #4	; (adr r2, 800b300 <UART_SetConfig+0x414>)
 800b2fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2fe:	bf00      	nop
 800b300:	0800b325 	.word	0x0800b325
 800b304:	0800b32d 	.word	0x0800b32d
 800b308:	0800b335 	.word	0x0800b335
 800b30c:	0800b34b 	.word	0x0800b34b
 800b310:	0800b33b 	.word	0x0800b33b
 800b314:	0800b34b 	.word	0x0800b34b
 800b318:	0800b34b 	.word	0x0800b34b
 800b31c:	0800b34b 	.word	0x0800b34b
 800b320:	0800b343 	.word	0x0800b343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b324:	f7fd fcbe 	bl	8008ca4 <HAL_RCC_GetPCLK1Freq>
 800b328:	61b8      	str	r0, [r7, #24]
        break;
 800b32a:	e013      	b.n	800b354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b32c:	f7fd fcce 	bl	8008ccc <HAL_RCC_GetPCLK2Freq>
 800b330:	61b8      	str	r0, [r7, #24]
        break;
 800b332:	e00f      	b.n	800b354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b334:	4b1d      	ldr	r3, [pc, #116]	; (800b3ac <UART_SetConfig+0x4c0>)
 800b336:	61bb      	str	r3, [r7, #24]
        break;
 800b338:	e00c      	b.n	800b354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b33a:	f7fd fbf1 	bl	8008b20 <HAL_RCC_GetSysClockFreq>
 800b33e:	61b8      	str	r0, [r7, #24]
        break;
 800b340:	e008      	b.n	800b354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b346:	61bb      	str	r3, [r7, #24]
        break;
 800b348:	e004      	b.n	800b354 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800b34a:	2300      	movs	r3, #0
 800b34c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	77bb      	strb	r3, [r7, #30]
        break;
 800b352:	bf00      	nop
    }

    if (pclk != 0U)
 800b354:	69bb      	ldr	r3, [r7, #24]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d018      	beq.n	800b38c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	085a      	lsrs	r2, r3, #1
 800b360:	69bb      	ldr	r3, [r7, #24]
 800b362:	441a      	add	r2, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	685b      	ldr	r3, [r3, #4]
 800b368:	fbb2 f3f3 	udiv	r3, r2, r3
 800b36c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	2b0f      	cmp	r3, #15
 800b372:	d909      	bls.n	800b388 <UART_SetConfig+0x49c>
 800b374:	693b      	ldr	r3, [r7, #16]
 800b376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b37a:	d205      	bcs.n	800b388 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b37c:	693b      	ldr	r3, [r7, #16]
 800b37e:	b29a      	uxth	r2, r3
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	60da      	str	r2, [r3, #12]
 800b386:	e001      	b.n	800b38c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2200      	movs	r2, #0
 800b396:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800b398:	7fbb      	ldrb	r3, [r7, #30]
}
 800b39a:	4618      	mov	r0, r3
 800b39c:	3720      	adds	r7, #32
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
 800b3a2:	bf00      	nop
 800b3a4:	40007c00 	.word	0x40007c00
 800b3a8:	40023800 	.word	0x40023800
 800b3ac:	00f42400 	.word	0x00f42400

0800b3b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3b0:	b480      	push	{r7}
 800b3b2:	b083      	sub	sp, #12
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3bc:	f003 0301 	and.w	r3, r3, #1
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d00a      	beq.n	800b3da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	685b      	ldr	r3, [r3, #4]
 800b3ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	430a      	orrs	r2, r1
 800b3d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3de:	f003 0302 	and.w	r3, r3, #2
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d00a      	beq.n	800b3fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	685b      	ldr	r3, [r3, #4]
 800b3ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	430a      	orrs	r2, r1
 800b3fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b400:	f003 0304 	and.w	r3, r3, #4
 800b404:	2b00      	cmp	r3, #0
 800b406:	d00a      	beq.n	800b41e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	685b      	ldr	r3, [r3, #4]
 800b40e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	430a      	orrs	r2, r1
 800b41c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b422:	f003 0308 	and.w	r3, r3, #8
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00a      	beq.n	800b440 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	430a      	orrs	r2, r1
 800b43e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b444:	f003 0310 	and.w	r3, r3, #16
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d00a      	beq.n	800b462 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	689b      	ldr	r3, [r3, #8]
 800b452:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	430a      	orrs	r2, r1
 800b460:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b466:	f003 0320 	and.w	r3, r3, #32
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d00a      	beq.n	800b484 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	689b      	ldr	r3, [r3, #8]
 800b474:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	430a      	orrs	r2, r1
 800b482:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d01a      	beq.n	800b4c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	430a      	orrs	r2, r1
 800b4a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b4ae:	d10a      	bne.n	800b4c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	430a      	orrs	r2, r1
 800b4c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d00a      	beq.n	800b4e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	430a      	orrs	r2, r1
 800b4e6:	605a      	str	r2, [r3, #4]
  }
}
 800b4e8:	bf00      	nop
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr

0800b4f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b086      	sub	sp, #24
 800b4f8:	af02      	add	r7, sp, #8
 800b4fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2200      	movs	r2, #0
 800b500:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b504:	f7f9 ff20 	bl	8005348 <HAL_GetTick>
 800b508:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f003 0308 	and.w	r3, r3, #8
 800b514:	2b08      	cmp	r3, #8
 800b516:	d10e      	bne.n	800b536 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b518:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2200      	movs	r2, #0
 800b522:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 f817 	bl	800b55a <UART_WaitOnFlagUntilTimeout>
 800b52c:	4603      	mov	r3, r0
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d001      	beq.n	800b536 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b532:	2303      	movs	r3, #3
 800b534:	e00d      	b.n	800b552 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2220      	movs	r2, #32
 800b53a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2220      	movs	r2, #32
 800b540:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2200      	movs	r2, #0
 800b546:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2200      	movs	r2, #0
 800b54c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800b550:	2300      	movs	r3, #0
}
 800b552:	4618      	mov	r0, r3
 800b554:	3710      	adds	r7, #16
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}

0800b55a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b55a:	b580      	push	{r7, lr}
 800b55c:	b09c      	sub	sp, #112	; 0x70
 800b55e:	af00      	add	r7, sp, #0
 800b560:	60f8      	str	r0, [r7, #12]
 800b562:	60b9      	str	r1, [r7, #8]
 800b564:	603b      	str	r3, [r7, #0]
 800b566:	4613      	mov	r3, r2
 800b568:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b56a:	e0a5      	b.n	800b6b8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b56c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b56e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b572:	f000 80a1 	beq.w	800b6b8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b576:	f7f9 fee7 	bl	8005348 <HAL_GetTick>
 800b57a:	4602      	mov	r2, r0
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	1ad3      	subs	r3, r2, r3
 800b580:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b582:	429a      	cmp	r2, r3
 800b584:	d302      	bcc.n	800b58c <UART_WaitOnFlagUntilTimeout+0x32>
 800b586:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d13e      	bne.n	800b60a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b592:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b594:	e853 3f00 	ldrex	r3, [r3]
 800b598:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b59a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b59c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b5a0:	667b      	str	r3, [r7, #100]	; 0x64
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b5aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b5ac:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b5b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b5b2:	e841 2300 	strex	r3, r2, [r1]
 800b5b6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b5b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d1e6      	bne.n	800b58c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	3308      	adds	r3, #8
 800b5c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5c8:	e853 3f00 	ldrex	r3, [r3]
 800b5cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b5ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5d0:	f023 0301 	bic.w	r3, r3, #1
 800b5d4:	663b      	str	r3, [r7, #96]	; 0x60
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	3308      	adds	r3, #8
 800b5dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b5de:	64ba      	str	r2, [r7, #72]	; 0x48
 800b5e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b5e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b5e6:	e841 2300 	strex	r3, r2, [r1]
 800b5ea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b5ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1e5      	bne.n	800b5be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	2220      	movs	r2, #32
 800b5f6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	2220      	movs	r2, #32
 800b5fc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800b606:	2303      	movs	r3, #3
 800b608:	e067      	b.n	800b6da <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f003 0304 	and.w	r3, r3, #4
 800b614:	2b00      	cmp	r3, #0
 800b616:	d04f      	beq.n	800b6b8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	69db      	ldr	r3, [r3, #28]
 800b61e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b622:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b626:	d147      	bne.n	800b6b8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b630:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b63a:	e853 3f00 	ldrex	r3, [r3]
 800b63e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b642:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b646:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	461a      	mov	r2, r3
 800b64e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b650:	637b      	str	r3, [r7, #52]	; 0x34
 800b652:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b654:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b656:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b658:	e841 2300 	strex	r3, r2, [r1]
 800b65c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b65e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b660:	2b00      	cmp	r3, #0
 800b662:	d1e6      	bne.n	800b632 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	3308      	adds	r3, #8
 800b66a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	e853 3f00 	ldrex	r3, [r3]
 800b672:	613b      	str	r3, [r7, #16]
   return(result);
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	f023 0301 	bic.w	r3, r3, #1
 800b67a:	66bb      	str	r3, [r7, #104]	; 0x68
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	3308      	adds	r3, #8
 800b682:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b684:	623a      	str	r2, [r7, #32]
 800b686:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b688:	69f9      	ldr	r1, [r7, #28]
 800b68a:	6a3a      	ldr	r2, [r7, #32]
 800b68c:	e841 2300 	strex	r3, r2, [r1]
 800b690:	61bb      	str	r3, [r7, #24]
   return(result);
 800b692:	69bb      	ldr	r3, [r7, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d1e5      	bne.n	800b664 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2220      	movs	r2, #32
 800b69c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2220      	movs	r2, #32
 800b6a2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	2220      	movs	r2, #32
 800b6a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b6b4:	2303      	movs	r3, #3
 800b6b6:	e010      	b.n	800b6da <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	69da      	ldr	r2, [r3, #28]
 800b6be:	68bb      	ldr	r3, [r7, #8]
 800b6c0:	4013      	ands	r3, r2
 800b6c2:	68ba      	ldr	r2, [r7, #8]
 800b6c4:	429a      	cmp	r2, r3
 800b6c6:	bf0c      	ite	eq
 800b6c8:	2301      	moveq	r3, #1
 800b6ca:	2300      	movne	r3, #0
 800b6cc:	b2db      	uxtb	r3, r3
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	79fb      	ldrb	r3, [r7, #7]
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	f43f af4a 	beq.w	800b56c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3770      	adds	r7, #112	; 0x70
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}
	...

0800b6e4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b083      	sub	sp, #12
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d121      	bne.n	800b73a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	4b27      	ldr	r3, [pc, #156]	; (800b798 <FMC_SDRAM_Init+0xb4>)
 800b6fc:	4013      	ands	r3, r2
 800b6fe:	683a      	ldr	r2, [r7, #0]
 800b700:	6851      	ldr	r1, [r2, #4]
 800b702:	683a      	ldr	r2, [r7, #0]
 800b704:	6892      	ldr	r2, [r2, #8]
 800b706:	4311      	orrs	r1, r2
 800b708:	683a      	ldr	r2, [r7, #0]
 800b70a:	68d2      	ldr	r2, [r2, #12]
 800b70c:	4311      	orrs	r1, r2
 800b70e:	683a      	ldr	r2, [r7, #0]
 800b710:	6912      	ldr	r2, [r2, #16]
 800b712:	4311      	orrs	r1, r2
 800b714:	683a      	ldr	r2, [r7, #0]
 800b716:	6952      	ldr	r2, [r2, #20]
 800b718:	4311      	orrs	r1, r2
 800b71a:	683a      	ldr	r2, [r7, #0]
 800b71c:	6992      	ldr	r2, [r2, #24]
 800b71e:	4311      	orrs	r1, r2
 800b720:	683a      	ldr	r2, [r7, #0]
 800b722:	69d2      	ldr	r2, [r2, #28]
 800b724:	4311      	orrs	r1, r2
 800b726:	683a      	ldr	r2, [r7, #0]
 800b728:	6a12      	ldr	r2, [r2, #32]
 800b72a:	4311      	orrs	r1, r2
 800b72c:	683a      	ldr	r2, [r7, #0]
 800b72e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b730:	430a      	orrs	r2, r1
 800b732:	431a      	orrs	r2, r3
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	601a      	str	r2, [r3, #0]
 800b738:	e026      	b.n	800b788 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	69d9      	ldr	r1, [r3, #28]
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	6a1b      	ldr	r3, [r3, #32]
 800b74a:	4319      	orrs	r1, r3
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b750:	430b      	orrs	r3, r1
 800b752:	431a      	orrs	r2, r3
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	685a      	ldr	r2, [r3, #4]
 800b75c:	4b0e      	ldr	r3, [pc, #56]	; (800b798 <FMC_SDRAM_Init+0xb4>)
 800b75e:	4013      	ands	r3, r2
 800b760:	683a      	ldr	r2, [r7, #0]
 800b762:	6851      	ldr	r1, [r2, #4]
 800b764:	683a      	ldr	r2, [r7, #0]
 800b766:	6892      	ldr	r2, [r2, #8]
 800b768:	4311      	orrs	r1, r2
 800b76a:	683a      	ldr	r2, [r7, #0]
 800b76c:	68d2      	ldr	r2, [r2, #12]
 800b76e:	4311      	orrs	r1, r2
 800b770:	683a      	ldr	r2, [r7, #0]
 800b772:	6912      	ldr	r2, [r2, #16]
 800b774:	4311      	orrs	r1, r2
 800b776:	683a      	ldr	r2, [r7, #0]
 800b778:	6952      	ldr	r2, [r2, #20]
 800b77a:	4311      	orrs	r1, r2
 800b77c:	683a      	ldr	r2, [r7, #0]
 800b77e:	6992      	ldr	r2, [r2, #24]
 800b780:	430a      	orrs	r2, r1
 800b782:	431a      	orrs	r2, r3
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800b788:	2300      	movs	r3, #0
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	370c      	adds	r7, #12
 800b78e:	46bd      	mov	sp, r7
 800b790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b794:	4770      	bx	lr
 800b796:	bf00      	nop
 800b798:	ffff8000 	.word	0xffff8000

0800b79c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b79c:	b480      	push	{r7}
 800b79e:	b085      	sub	sp, #20
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	60f8      	str	r0, [r7, #12]
 800b7a4:	60b9      	str	r1, [r7, #8]
 800b7a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d128      	bne.n	800b800 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	689b      	ldr	r3, [r3, #8]
 800b7b2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	1e59      	subs	r1, r3, #1
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	3b01      	subs	r3, #1
 800b7c2:	011b      	lsls	r3, r3, #4
 800b7c4:	4319      	orrs	r1, r3
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	689b      	ldr	r3, [r3, #8]
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	021b      	lsls	r3, r3, #8
 800b7ce:	4319      	orrs	r1, r3
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	68db      	ldr	r3, [r3, #12]
 800b7d4:	3b01      	subs	r3, #1
 800b7d6:	031b      	lsls	r3, r3, #12
 800b7d8:	4319      	orrs	r1, r3
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	691b      	ldr	r3, [r3, #16]
 800b7de:	3b01      	subs	r3, #1
 800b7e0:	041b      	lsls	r3, r3, #16
 800b7e2:	4319      	orrs	r1, r3
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	695b      	ldr	r3, [r3, #20]
 800b7e8:	3b01      	subs	r3, #1
 800b7ea:	051b      	lsls	r3, r3, #20
 800b7ec:	4319      	orrs	r1, r3
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	699b      	ldr	r3, [r3, #24]
 800b7f2:	3b01      	subs	r3, #1
 800b7f4:	061b      	lsls	r3, r3, #24
 800b7f6:	430b      	orrs	r3, r1
 800b7f8:	431a      	orrs	r2, r3
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	609a      	str	r2, [r3, #8]
 800b7fe:	e02d      	b.n	800b85c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	689a      	ldr	r2, [r3, #8]
 800b804:	4b19      	ldr	r3, [pc, #100]	; (800b86c <FMC_SDRAM_Timing_Init+0xd0>)
 800b806:	4013      	ands	r3, r2
 800b808:	68ba      	ldr	r2, [r7, #8]
 800b80a:	68d2      	ldr	r2, [r2, #12]
 800b80c:	3a01      	subs	r2, #1
 800b80e:	0311      	lsls	r1, r2, #12
 800b810:	68ba      	ldr	r2, [r7, #8]
 800b812:	6952      	ldr	r2, [r2, #20]
 800b814:	3a01      	subs	r2, #1
 800b816:	0512      	lsls	r2, r2, #20
 800b818:	430a      	orrs	r2, r1
 800b81a:	431a      	orrs	r2, r3
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	1e59      	subs	r1, r3, #1
 800b82e:	68bb      	ldr	r3, [r7, #8]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	3b01      	subs	r3, #1
 800b834:	011b      	lsls	r3, r3, #4
 800b836:	4319      	orrs	r1, r3
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	689b      	ldr	r3, [r3, #8]
 800b83c:	3b01      	subs	r3, #1
 800b83e:	021b      	lsls	r3, r3, #8
 800b840:	4319      	orrs	r1, r3
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	691b      	ldr	r3, [r3, #16]
 800b846:	3b01      	subs	r3, #1
 800b848:	041b      	lsls	r3, r3, #16
 800b84a:	4319      	orrs	r1, r3
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	699b      	ldr	r3, [r3, #24]
 800b850:	3b01      	subs	r3, #1
 800b852:	061b      	lsls	r3, r3, #24
 800b854:	430b      	orrs	r3, r1
 800b856:	431a      	orrs	r2, r3
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800b85c:	2300      	movs	r3, #0
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3714      	adds	r7, #20
 800b862:	46bd      	mov	sp, r7
 800b864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b868:	4770      	bx	lr
 800b86a:	bf00      	nop
 800b86c:	ff0f0fff 	.word	0xff0f0fff

0800b870 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b870:	b480      	push	{r7}
 800b872:	b085      	sub	sp, #20
 800b874:	af00      	add	r7, sp, #0
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	60b9      	str	r1, [r7, #8]
 800b87a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	691a      	ldr	r2, [r3, #16]
 800b880:	4b0c      	ldr	r3, [pc, #48]	; (800b8b4 <FMC_SDRAM_SendCommand+0x44>)
 800b882:	4013      	ands	r3, r2
 800b884:	68ba      	ldr	r2, [r7, #8]
 800b886:	6811      	ldr	r1, [r2, #0]
 800b888:	68ba      	ldr	r2, [r7, #8]
 800b88a:	6852      	ldr	r2, [r2, #4]
 800b88c:	4311      	orrs	r1, r2
 800b88e:	68ba      	ldr	r2, [r7, #8]
 800b890:	6892      	ldr	r2, [r2, #8]
 800b892:	3a01      	subs	r2, #1
 800b894:	0152      	lsls	r2, r2, #5
 800b896:	4311      	orrs	r1, r2
 800b898:	68ba      	ldr	r2, [r7, #8]
 800b89a:	68d2      	ldr	r2, [r2, #12]
 800b89c:	0252      	lsls	r2, r2, #9
 800b89e:	430a      	orrs	r2, r1
 800b8a0:	431a      	orrs	r2, r3
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800b8a6:	2300      	movs	r3, #0
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3714      	adds	r7, #20
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr
 800b8b4:	ffc00000 	.word	0xffc00000

0800b8b8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
 800b8c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	695a      	ldr	r2, [r3, #20]
 800b8c6:	4b07      	ldr	r3, [pc, #28]	; (800b8e4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800b8c8:	4013      	ands	r3, r2
 800b8ca:	683a      	ldr	r2, [r7, #0]
 800b8cc:	0052      	lsls	r2, r2, #1
 800b8ce:	431a      	orrs	r2, r3
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800b8d4:	2300      	movs	r3, #0
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	370c      	adds	r7, #12
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	ffffc001 	.word	0xffffc001

0800b8e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b085      	sub	sp, #20
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b8f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b8fa:	2b84      	cmp	r3, #132	; 0x84
 800b8fc:	d005      	beq.n	800b90a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b8fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	4413      	add	r3, r2
 800b906:	3303      	adds	r3, #3
 800b908:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b90a:	68fb      	ldr	r3, [r7, #12]
}
 800b90c:	4618      	mov	r0, r3
 800b90e:	3714      	adds	r7, #20
 800b910:	46bd      	mov	sp, r7
 800b912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b916:	4770      	bx	lr

0800b918 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b918:	b480      	push	{r7}
 800b91a:	b083      	sub	sp, #12
 800b91c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b91e:	f3ef 8305 	mrs	r3, IPSR
 800b922:	607b      	str	r3, [r7, #4]
  return(result);
 800b924:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b926:	2b00      	cmp	r3, #0
 800b928:	bf14      	ite	ne
 800b92a:	2301      	movne	r3, #1
 800b92c:	2300      	moveq	r3, #0
 800b92e:	b2db      	uxtb	r3, r3
}
 800b930:	4618      	mov	r0, r3
 800b932:	370c      	adds	r7, #12
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr

0800b93c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b940:	f001 fb0a 	bl	800cf58 <vTaskStartScheduler>
  
  return osOK;
 800b944:	2300      	movs	r3, #0
}
 800b946:	4618      	mov	r0, r3
 800b948:	bd80      	pop	{r7, pc}

0800b94a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b94a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b94c:	b089      	sub	sp, #36	; 0x24
 800b94e:	af04      	add	r7, sp, #16
 800b950:	6078      	str	r0, [r7, #4]
 800b952:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	695b      	ldr	r3, [r3, #20]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d020      	beq.n	800b99e <osThreadCreate+0x54>
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	699b      	ldr	r3, [r3, #24]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d01c      	beq.n	800b99e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	685c      	ldr	r4, [r3, #4]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681d      	ldr	r5, [r3, #0]
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	691e      	ldr	r6, [r3, #16]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b976:	4618      	mov	r0, r3
 800b978:	f7ff ffb6 	bl	800b8e8 <makeFreeRtosPriority>
 800b97c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	695b      	ldr	r3, [r3, #20]
 800b982:	687a      	ldr	r2, [r7, #4]
 800b984:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b986:	9202      	str	r2, [sp, #8]
 800b988:	9301      	str	r3, [sp, #4]
 800b98a:	9100      	str	r1, [sp, #0]
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	4632      	mov	r2, r6
 800b990:	4629      	mov	r1, r5
 800b992:	4620      	mov	r0, r4
 800b994:	f001 f866 	bl	800ca64 <xTaskCreateStatic>
 800b998:	4603      	mov	r3, r0
 800b99a:	60fb      	str	r3, [r7, #12]
 800b99c:	e01c      	b.n	800b9d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	685c      	ldr	r4, [r3, #4]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9aa:	b29e      	uxth	r6, r3
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f7ff ff98 	bl	800b8e8 <makeFreeRtosPriority>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	f107 030c 	add.w	r3, r7, #12
 800b9be:	9301      	str	r3, [sp, #4]
 800b9c0:	9200      	str	r2, [sp, #0]
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	4632      	mov	r2, r6
 800b9c6:	4629      	mov	r1, r5
 800b9c8:	4620      	mov	r0, r4
 800b9ca:	f001 f8ae 	bl	800cb2a <xTaskCreate>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	2b01      	cmp	r3, #1
 800b9d2:	d001      	beq.n	800b9d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	e000      	b.n	800b9da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3714      	adds	r7, #20
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b9e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b9e2:	b580      	push	{r7, lr}
 800b9e4:	b084      	sub	sp, #16
 800b9e6:	af00      	add	r7, sp, #0
 800b9e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d001      	beq.n	800b9f8 <osDelay+0x16>
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	e000      	b.n	800b9fa <osDelay+0x18>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f001 fa76 	bl	800ceec <vTaskDelay>
  
  return osOK;
 800ba00:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3710      	adds	r7, #16
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}
	...

0800ba0c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b086      	sub	sp, #24
 800ba10:	af02      	add	r7, sp, #8
 800ba12:	60f8      	str	r0, [r7, #12]
 800ba14:	460b      	mov	r3, r1
 800ba16:	607a      	str	r2, [r7, #4]
 800ba18:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	685b      	ldr	r3, [r3, #4]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d013      	beq.n	800ba4a <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800ba22:	7afb      	ldrb	r3, [r7, #11]
 800ba24:	2b01      	cmp	r3, #1
 800ba26:	d101      	bne.n	800ba2c <osTimerCreate+0x20>
 800ba28:	2101      	movs	r1, #1
 800ba2a:	e000      	b.n	800ba2e <osTimerCreate+0x22>
 800ba2c:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800ba32:	68fa      	ldr	r2, [r7, #12]
 800ba34:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800ba36:	9201      	str	r2, [sp, #4]
 800ba38:	9300      	str	r3, [sp, #0]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	460a      	mov	r2, r1
 800ba3e:	2101      	movs	r1, #1
 800ba40:	480b      	ldr	r0, [pc, #44]	; (800ba70 <osTimerCreate+0x64>)
 800ba42:	f002 f99e 	bl	800dd82 <xTimerCreateStatic>
 800ba46:	4603      	mov	r3, r0
 800ba48:	e00e      	b.n	800ba68 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800ba4a:	7afb      	ldrb	r3, [r7, #11]
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	d101      	bne.n	800ba54 <osTimerCreate+0x48>
 800ba50:	2201      	movs	r2, #1
 800ba52:	e000      	b.n	800ba56 <osTimerCreate+0x4a>
 800ba54:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800ba5a:	9300      	str	r3, [sp, #0]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2101      	movs	r1, #1
 800ba60:	4803      	ldr	r0, [pc, #12]	; (800ba70 <osTimerCreate+0x64>)
 800ba62:	f002 f96d 	bl	800dd40 <xTimerCreate>
 800ba66:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800ba68:	4618      	mov	r0, r3
 800ba6a:	3710      	adds	r7, #16
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}
 800ba70:	0800f7e4 	.word	0x0800f7e4

0800ba74 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b088      	sub	sp, #32
 800ba78:	af02      	add	r7, sp, #8
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800ba82:	2300      	movs	r3, #0
 800ba84:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d101      	bne.n	800ba94 <osTimerStart+0x20>
    ticks = 1;
 800ba90:	2301      	movs	r3, #1
 800ba92:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 800ba94:	f7ff ff40 	bl	800b918 <inHandlerMode>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d01a      	beq.n	800bad4 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 800ba9e:	f107 030c 	add.w	r3, r7, #12
 800baa2:	2200      	movs	r2, #0
 800baa4:	9200      	str	r2, [sp, #0]
 800baa6:	693a      	ldr	r2, [r7, #16]
 800baa8:	2109      	movs	r1, #9
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f002 f9e8 	bl	800de80 <xTimerGenericCommand>
 800bab0:	4603      	mov	r3, r0
 800bab2:	2b01      	cmp	r3, #1
 800bab4:	d002      	beq.n	800babc <osTimerStart+0x48>
    {
      result = osErrorOS;
 800bab6:	23ff      	movs	r3, #255	; 0xff
 800bab8:	617b      	str	r3, [r7, #20]
 800baba:	e018      	b.n	800baee <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d015      	beq.n	800baee <osTimerStart+0x7a>
 800bac2:	4b0d      	ldr	r3, [pc, #52]	; (800baf8 <osTimerStart+0x84>)
 800bac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bac8:	601a      	str	r2, [r3, #0]
 800baca:	f3bf 8f4f 	dsb	sy
 800bace:	f3bf 8f6f 	isb	sy
 800bad2:	e00c      	b.n	800baee <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 800bad4:	2300      	movs	r3, #0
 800bad6:	9300      	str	r3, [sp, #0]
 800bad8:	2300      	movs	r3, #0
 800bada:	693a      	ldr	r2, [r7, #16]
 800badc:	2104      	movs	r1, #4
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f002 f9ce 	bl	800de80 <xTimerGenericCommand>
 800bae4:	4603      	mov	r3, r0
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d001      	beq.n	800baee <osTimerStart+0x7a>
      result = osErrorOS;
 800baea:	23ff      	movs	r3, #255	; 0xff
 800baec:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 800baee:	697b      	ldr	r3, [r7, #20]
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3718      	adds	r7, #24
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	e000ed04 	.word	0xe000ed04

0800bafc <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b082      	sub	sp, #8
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d007      	beq.n	800bb1c <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	4619      	mov	r1, r3
 800bb12:	2001      	movs	r0, #1
 800bb14:	f000 fa65 	bl	800bfe2 <xQueueCreateMutexStatic>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	e003      	b.n	800bb24 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800bb1c:	2001      	movs	r0, #1
 800bb1e:	f000 fa48 	bl	800bfb2 <xQueueCreateMutex>
 800bb22:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800bb24:	4618      	mov	r0, r3
 800bb26:	3708      	adds	r7, #8
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}

0800bb2c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800bb2c:	b590      	push	{r4, r7, lr}
 800bb2e:	b085      	sub	sp, #20
 800bb30:	af02      	add	r7, sp, #8
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	689b      	ldr	r3, [r3, #8]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d011      	beq.n	800bb62 <osMessageCreate+0x36>
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d00d      	beq.n	800bb62 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6818      	ldr	r0, [r3, #0]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6859      	ldr	r1, [r3, #4]
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	689a      	ldr	r2, [r3, #8]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	68db      	ldr	r3, [r3, #12]
 800bb56:	2400      	movs	r4, #0
 800bb58:	9400      	str	r4, [sp, #0]
 800bb5a:	f000 f92d 	bl	800bdb8 <xQueueGenericCreateStatic>
 800bb5e:	4603      	mov	r3, r0
 800bb60:	e008      	b.n	800bb74 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6818      	ldr	r0, [r3, #0]
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	4619      	mov	r1, r3
 800bb6e:	f000 f9a5 	bl	800bebc <xQueueGenericCreate>
 800bb72:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	370c      	adds	r7, #12
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd90      	pop	{r4, r7, pc}

0800bb7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b083      	sub	sp, #12
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f103 0208 	add.w	r2, r3, #8
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f103 0208 	add.w	r2, r3, #8
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f103 0208 	add.w	r2, r3, #8
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2200      	movs	r2, #0
 800bbae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bbb0:	bf00      	nop
 800bbb2:	370c      	adds	r7, #12
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbba:	4770      	bx	lr

0800bbbc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b083      	sub	sp, #12
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bbca:	bf00      	nop
 800bbcc:	370c      	adds	r7, #12
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr

0800bbd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bbd6:	b480      	push	{r7}
 800bbd8:	b085      	sub	sp, #20
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]
 800bbde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	68fa      	ldr	r2, [r7, #12]
 800bbea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	689a      	ldr	r2, [r3, #8]
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	689b      	ldr	r3, [r3, #8]
 800bbf8:	683a      	ldr	r2, [r7, #0]
 800bbfa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	683a      	ldr	r2, [r7, #0]
 800bc00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	687a      	ldr	r2, [r7, #4]
 800bc06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	1c5a      	adds	r2, r3, #1
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	601a      	str	r2, [r3, #0]
}
 800bc12:	bf00      	nop
 800bc14:	3714      	adds	r7, #20
 800bc16:	46bd      	mov	sp, r7
 800bc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1c:	4770      	bx	lr

0800bc1e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bc1e:	b480      	push	{r7}
 800bc20:	b085      	sub	sp, #20
 800bc22:	af00      	add	r7, sp, #0
 800bc24:	6078      	str	r0, [r7, #4]
 800bc26:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc34:	d103      	bne.n	800bc3e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	691b      	ldr	r3, [r3, #16]
 800bc3a:	60fb      	str	r3, [r7, #12]
 800bc3c:	e00c      	b.n	800bc58 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	3308      	adds	r3, #8
 800bc42:	60fb      	str	r3, [r7, #12]
 800bc44:	e002      	b.n	800bc4c <vListInsert+0x2e>
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	685b      	ldr	r3, [r3, #4]
 800bc4a:	60fb      	str	r3, [r7, #12]
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	68ba      	ldr	r2, [r7, #8]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d2f6      	bcs.n	800bc46 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	685a      	ldr	r2, [r3, #4]
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	683a      	ldr	r2, [r7, #0]
 800bc66:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	68fa      	ldr	r2, [r7, #12]
 800bc6c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	683a      	ldr	r2, [r7, #0]
 800bc72:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	687a      	ldr	r2, [r7, #4]
 800bc78:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	1c5a      	adds	r2, r3, #1
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	601a      	str	r2, [r3, #0]
}
 800bc84:	bf00      	nop
 800bc86:	3714      	adds	r7, #20
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bc90:	b480      	push	{r7}
 800bc92:	b085      	sub	sp, #20
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	691b      	ldr	r3, [r3, #16]
 800bc9c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	687a      	ldr	r2, [r7, #4]
 800bca4:	6892      	ldr	r2, [r2, #8]
 800bca6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	687a      	ldr	r2, [r7, #4]
 800bcae:	6852      	ldr	r2, [r2, #4]
 800bcb0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	685b      	ldr	r3, [r3, #4]
 800bcb6:	687a      	ldr	r2, [r7, #4]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d103      	bne.n	800bcc4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	689a      	ldr	r2, [r3, #8]
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	1e5a      	subs	r2, r3, #1
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
}
 800bcd8:	4618      	mov	r0, r3
 800bcda:	3714      	adds	r7, #20
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce2:	4770      	bx	lr

0800bce4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d10c      	bne.n	800bd12 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bcf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcfc:	b672      	cpsid	i
 800bcfe:	f383 8811 	msr	BASEPRI, r3
 800bd02:	f3bf 8f6f 	isb	sy
 800bd06:	f3bf 8f4f 	dsb	sy
 800bd0a:	b662      	cpsie	i
 800bd0c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bd0e:	bf00      	nop
 800bd10:	e7fe      	b.n	800bd10 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800bd12:	f002 fcb3 	bl	800e67c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd1e:	68f9      	ldr	r1, [r7, #12]
 800bd20:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bd22:	fb01 f303 	mul.w	r3, r1, r3
 800bd26:	441a      	add	r2, r3
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681a      	ldr	r2, [r3, #0]
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681a      	ldr	r2, [r3, #0]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd42:	3b01      	subs	r3, #1
 800bd44:	68f9      	ldr	r1, [r7, #12]
 800bd46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bd48:	fb01 f303 	mul.w	r3, r1, r3
 800bd4c:	441a      	add	r2, r3
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	22ff      	movs	r2, #255	; 0xff
 800bd56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	22ff      	movs	r2, #255	; 0xff
 800bd5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d114      	bne.n	800bd92 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	691b      	ldr	r3, [r3, #16]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d01a      	beq.n	800bda6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	3310      	adds	r3, #16
 800bd74:	4618      	mov	r0, r3
 800bd76:	f001 fb91 	bl	800d49c <xTaskRemoveFromEventList>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d012      	beq.n	800bda6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bd80:	4b0c      	ldr	r3, [pc, #48]	; (800bdb4 <xQueueGenericReset+0xd0>)
 800bd82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd86:	601a      	str	r2, [r3, #0]
 800bd88:	f3bf 8f4f 	dsb	sy
 800bd8c:	f3bf 8f6f 	isb	sy
 800bd90:	e009      	b.n	800bda6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	3310      	adds	r3, #16
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7ff fef0 	bl	800bb7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	3324      	adds	r3, #36	; 0x24
 800bda0:	4618      	mov	r0, r3
 800bda2:	f7ff feeb 	bl	800bb7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bda6:	f002 fc9d 	bl	800e6e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bdaa:	2301      	movs	r3, #1
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3710      	adds	r7, #16
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}
 800bdb4:	e000ed04 	.word	0xe000ed04

0800bdb8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b08e      	sub	sp, #56	; 0x38
 800bdbc:	af02      	add	r7, sp, #8
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	607a      	str	r2, [r7, #4]
 800bdc4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d10c      	bne.n	800bde6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800bdcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd0:	b672      	cpsid	i
 800bdd2:	f383 8811 	msr	BASEPRI, r3
 800bdd6:	f3bf 8f6f 	isb	sy
 800bdda:	f3bf 8f4f 	dsb	sy
 800bdde:	b662      	cpsie	i
 800bde0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bde2:	bf00      	nop
 800bde4:	e7fe      	b.n	800bde4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d10c      	bne.n	800be06 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800bdec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf0:	b672      	cpsid	i
 800bdf2:	f383 8811 	msr	BASEPRI, r3
 800bdf6:	f3bf 8f6f 	isb	sy
 800bdfa:	f3bf 8f4f 	dsb	sy
 800bdfe:	b662      	cpsie	i
 800be00:	627b      	str	r3, [r7, #36]	; 0x24
}
 800be02:	bf00      	nop
 800be04:	e7fe      	b.n	800be04 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d002      	beq.n	800be12 <xQueueGenericCreateStatic+0x5a>
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d001      	beq.n	800be16 <xQueueGenericCreateStatic+0x5e>
 800be12:	2301      	movs	r3, #1
 800be14:	e000      	b.n	800be18 <xQueueGenericCreateStatic+0x60>
 800be16:	2300      	movs	r3, #0
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d10c      	bne.n	800be36 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800be1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be20:	b672      	cpsid	i
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	b662      	cpsie	i
 800be30:	623b      	str	r3, [r7, #32]
}
 800be32:	bf00      	nop
 800be34:	e7fe      	b.n	800be34 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d102      	bne.n	800be42 <xQueueGenericCreateStatic+0x8a>
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d101      	bne.n	800be46 <xQueueGenericCreateStatic+0x8e>
 800be42:	2301      	movs	r3, #1
 800be44:	e000      	b.n	800be48 <xQueueGenericCreateStatic+0x90>
 800be46:	2300      	movs	r3, #0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d10c      	bne.n	800be66 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800be4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be50:	b672      	cpsid	i
 800be52:	f383 8811 	msr	BASEPRI, r3
 800be56:	f3bf 8f6f 	isb	sy
 800be5a:	f3bf 8f4f 	dsb	sy
 800be5e:	b662      	cpsie	i
 800be60:	61fb      	str	r3, [r7, #28]
}
 800be62:	bf00      	nop
 800be64:	e7fe      	b.n	800be64 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800be66:	2348      	movs	r3, #72	; 0x48
 800be68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	2b48      	cmp	r3, #72	; 0x48
 800be6e:	d00c      	beq.n	800be8a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800be70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be74:	b672      	cpsid	i
 800be76:	f383 8811 	msr	BASEPRI, r3
 800be7a:	f3bf 8f6f 	isb	sy
 800be7e:	f3bf 8f4f 	dsb	sy
 800be82:	b662      	cpsie	i
 800be84:	61bb      	str	r3, [r7, #24]
}
 800be86:	bf00      	nop
 800be88:	e7fe      	b.n	800be88 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800be8a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800be90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be92:	2b00      	cmp	r3, #0
 800be94:	d00d      	beq.n	800beb2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800be96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be98:	2201      	movs	r2, #1
 800be9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800be9e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bea4:	9300      	str	r3, [sp, #0]
 800bea6:	4613      	mov	r3, r2
 800bea8:	687a      	ldr	r2, [r7, #4]
 800beaa:	68b9      	ldr	r1, [r7, #8]
 800beac:	68f8      	ldr	r0, [r7, #12]
 800beae:	f000 f847 	bl	800bf40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800beb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3730      	adds	r7, #48	; 0x30
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}

0800bebc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b08a      	sub	sp, #40	; 0x28
 800bec0:	af02      	add	r7, sp, #8
 800bec2:	60f8      	str	r0, [r7, #12]
 800bec4:	60b9      	str	r1, [r7, #8]
 800bec6:	4613      	mov	r3, r2
 800bec8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d10c      	bne.n	800beea <xQueueGenericCreate+0x2e>
	__asm volatile
 800bed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bed4:	b672      	cpsid	i
 800bed6:	f383 8811 	msr	BASEPRI, r3
 800beda:	f3bf 8f6f 	isb	sy
 800bede:	f3bf 8f4f 	dsb	sy
 800bee2:	b662      	cpsie	i
 800bee4:	613b      	str	r3, [r7, #16]
}
 800bee6:	bf00      	nop
 800bee8:	e7fe      	b.n	800bee8 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d102      	bne.n	800bef6 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800bef0:	2300      	movs	r3, #0
 800bef2:	61fb      	str	r3, [r7, #28]
 800bef4:	e004      	b.n	800bf00 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	68ba      	ldr	r2, [r7, #8]
 800befa:	fb02 f303 	mul.w	r3, r2, r3
 800befe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bf00:	69fb      	ldr	r3, [r7, #28]
 800bf02:	3348      	adds	r3, #72	; 0x48
 800bf04:	4618      	mov	r0, r3
 800bf06:	f002 fce5 	bl	800e8d4 <pvPortMalloc>
 800bf0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bf0c:	69bb      	ldr	r3, [r7, #24]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d011      	beq.n	800bf36 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bf12:	69bb      	ldr	r3, [r7, #24]
 800bf14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bf16:	697b      	ldr	r3, [r7, #20]
 800bf18:	3348      	adds	r3, #72	; 0x48
 800bf1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bf1c:	69bb      	ldr	r3, [r7, #24]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bf24:	79fa      	ldrb	r2, [r7, #7]
 800bf26:	69bb      	ldr	r3, [r7, #24]
 800bf28:	9300      	str	r3, [sp, #0]
 800bf2a:	4613      	mov	r3, r2
 800bf2c:	697a      	ldr	r2, [r7, #20]
 800bf2e:	68b9      	ldr	r1, [r7, #8]
 800bf30:	68f8      	ldr	r0, [r7, #12]
 800bf32:	f000 f805 	bl	800bf40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bf36:	69bb      	ldr	r3, [r7, #24]
	}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3720      	adds	r7, #32
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}

0800bf40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b084      	sub	sp, #16
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	60f8      	str	r0, [r7, #12]
 800bf48:	60b9      	str	r1, [r7, #8]
 800bf4a:	607a      	str	r2, [r7, #4]
 800bf4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d103      	bne.n	800bf5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bf54:	69bb      	ldr	r3, [r7, #24]
 800bf56:	69ba      	ldr	r2, [r7, #24]
 800bf58:	601a      	str	r2, [r3, #0]
 800bf5a:	e002      	b.n	800bf62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bf5c:	69bb      	ldr	r3, [r7, #24]
 800bf5e:	687a      	ldr	r2, [r7, #4]
 800bf60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bf62:	69bb      	ldr	r3, [r7, #24]
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bf68:	69bb      	ldr	r3, [r7, #24]
 800bf6a:	68ba      	ldr	r2, [r7, #8]
 800bf6c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bf6e:	2101      	movs	r1, #1
 800bf70:	69b8      	ldr	r0, [r7, #24]
 800bf72:	f7ff feb7 	bl	800bce4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bf76:	bf00      	nop
 800bf78:	3710      	adds	r7, #16
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}

0800bf7e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bf7e:	b580      	push	{r7, lr}
 800bf80:	b082      	sub	sp, #8
 800bf82:	af00      	add	r7, sp, #0
 800bf84:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d00e      	beq.n	800bfaa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	2200      	movs	r2, #0
 800bf96:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	2100      	movs	r1, #0
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f000 f837 	bl	800c018 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bfaa:	bf00      	nop
 800bfac:	3708      	adds	r7, #8
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}

0800bfb2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bfb2:	b580      	push	{r7, lr}
 800bfb4:	b086      	sub	sp, #24
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	4603      	mov	r3, r0
 800bfba:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	617b      	str	r3, [r7, #20]
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bfc4:	79fb      	ldrb	r3, [r7, #7]
 800bfc6:	461a      	mov	r2, r3
 800bfc8:	6939      	ldr	r1, [r7, #16]
 800bfca:	6978      	ldr	r0, [r7, #20]
 800bfcc:	f7ff ff76 	bl	800bebc <xQueueGenericCreate>
 800bfd0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bfd2:	68f8      	ldr	r0, [r7, #12]
 800bfd4:	f7ff ffd3 	bl	800bf7e <prvInitialiseMutex>

		return xNewQueue;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
	}
 800bfda:	4618      	mov	r0, r3
 800bfdc:	3718      	adds	r7, #24
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}

0800bfe2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bfe2:	b580      	push	{r7, lr}
 800bfe4:	b088      	sub	sp, #32
 800bfe6:	af02      	add	r7, sp, #8
 800bfe8:	4603      	mov	r3, r0
 800bfea:	6039      	str	r1, [r7, #0]
 800bfec:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bfee:	2301      	movs	r3, #1
 800bff0:	617b      	str	r3, [r7, #20]
 800bff2:	2300      	movs	r3, #0
 800bff4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bff6:	79fb      	ldrb	r3, [r7, #7]
 800bff8:	9300      	str	r3, [sp, #0]
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	2200      	movs	r2, #0
 800bffe:	6939      	ldr	r1, [r7, #16]
 800c000:	6978      	ldr	r0, [r7, #20]
 800c002:	f7ff fed9 	bl	800bdb8 <xQueueGenericCreateStatic>
 800c006:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c008:	68f8      	ldr	r0, [r7, #12]
 800c00a:	f7ff ffb8 	bl	800bf7e <prvInitialiseMutex>

		return xNewQueue;
 800c00e:	68fb      	ldr	r3, [r7, #12]
	}
 800c010:	4618      	mov	r0, r3
 800c012:	3718      	adds	r7, #24
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}

0800c018 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b08e      	sub	sp, #56	; 0x38
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	60f8      	str	r0, [r7, #12]
 800c020:	60b9      	str	r1, [r7, #8]
 800c022:	607a      	str	r2, [r7, #4]
 800c024:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c026:	2300      	movs	r3, #0
 800c028:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c030:	2b00      	cmp	r3, #0
 800c032:	d10c      	bne.n	800c04e <xQueueGenericSend+0x36>
	__asm volatile
 800c034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c038:	b672      	cpsid	i
 800c03a:	f383 8811 	msr	BASEPRI, r3
 800c03e:	f3bf 8f6f 	isb	sy
 800c042:	f3bf 8f4f 	dsb	sy
 800c046:	b662      	cpsie	i
 800c048:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c04a:	bf00      	nop
 800c04c:	e7fe      	b.n	800c04c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d103      	bne.n	800c05c <xQueueGenericSend+0x44>
 800c054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d101      	bne.n	800c060 <xQueueGenericSend+0x48>
 800c05c:	2301      	movs	r3, #1
 800c05e:	e000      	b.n	800c062 <xQueueGenericSend+0x4a>
 800c060:	2300      	movs	r3, #0
 800c062:	2b00      	cmp	r3, #0
 800c064:	d10c      	bne.n	800c080 <xQueueGenericSend+0x68>
	__asm volatile
 800c066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c06a:	b672      	cpsid	i
 800c06c:	f383 8811 	msr	BASEPRI, r3
 800c070:	f3bf 8f6f 	isb	sy
 800c074:	f3bf 8f4f 	dsb	sy
 800c078:	b662      	cpsie	i
 800c07a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c07c:	bf00      	nop
 800c07e:	e7fe      	b.n	800c07e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c080:	683b      	ldr	r3, [r7, #0]
 800c082:	2b02      	cmp	r3, #2
 800c084:	d103      	bne.n	800c08e <xQueueGenericSend+0x76>
 800c086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c08a:	2b01      	cmp	r3, #1
 800c08c:	d101      	bne.n	800c092 <xQueueGenericSend+0x7a>
 800c08e:	2301      	movs	r3, #1
 800c090:	e000      	b.n	800c094 <xQueueGenericSend+0x7c>
 800c092:	2300      	movs	r3, #0
 800c094:	2b00      	cmp	r3, #0
 800c096:	d10c      	bne.n	800c0b2 <xQueueGenericSend+0x9a>
	__asm volatile
 800c098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c09c:	b672      	cpsid	i
 800c09e:	f383 8811 	msr	BASEPRI, r3
 800c0a2:	f3bf 8f6f 	isb	sy
 800c0a6:	f3bf 8f4f 	dsb	sy
 800c0aa:	b662      	cpsie	i
 800c0ac:	623b      	str	r3, [r7, #32]
}
 800c0ae:	bf00      	nop
 800c0b0:	e7fe      	b.n	800c0b0 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c0b2:	f001 fbbb 	bl	800d82c <xTaskGetSchedulerState>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d102      	bne.n	800c0c2 <xQueueGenericSend+0xaa>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d101      	bne.n	800c0c6 <xQueueGenericSend+0xae>
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	e000      	b.n	800c0c8 <xQueueGenericSend+0xb0>
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d10c      	bne.n	800c0e6 <xQueueGenericSend+0xce>
	__asm volatile
 800c0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0d0:	b672      	cpsid	i
 800c0d2:	f383 8811 	msr	BASEPRI, r3
 800c0d6:	f3bf 8f6f 	isb	sy
 800c0da:	f3bf 8f4f 	dsb	sy
 800c0de:	b662      	cpsie	i
 800c0e0:	61fb      	str	r3, [r7, #28]
}
 800c0e2:	bf00      	nop
 800c0e4:	e7fe      	b.n	800c0e4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c0e6:	f002 fac9 	bl	800e67c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c0ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0f2:	429a      	cmp	r2, r3
 800c0f4:	d302      	bcc.n	800c0fc <xQueueGenericSend+0xe4>
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	2b02      	cmp	r3, #2
 800c0fa:	d129      	bne.n	800c150 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c0fc:	683a      	ldr	r2, [r7, #0]
 800c0fe:	68b9      	ldr	r1, [r7, #8]
 800c100:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c102:	f000 fb41 	bl	800c788 <prvCopyDataToQueue>
 800c106:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c10a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d010      	beq.n	800c132 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c112:	3324      	adds	r3, #36	; 0x24
 800c114:	4618      	mov	r0, r3
 800c116:	f001 f9c1 	bl	800d49c <xTaskRemoveFromEventList>
 800c11a:	4603      	mov	r3, r0
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d013      	beq.n	800c148 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c120:	4b3f      	ldr	r3, [pc, #252]	; (800c220 <xQueueGenericSend+0x208>)
 800c122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c126:	601a      	str	r2, [r3, #0]
 800c128:	f3bf 8f4f 	dsb	sy
 800c12c:	f3bf 8f6f 	isb	sy
 800c130:	e00a      	b.n	800c148 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c134:	2b00      	cmp	r3, #0
 800c136:	d007      	beq.n	800c148 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c138:	4b39      	ldr	r3, [pc, #228]	; (800c220 <xQueueGenericSend+0x208>)
 800c13a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c13e:	601a      	str	r2, [r3, #0]
 800c140:	f3bf 8f4f 	dsb	sy
 800c144:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c148:	f002 facc 	bl	800e6e4 <vPortExitCritical>
				return pdPASS;
 800c14c:	2301      	movs	r3, #1
 800c14e:	e063      	b.n	800c218 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d103      	bne.n	800c15e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c156:	f002 fac5 	bl	800e6e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c15a:	2300      	movs	r3, #0
 800c15c:	e05c      	b.n	800c218 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c15e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c160:	2b00      	cmp	r3, #0
 800c162:	d106      	bne.n	800c172 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c164:	f107 0314 	add.w	r3, r7, #20
 800c168:	4618      	mov	r0, r3
 800c16a:	f001 f9fb 	bl	800d564 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c16e:	2301      	movs	r3, #1
 800c170:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c172:	f002 fab7 	bl	800e6e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c176:	f000 ff63 	bl	800d040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c17a:	f002 fa7f 	bl	800e67c <vPortEnterCritical>
 800c17e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c180:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c184:	b25b      	sxtb	r3, r3
 800c186:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c18a:	d103      	bne.n	800c194 <xQueueGenericSend+0x17c>
 800c18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c18e:	2200      	movs	r2, #0
 800c190:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c196:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c19a:	b25b      	sxtb	r3, r3
 800c19c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1a0:	d103      	bne.n	800c1aa <xQueueGenericSend+0x192>
 800c1a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c1aa:	f002 fa9b 	bl	800e6e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c1ae:	1d3a      	adds	r2, r7, #4
 800c1b0:	f107 0314 	add.w	r3, r7, #20
 800c1b4:	4611      	mov	r1, r2
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f001 f9ea 	bl	800d590 <xTaskCheckForTimeOut>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d124      	bne.n	800c20c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c1c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c1c4:	f000 fbd8 	bl	800c978 <prvIsQueueFull>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d018      	beq.n	800c200 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d0:	3310      	adds	r3, #16
 800c1d2:	687a      	ldr	r2, [r7, #4]
 800c1d4:	4611      	mov	r1, r2
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f001 f90c 	bl	800d3f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c1dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c1de:	f000 fb63 	bl	800c8a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c1e2:	f000 ff3b 	bl	800d05c <xTaskResumeAll>
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	f47f af7c 	bne.w	800c0e6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800c1ee:	4b0c      	ldr	r3, [pc, #48]	; (800c220 <xQueueGenericSend+0x208>)
 800c1f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1f4:	601a      	str	r2, [r3, #0]
 800c1f6:	f3bf 8f4f 	dsb	sy
 800c1fa:	f3bf 8f6f 	isb	sy
 800c1fe:	e772      	b.n	800c0e6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c200:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c202:	f000 fb51 	bl	800c8a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c206:	f000 ff29 	bl	800d05c <xTaskResumeAll>
 800c20a:	e76c      	b.n	800c0e6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c20c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c20e:	f000 fb4b 	bl	800c8a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c212:	f000 ff23 	bl	800d05c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c216:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3738      	adds	r7, #56	; 0x38
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}
 800c220:	e000ed04 	.word	0xe000ed04

0800c224 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b08e      	sub	sp, #56	; 0x38
 800c228:	af00      	add	r7, sp, #0
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	607a      	str	r2, [r7, #4]
 800c230:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d10c      	bne.n	800c256 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800c23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c240:	b672      	cpsid	i
 800c242:	f383 8811 	msr	BASEPRI, r3
 800c246:	f3bf 8f6f 	isb	sy
 800c24a:	f3bf 8f4f 	dsb	sy
 800c24e:	b662      	cpsie	i
 800c250:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c252:	bf00      	nop
 800c254:	e7fe      	b.n	800c254 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c256:	68bb      	ldr	r3, [r7, #8]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d103      	bne.n	800c264 <xQueueGenericSendFromISR+0x40>
 800c25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c25e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c260:	2b00      	cmp	r3, #0
 800c262:	d101      	bne.n	800c268 <xQueueGenericSendFromISR+0x44>
 800c264:	2301      	movs	r3, #1
 800c266:	e000      	b.n	800c26a <xQueueGenericSendFromISR+0x46>
 800c268:	2300      	movs	r3, #0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d10c      	bne.n	800c288 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800c26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c272:	b672      	cpsid	i
 800c274:	f383 8811 	msr	BASEPRI, r3
 800c278:	f3bf 8f6f 	isb	sy
 800c27c:	f3bf 8f4f 	dsb	sy
 800c280:	b662      	cpsie	i
 800c282:	623b      	str	r3, [r7, #32]
}
 800c284:	bf00      	nop
 800c286:	e7fe      	b.n	800c286 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	2b02      	cmp	r3, #2
 800c28c:	d103      	bne.n	800c296 <xQueueGenericSendFromISR+0x72>
 800c28e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c292:	2b01      	cmp	r3, #1
 800c294:	d101      	bne.n	800c29a <xQueueGenericSendFromISR+0x76>
 800c296:	2301      	movs	r3, #1
 800c298:	e000      	b.n	800c29c <xQueueGenericSendFromISR+0x78>
 800c29a:	2300      	movs	r3, #0
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d10c      	bne.n	800c2ba <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800c2a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2a4:	b672      	cpsid	i
 800c2a6:	f383 8811 	msr	BASEPRI, r3
 800c2aa:	f3bf 8f6f 	isb	sy
 800c2ae:	f3bf 8f4f 	dsb	sy
 800c2b2:	b662      	cpsie	i
 800c2b4:	61fb      	str	r3, [r7, #28]
}
 800c2b6:	bf00      	nop
 800c2b8:	e7fe      	b.n	800c2b8 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c2ba:	f002 fac7 	bl	800e84c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c2be:	f3ef 8211 	mrs	r2, BASEPRI
 800c2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c6:	b672      	cpsid	i
 800c2c8:	f383 8811 	msr	BASEPRI, r3
 800c2cc:	f3bf 8f6f 	isb	sy
 800c2d0:	f3bf 8f4f 	dsb	sy
 800c2d4:	b662      	cpsie	i
 800c2d6:	61ba      	str	r2, [r7, #24]
 800c2d8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c2da:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c2dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c2de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d302      	bcc.n	800c2f0 <xQueueGenericSendFromISR+0xcc>
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	2b02      	cmp	r3, #2
 800c2ee:	d12c      	bne.n	800c34a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c2f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c2f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c2fa:	683a      	ldr	r2, [r7, #0]
 800c2fc:	68b9      	ldr	r1, [r7, #8]
 800c2fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c300:	f000 fa42 	bl	800c788 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c304:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c308:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c30c:	d112      	bne.n	800c334 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c312:	2b00      	cmp	r3, #0
 800c314:	d016      	beq.n	800c344 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c318:	3324      	adds	r3, #36	; 0x24
 800c31a:	4618      	mov	r0, r3
 800c31c:	f001 f8be 	bl	800d49c <xTaskRemoveFromEventList>
 800c320:	4603      	mov	r3, r0
 800c322:	2b00      	cmp	r3, #0
 800c324:	d00e      	beq.n	800c344 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d00b      	beq.n	800c344 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2201      	movs	r2, #1
 800c330:	601a      	str	r2, [r3, #0]
 800c332:	e007      	b.n	800c344 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c334:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c338:	3301      	adds	r3, #1
 800c33a:	b2db      	uxtb	r3, r3
 800c33c:	b25a      	sxtb	r2, r3
 800c33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c344:	2301      	movs	r3, #1
 800c346:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800c348:	e001      	b.n	800c34e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c34a:	2300      	movs	r3, #0
 800c34c:	637b      	str	r3, [r7, #52]	; 0x34
 800c34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c350:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c352:	693b      	ldr	r3, [r7, #16]
 800c354:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c358:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c35a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3738      	adds	r7, #56	; 0x38
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}

0800c364 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b08c      	sub	sp, #48	; 0x30
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c370:	2300      	movs	r3, #0
 800c372:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d10c      	bne.n	800c398 <xQueueReceive+0x34>
	__asm volatile
 800c37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c382:	b672      	cpsid	i
 800c384:	f383 8811 	msr	BASEPRI, r3
 800c388:	f3bf 8f6f 	isb	sy
 800c38c:	f3bf 8f4f 	dsb	sy
 800c390:	b662      	cpsie	i
 800c392:	623b      	str	r3, [r7, #32]
}
 800c394:	bf00      	nop
 800c396:	e7fe      	b.n	800c396 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d103      	bne.n	800c3a6 <xQueueReceive+0x42>
 800c39e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d101      	bne.n	800c3aa <xQueueReceive+0x46>
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	e000      	b.n	800c3ac <xQueueReceive+0x48>
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d10c      	bne.n	800c3ca <xQueueReceive+0x66>
	__asm volatile
 800c3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3b4:	b672      	cpsid	i
 800c3b6:	f383 8811 	msr	BASEPRI, r3
 800c3ba:	f3bf 8f6f 	isb	sy
 800c3be:	f3bf 8f4f 	dsb	sy
 800c3c2:	b662      	cpsie	i
 800c3c4:	61fb      	str	r3, [r7, #28]
}
 800c3c6:	bf00      	nop
 800c3c8:	e7fe      	b.n	800c3c8 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c3ca:	f001 fa2f 	bl	800d82c <xTaskGetSchedulerState>
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d102      	bne.n	800c3da <xQueueReceive+0x76>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d101      	bne.n	800c3de <xQueueReceive+0x7a>
 800c3da:	2301      	movs	r3, #1
 800c3dc:	e000      	b.n	800c3e0 <xQueueReceive+0x7c>
 800c3de:	2300      	movs	r3, #0
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d10c      	bne.n	800c3fe <xQueueReceive+0x9a>
	__asm volatile
 800c3e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3e8:	b672      	cpsid	i
 800c3ea:	f383 8811 	msr	BASEPRI, r3
 800c3ee:	f3bf 8f6f 	isb	sy
 800c3f2:	f3bf 8f4f 	dsb	sy
 800c3f6:	b662      	cpsie	i
 800c3f8:	61bb      	str	r3, [r7, #24]
}
 800c3fa:	bf00      	nop
 800c3fc:	e7fe      	b.n	800c3fc <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c3fe:	f002 f93d 	bl	800e67c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c406:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d01f      	beq.n	800c44e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c40e:	68b9      	ldr	r1, [r7, #8]
 800c410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c412:	f000 fa23 	bl	800c85c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c418:	1e5a      	subs	r2, r3, #1
 800c41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c41c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c41e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c420:	691b      	ldr	r3, [r3, #16]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00f      	beq.n	800c446 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c428:	3310      	adds	r3, #16
 800c42a:	4618      	mov	r0, r3
 800c42c:	f001 f836 	bl	800d49c <xTaskRemoveFromEventList>
 800c430:	4603      	mov	r3, r0
 800c432:	2b00      	cmp	r3, #0
 800c434:	d007      	beq.n	800c446 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c436:	4b3d      	ldr	r3, [pc, #244]	; (800c52c <xQueueReceive+0x1c8>)
 800c438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c43c:	601a      	str	r2, [r3, #0]
 800c43e:	f3bf 8f4f 	dsb	sy
 800c442:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c446:	f002 f94d 	bl	800e6e4 <vPortExitCritical>
				return pdPASS;
 800c44a:	2301      	movs	r3, #1
 800c44c:	e069      	b.n	800c522 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d103      	bne.n	800c45c <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c454:	f002 f946 	bl	800e6e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c458:	2300      	movs	r3, #0
 800c45a:	e062      	b.n	800c522 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c45c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d106      	bne.n	800c470 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c462:	f107 0310 	add.w	r3, r7, #16
 800c466:	4618      	mov	r0, r3
 800c468:	f001 f87c 	bl	800d564 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c46c:	2301      	movs	r3, #1
 800c46e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c470:	f002 f938 	bl	800e6e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c474:	f000 fde4 	bl	800d040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c478:	f002 f900 	bl	800e67c <vPortEnterCritical>
 800c47c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c47e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c482:	b25b      	sxtb	r3, r3
 800c484:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c488:	d103      	bne.n	800c492 <xQueueReceive+0x12e>
 800c48a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c48c:	2200      	movs	r2, #0
 800c48e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c494:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c498:	b25b      	sxtb	r3, r3
 800c49a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c49e:	d103      	bne.n	800c4a8 <xQueueReceive+0x144>
 800c4a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c4a8:	f002 f91c 	bl	800e6e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c4ac:	1d3a      	adds	r2, r7, #4
 800c4ae:	f107 0310 	add.w	r3, r7, #16
 800c4b2:	4611      	mov	r1, r2
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f001 f86b 	bl	800d590 <xTaskCheckForTimeOut>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d123      	bne.n	800c508 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c4c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c4c2:	f000 fa43 	bl	800c94c <prvIsQueueEmpty>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d017      	beq.n	800c4fc <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ce:	3324      	adds	r3, #36	; 0x24
 800c4d0:	687a      	ldr	r2, [r7, #4]
 800c4d2:	4611      	mov	r1, r2
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f000 ff8d 	bl	800d3f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c4da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c4dc:	f000 f9e4 	bl	800c8a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c4e0:	f000 fdbc 	bl	800d05c <xTaskResumeAll>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d189      	bne.n	800c3fe <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800c4ea:	4b10      	ldr	r3, [pc, #64]	; (800c52c <xQueueReceive+0x1c8>)
 800c4ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4f0:	601a      	str	r2, [r3, #0]
 800c4f2:	f3bf 8f4f 	dsb	sy
 800c4f6:	f3bf 8f6f 	isb	sy
 800c4fa:	e780      	b.n	800c3fe <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c4fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c4fe:	f000 f9d3 	bl	800c8a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c502:	f000 fdab 	bl	800d05c <xTaskResumeAll>
 800c506:	e77a      	b.n	800c3fe <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c508:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c50a:	f000 f9cd 	bl	800c8a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c50e:	f000 fda5 	bl	800d05c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c512:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c514:	f000 fa1a 	bl	800c94c <prvIsQueueEmpty>
 800c518:	4603      	mov	r3, r0
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	f43f af6f 	beq.w	800c3fe <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c520:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c522:	4618      	mov	r0, r3
 800c524:	3730      	adds	r7, #48	; 0x30
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	e000ed04 	.word	0xe000ed04

0800c530 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b08e      	sub	sp, #56	; 0x38
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c53a:	2300      	movs	r3, #0
 800c53c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c542:	2300      	movs	r3, #0
 800c544:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d10c      	bne.n	800c566 <xQueueSemaphoreTake+0x36>
	__asm volatile
 800c54c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c550:	b672      	cpsid	i
 800c552:	f383 8811 	msr	BASEPRI, r3
 800c556:	f3bf 8f6f 	isb	sy
 800c55a:	f3bf 8f4f 	dsb	sy
 800c55e:	b662      	cpsie	i
 800c560:	623b      	str	r3, [r7, #32]
}
 800c562:	bf00      	nop
 800c564:	e7fe      	b.n	800c564 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d00c      	beq.n	800c588 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800c56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c572:	b672      	cpsid	i
 800c574:	f383 8811 	msr	BASEPRI, r3
 800c578:	f3bf 8f6f 	isb	sy
 800c57c:	f3bf 8f4f 	dsb	sy
 800c580:	b662      	cpsie	i
 800c582:	61fb      	str	r3, [r7, #28]
}
 800c584:	bf00      	nop
 800c586:	e7fe      	b.n	800c586 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c588:	f001 f950 	bl	800d82c <xTaskGetSchedulerState>
 800c58c:	4603      	mov	r3, r0
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d102      	bne.n	800c598 <xQueueSemaphoreTake+0x68>
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d101      	bne.n	800c59c <xQueueSemaphoreTake+0x6c>
 800c598:	2301      	movs	r3, #1
 800c59a:	e000      	b.n	800c59e <xQueueSemaphoreTake+0x6e>
 800c59c:	2300      	movs	r3, #0
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d10c      	bne.n	800c5bc <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800c5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a6:	b672      	cpsid	i
 800c5a8:	f383 8811 	msr	BASEPRI, r3
 800c5ac:	f3bf 8f6f 	isb	sy
 800c5b0:	f3bf 8f4f 	dsb	sy
 800c5b4:	b662      	cpsie	i
 800c5b6:	61bb      	str	r3, [r7, #24]
}
 800c5b8:	bf00      	nop
 800c5ba:	e7fe      	b.n	800c5ba <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c5bc:	f002 f85e 	bl	800e67c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c5c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5c4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c5c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d024      	beq.n	800c616 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c5cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ce:	1e5a      	subs	r2, r3, #1
 800c5d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5d2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c5d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d104      	bne.n	800c5e6 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c5dc:	f001 faec 	bl	800dbb8 <pvTaskIncrementMutexHeldCount>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5e4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c5e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5e8:	691b      	ldr	r3, [r3, #16]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d00f      	beq.n	800c60e <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5f0:	3310      	adds	r3, #16
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f000 ff52 	bl	800d49c <xTaskRemoveFromEventList>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d007      	beq.n	800c60e <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c5fe:	4b55      	ldr	r3, [pc, #340]	; (800c754 <xQueueSemaphoreTake+0x224>)
 800c600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c604:	601a      	str	r2, [r3, #0]
 800c606:	f3bf 8f4f 	dsb	sy
 800c60a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c60e:	f002 f869 	bl	800e6e4 <vPortExitCritical>
				return pdPASS;
 800c612:	2301      	movs	r3, #1
 800c614:	e099      	b.n	800c74a <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d113      	bne.n	800c644 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c61c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d00c      	beq.n	800c63c <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800c622:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c626:	b672      	cpsid	i
 800c628:	f383 8811 	msr	BASEPRI, r3
 800c62c:	f3bf 8f6f 	isb	sy
 800c630:	f3bf 8f4f 	dsb	sy
 800c634:	b662      	cpsie	i
 800c636:	617b      	str	r3, [r7, #20]
}
 800c638:	bf00      	nop
 800c63a:	e7fe      	b.n	800c63a <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c63c:	f002 f852 	bl	800e6e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c640:	2300      	movs	r3, #0
 800c642:	e082      	b.n	800c74a <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c646:	2b00      	cmp	r3, #0
 800c648:	d106      	bne.n	800c658 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c64a:	f107 030c 	add.w	r3, r7, #12
 800c64e:	4618      	mov	r0, r3
 800c650:	f000 ff88 	bl	800d564 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c654:	2301      	movs	r3, #1
 800c656:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c658:	f002 f844 	bl	800e6e4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c65c:	f000 fcf0 	bl	800d040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c660:	f002 f80c 	bl	800e67c <vPortEnterCritical>
 800c664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c666:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c66a:	b25b      	sxtb	r3, r3
 800c66c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c670:	d103      	bne.n	800c67a <xQueueSemaphoreTake+0x14a>
 800c672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c674:	2200      	movs	r2, #0
 800c676:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c67a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c67c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c680:	b25b      	sxtb	r3, r3
 800c682:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c686:	d103      	bne.n	800c690 <xQueueSemaphoreTake+0x160>
 800c688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c68a:	2200      	movs	r2, #0
 800c68c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c690:	f002 f828 	bl	800e6e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c694:	463a      	mov	r2, r7
 800c696:	f107 030c 	add.w	r3, r7, #12
 800c69a:	4611      	mov	r1, r2
 800c69c:	4618      	mov	r0, r3
 800c69e:	f000 ff77 	bl	800d590 <xTaskCheckForTimeOut>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d132      	bne.n	800c70e <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c6a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6aa:	f000 f94f 	bl	800c94c <prvIsQueueEmpty>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d026      	beq.n	800c702 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c6b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d109      	bne.n	800c6d0 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800c6bc:	f001 ffde 	bl	800e67c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c6c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6c2:	689b      	ldr	r3, [r3, #8]
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	f001 f8cf 	bl	800d868 <xTaskPriorityInherit>
 800c6ca:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c6cc:	f002 f80a 	bl	800e6e4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c6d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6d2:	3324      	adds	r3, #36	; 0x24
 800c6d4:	683a      	ldr	r2, [r7, #0]
 800c6d6:	4611      	mov	r1, r2
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f000 fe8b 	bl	800d3f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c6de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6e0:	f000 f8e2 	bl	800c8a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c6e4:	f000 fcba 	bl	800d05c <xTaskResumeAll>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	f47f af66 	bne.w	800c5bc <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800c6f0:	4b18      	ldr	r3, [pc, #96]	; (800c754 <xQueueSemaphoreTake+0x224>)
 800c6f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6f6:	601a      	str	r2, [r3, #0]
 800c6f8:	f3bf 8f4f 	dsb	sy
 800c6fc:	f3bf 8f6f 	isb	sy
 800c700:	e75c      	b.n	800c5bc <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c702:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c704:	f000 f8d0 	bl	800c8a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c708:	f000 fca8 	bl	800d05c <xTaskResumeAll>
 800c70c:	e756      	b.n	800c5bc <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c70e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c710:	f000 f8ca 	bl	800c8a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c714:	f000 fca2 	bl	800d05c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c718:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c71a:	f000 f917 	bl	800c94c <prvIsQueueEmpty>
 800c71e:	4603      	mov	r3, r0
 800c720:	2b00      	cmp	r3, #0
 800c722:	f43f af4b 	beq.w	800c5bc <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d00d      	beq.n	800c748 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800c72c:	f001 ffa6 	bl	800e67c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c730:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c732:	f000 f811 	bl	800c758 <prvGetDisinheritPriorityAfterTimeout>
 800c736:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c73a:	689b      	ldr	r3, [r3, #8]
 800c73c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c73e:	4618      	mov	r0, r3
 800c740:	f001 f99c 	bl	800da7c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c744:	f001 ffce 	bl	800e6e4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c748:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	3738      	adds	r7, #56	; 0x38
 800c74e:	46bd      	mov	sp, r7
 800c750:	bd80      	pop	{r7, pc}
 800c752:	bf00      	nop
 800c754:	e000ed04 	.word	0xe000ed04

0800c758 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c758:	b480      	push	{r7}
 800c75a:	b085      	sub	sp, #20
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c764:	2b00      	cmp	r3, #0
 800c766:	d006      	beq.n	800c776 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f1c3 0307 	rsb	r3, r3, #7
 800c772:	60fb      	str	r3, [r7, #12]
 800c774:	e001      	b.n	800c77a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c776:	2300      	movs	r3, #0
 800c778:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c77a:	68fb      	ldr	r3, [r7, #12]
	}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3714      	adds	r7, #20
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b086      	sub	sp, #24
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	60f8      	str	r0, [r7, #12]
 800c790:	60b9      	str	r1, [r7, #8]
 800c792:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c794:	2300      	movs	r3, #0
 800c796:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c79c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d10d      	bne.n	800c7c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d14d      	bne.n	800c84a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	689b      	ldr	r3, [r3, #8]
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f001 f8d8 	bl	800d968 <xTaskPriorityDisinherit>
 800c7b8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2200      	movs	r2, #0
 800c7be:	609a      	str	r2, [r3, #8]
 800c7c0:	e043      	b.n	800c84a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d119      	bne.n	800c7fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	6858      	ldr	r0, [r3, #4]
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7d0:	461a      	mov	r2, r3
 800c7d2:	68b9      	ldr	r1, [r7, #8]
 800c7d4:	f002 fa8e 	bl	800ecf4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	685a      	ldr	r2, [r3, #4]
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7e0:	441a      	add	r2, r3
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	685a      	ldr	r2, [r3, #4]
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	689b      	ldr	r3, [r3, #8]
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d32b      	bcc.n	800c84a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681a      	ldr	r2, [r3, #0]
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	605a      	str	r2, [r3, #4]
 800c7fa:	e026      	b.n	800c84a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	68d8      	ldr	r0, [r3, #12]
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c804:	461a      	mov	r2, r3
 800c806:	68b9      	ldr	r1, [r7, #8]
 800c808:	f002 fa74 	bl	800ecf4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	68da      	ldr	r2, [r3, #12]
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c814:	425b      	negs	r3, r3
 800c816:	441a      	add	r2, r3
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	68da      	ldr	r2, [r3, #12]
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	429a      	cmp	r2, r3
 800c826:	d207      	bcs.n	800c838 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	689a      	ldr	r2, [r3, #8]
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c830:	425b      	negs	r3, r3
 800c832:	441a      	add	r2, r3
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2b02      	cmp	r3, #2
 800c83c:	d105      	bne.n	800c84a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d002      	beq.n	800c84a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	3b01      	subs	r3, #1
 800c848:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c84a:	693b      	ldr	r3, [r7, #16]
 800c84c:	1c5a      	adds	r2, r3, #1
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c852:	697b      	ldr	r3, [r7, #20]
}
 800c854:	4618      	mov	r0, r3
 800c856:	3718      	adds	r7, #24
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b082      	sub	sp, #8
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d018      	beq.n	800c8a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	68da      	ldr	r2, [r3, #12]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c876:	441a      	add	r2, r3
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	68da      	ldr	r2, [r3, #12]
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	689b      	ldr	r3, [r3, #8]
 800c884:	429a      	cmp	r2, r3
 800c886:	d303      	bcc.n	800c890 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681a      	ldr	r2, [r3, #0]
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	68d9      	ldr	r1, [r3, #12]
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c898:	461a      	mov	r2, r3
 800c89a:	6838      	ldr	r0, [r7, #0]
 800c89c:	f002 fa2a 	bl	800ecf4 <memcpy>
	}
}
 800c8a0:	bf00      	nop
 800c8a2:	3708      	adds	r7, #8
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c8b0:	f001 fee4 	bl	800e67c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c8ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8bc:	e011      	b.n	800c8e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d012      	beq.n	800c8ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	3324      	adds	r3, #36	; 0x24
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f000 fde6 	bl	800d49c <xTaskRemoveFromEventList>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d001      	beq.n	800c8da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c8d6:	f000 fec1 	bl	800d65c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c8da:	7bfb      	ldrb	r3, [r7, #15]
 800c8dc:	3b01      	subs	r3, #1
 800c8de:	b2db      	uxtb	r3, r3
 800c8e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	dce9      	bgt.n	800c8be <prvUnlockQueue+0x16>
 800c8ea:	e000      	b.n	800c8ee <prvUnlockQueue+0x46>
					break;
 800c8ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	22ff      	movs	r2, #255	; 0xff
 800c8f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c8f6:	f001 fef5 	bl	800e6e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c8fa:	f001 febf 	bl	800e67c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c904:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c906:	e011      	b.n	800c92c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	691b      	ldr	r3, [r3, #16]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d012      	beq.n	800c936 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	3310      	adds	r3, #16
 800c914:	4618      	mov	r0, r3
 800c916:	f000 fdc1 	bl	800d49c <xTaskRemoveFromEventList>
 800c91a:	4603      	mov	r3, r0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d001      	beq.n	800c924 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c920:	f000 fe9c 	bl	800d65c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c924:	7bbb      	ldrb	r3, [r7, #14]
 800c926:	3b01      	subs	r3, #1
 800c928:	b2db      	uxtb	r3, r3
 800c92a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c92c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c930:	2b00      	cmp	r3, #0
 800c932:	dce9      	bgt.n	800c908 <prvUnlockQueue+0x60>
 800c934:	e000      	b.n	800c938 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c936:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	22ff      	movs	r2, #255	; 0xff
 800c93c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c940:	f001 fed0 	bl	800e6e4 <vPortExitCritical>
}
 800c944:	bf00      	nop
 800c946:	3710      	adds	r7, #16
 800c948:	46bd      	mov	sp, r7
 800c94a:	bd80      	pop	{r7, pc}

0800c94c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b084      	sub	sp, #16
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c954:	f001 fe92 	bl	800e67c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d102      	bne.n	800c966 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c960:	2301      	movs	r3, #1
 800c962:	60fb      	str	r3, [r7, #12]
 800c964:	e001      	b.n	800c96a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c966:	2300      	movs	r3, #0
 800c968:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c96a:	f001 febb 	bl	800e6e4 <vPortExitCritical>

	return xReturn;
 800c96e:	68fb      	ldr	r3, [r7, #12]
}
 800c970:	4618      	mov	r0, r3
 800c972:	3710      	adds	r7, #16
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}

0800c978 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b084      	sub	sp, #16
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c980:	f001 fe7c 	bl	800e67c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d102      	bne.n	800c996 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c990:	2301      	movs	r3, #1
 800c992:	60fb      	str	r3, [r7, #12]
 800c994:	e001      	b.n	800c99a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c996:	2300      	movs	r3, #0
 800c998:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c99a:	f001 fea3 	bl	800e6e4 <vPortExitCritical>

	return xReturn;
 800c99e:	68fb      	ldr	r3, [r7, #12]
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	3710      	adds	r7, #16
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}

0800c9a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c9a8:	b480      	push	{r7}
 800c9aa:	b085      	sub	sp, #20
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
 800c9b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	60fb      	str	r3, [r7, #12]
 800c9b6:	e014      	b.n	800c9e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c9b8:	4a0f      	ldr	r2, [pc, #60]	; (800c9f8 <vQueueAddToRegistry+0x50>)
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d10b      	bne.n	800c9dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c9c4:	490c      	ldr	r1, [pc, #48]	; (800c9f8 <vQueueAddToRegistry+0x50>)
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	683a      	ldr	r2, [r7, #0]
 800c9ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c9ce:	4a0a      	ldr	r2, [pc, #40]	; (800c9f8 <vQueueAddToRegistry+0x50>)
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	00db      	lsls	r3, r3, #3
 800c9d4:	4413      	add	r3, r2
 800c9d6:	687a      	ldr	r2, [r7, #4]
 800c9d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c9da:	e006      	b.n	800c9ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	3301      	adds	r3, #1
 800c9e0:	60fb      	str	r3, [r7, #12]
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	2b07      	cmp	r3, #7
 800c9e6:	d9e7      	bls.n	800c9b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c9e8:	bf00      	nop
 800c9ea:	bf00      	nop
 800c9ec:	3714      	adds	r7, #20
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f4:	4770      	bx	lr
 800c9f6:	bf00      	nop
 800c9f8:	20008c38 	.word	0x20008c38

0800c9fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b086      	sub	sp, #24
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	60f8      	str	r0, [r7, #12]
 800ca04:	60b9      	str	r1, [r7, #8]
 800ca06:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ca0c:	f001 fe36 	bl	800e67c <vPortEnterCritical>
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ca16:	b25b      	sxtb	r3, r3
 800ca18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca1c:	d103      	bne.n	800ca26 <vQueueWaitForMessageRestricted+0x2a>
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	2200      	movs	r2, #0
 800ca22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ca2c:	b25b      	sxtb	r3, r3
 800ca2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca32:	d103      	bne.n	800ca3c <vQueueWaitForMessageRestricted+0x40>
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	2200      	movs	r2, #0
 800ca38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ca3c:	f001 fe52 	bl	800e6e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d106      	bne.n	800ca56 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	3324      	adds	r3, #36	; 0x24
 800ca4c:	687a      	ldr	r2, [r7, #4]
 800ca4e:	68b9      	ldr	r1, [r7, #8]
 800ca50:	4618      	mov	r0, r3
 800ca52:	f000 fcf5 	bl	800d440 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ca56:	6978      	ldr	r0, [r7, #20]
 800ca58:	f7ff ff26 	bl	800c8a8 <prvUnlockQueue>
	}
 800ca5c:	bf00      	nop
 800ca5e:	3718      	adds	r7, #24
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}

0800ca64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b08e      	sub	sp, #56	; 0x38
 800ca68:	af04      	add	r7, sp, #16
 800ca6a:	60f8      	str	r0, [r7, #12]
 800ca6c:	60b9      	str	r1, [r7, #8]
 800ca6e:	607a      	str	r2, [r7, #4]
 800ca70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ca72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d10c      	bne.n	800ca92 <xTaskCreateStatic+0x2e>
	__asm volatile
 800ca78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca7c:	b672      	cpsid	i
 800ca7e:	f383 8811 	msr	BASEPRI, r3
 800ca82:	f3bf 8f6f 	isb	sy
 800ca86:	f3bf 8f4f 	dsb	sy
 800ca8a:	b662      	cpsie	i
 800ca8c:	623b      	str	r3, [r7, #32]
}
 800ca8e:	bf00      	nop
 800ca90:	e7fe      	b.n	800ca90 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800ca92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d10c      	bne.n	800cab2 <xTaskCreateStatic+0x4e>
	__asm volatile
 800ca98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca9c:	b672      	cpsid	i
 800ca9e:	f383 8811 	msr	BASEPRI, r3
 800caa2:	f3bf 8f6f 	isb	sy
 800caa6:	f3bf 8f4f 	dsb	sy
 800caaa:	b662      	cpsie	i
 800caac:	61fb      	str	r3, [r7, #28]
}
 800caae:	bf00      	nop
 800cab0:	e7fe      	b.n	800cab0 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cab2:	23b4      	movs	r3, #180	; 0xb4
 800cab4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	2bb4      	cmp	r3, #180	; 0xb4
 800caba:	d00c      	beq.n	800cad6 <xTaskCreateStatic+0x72>
	__asm volatile
 800cabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cac0:	b672      	cpsid	i
 800cac2:	f383 8811 	msr	BASEPRI, r3
 800cac6:	f3bf 8f6f 	isb	sy
 800caca:	f3bf 8f4f 	dsb	sy
 800cace:	b662      	cpsie	i
 800cad0:	61bb      	str	r3, [r7, #24]
}
 800cad2:	bf00      	nop
 800cad4:	e7fe      	b.n	800cad4 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cad6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d01e      	beq.n	800cb1c <xTaskCreateStatic+0xb8>
 800cade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d01b      	beq.n	800cb1c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800caec:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800caee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf0:	2202      	movs	r2, #2
 800caf2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800caf6:	2300      	movs	r3, #0
 800caf8:	9303      	str	r3, [sp, #12]
 800cafa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cafc:	9302      	str	r3, [sp, #8]
 800cafe:	f107 0314 	add.w	r3, r7, #20
 800cb02:	9301      	str	r3, [sp, #4]
 800cb04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb06:	9300      	str	r3, [sp, #0]
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	687a      	ldr	r2, [r7, #4]
 800cb0c:	68b9      	ldr	r1, [r7, #8]
 800cb0e:	68f8      	ldr	r0, [r7, #12]
 800cb10:	f000 f850 	bl	800cbb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cb16:	f000 f8ed 	bl	800ccf4 <prvAddNewTaskToReadyList>
 800cb1a:	e001      	b.n	800cb20 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cb20:	697b      	ldr	r3, [r7, #20]
	}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3728      	adds	r7, #40	; 0x28
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}

0800cb2a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cb2a:	b580      	push	{r7, lr}
 800cb2c:	b08c      	sub	sp, #48	; 0x30
 800cb2e:	af04      	add	r7, sp, #16
 800cb30:	60f8      	str	r0, [r7, #12]
 800cb32:	60b9      	str	r1, [r7, #8]
 800cb34:	603b      	str	r3, [r7, #0]
 800cb36:	4613      	mov	r3, r2
 800cb38:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cb3a:	88fb      	ldrh	r3, [r7, #6]
 800cb3c:	009b      	lsls	r3, r3, #2
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f001 fec8 	bl	800e8d4 <pvPortMalloc>
 800cb44:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cb46:	697b      	ldr	r3, [r7, #20]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d00e      	beq.n	800cb6a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cb4c:	20b4      	movs	r0, #180	; 0xb4
 800cb4e:	f001 fec1 	bl	800e8d4 <pvPortMalloc>
 800cb52:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cb54:	69fb      	ldr	r3, [r7, #28]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d003      	beq.n	800cb62 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cb5a:	69fb      	ldr	r3, [r7, #28]
 800cb5c:	697a      	ldr	r2, [r7, #20]
 800cb5e:	631a      	str	r2, [r3, #48]	; 0x30
 800cb60:	e005      	b.n	800cb6e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cb62:	6978      	ldr	r0, [r7, #20]
 800cb64:	f001 ff80 	bl	800ea68 <vPortFree>
 800cb68:	e001      	b.n	800cb6e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cb6e:	69fb      	ldr	r3, [r7, #28]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d017      	beq.n	800cba4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cb74:	69fb      	ldr	r3, [r7, #28]
 800cb76:	2200      	movs	r2, #0
 800cb78:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cb7c:	88fa      	ldrh	r2, [r7, #6]
 800cb7e:	2300      	movs	r3, #0
 800cb80:	9303      	str	r3, [sp, #12]
 800cb82:	69fb      	ldr	r3, [r7, #28]
 800cb84:	9302      	str	r3, [sp, #8]
 800cb86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb88:	9301      	str	r3, [sp, #4]
 800cb8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb8c:	9300      	str	r3, [sp, #0]
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	68b9      	ldr	r1, [r7, #8]
 800cb92:	68f8      	ldr	r0, [r7, #12]
 800cb94:	f000 f80e 	bl	800cbb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb98:	69f8      	ldr	r0, [r7, #28]
 800cb9a:	f000 f8ab 	bl	800ccf4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cb9e:	2301      	movs	r3, #1
 800cba0:	61bb      	str	r3, [r7, #24]
 800cba2:	e002      	b.n	800cbaa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cba4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cba8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cbaa:	69bb      	ldr	r3, [r7, #24]
	}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3720      	adds	r7, #32
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b088      	sub	sp, #32
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	60f8      	str	r0, [r7, #12]
 800cbbc:	60b9      	str	r1, [r7, #8]
 800cbbe:	607a      	str	r2, [r7, #4]
 800cbc0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cbc6:	6879      	ldr	r1, [r7, #4]
 800cbc8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800cbcc:	440b      	add	r3, r1
 800cbce:	009b      	lsls	r3, r3, #2
 800cbd0:	4413      	add	r3, r2
 800cbd2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cbd4:	69bb      	ldr	r3, [r7, #24]
 800cbd6:	f023 0307 	bic.w	r3, r3, #7
 800cbda:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cbdc:	69bb      	ldr	r3, [r7, #24]
 800cbde:	f003 0307 	and.w	r3, r3, #7
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d00c      	beq.n	800cc00 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800cbe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbea:	b672      	cpsid	i
 800cbec:	f383 8811 	msr	BASEPRI, r3
 800cbf0:	f3bf 8f6f 	isb	sy
 800cbf4:	f3bf 8f4f 	dsb	sy
 800cbf8:	b662      	cpsie	i
 800cbfa:	617b      	str	r3, [r7, #20]
}
 800cbfc:	bf00      	nop
 800cbfe:	e7fe      	b.n	800cbfe <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d01f      	beq.n	800cc46 <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc06:	2300      	movs	r3, #0
 800cc08:	61fb      	str	r3, [r7, #28]
 800cc0a:	e012      	b.n	800cc32 <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc0c:	68ba      	ldr	r2, [r7, #8]
 800cc0e:	69fb      	ldr	r3, [r7, #28]
 800cc10:	4413      	add	r3, r2
 800cc12:	7819      	ldrb	r1, [r3, #0]
 800cc14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc16:	69fb      	ldr	r3, [r7, #28]
 800cc18:	4413      	add	r3, r2
 800cc1a:	3334      	adds	r3, #52	; 0x34
 800cc1c:	460a      	mov	r2, r1
 800cc1e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cc20:	68ba      	ldr	r2, [r7, #8]
 800cc22:	69fb      	ldr	r3, [r7, #28]
 800cc24:	4413      	add	r3, r2
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d006      	beq.n	800cc3a <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc2c:	69fb      	ldr	r3, [r7, #28]
 800cc2e:	3301      	adds	r3, #1
 800cc30:	61fb      	str	r3, [r7, #28]
 800cc32:	69fb      	ldr	r3, [r7, #28]
 800cc34:	2b0f      	cmp	r3, #15
 800cc36:	d9e9      	bls.n	800cc0c <prvInitialiseNewTask+0x58>
 800cc38:	e000      	b.n	800cc3c <prvInitialiseNewTask+0x88>
			{
				break;
 800cc3a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc3e:	2200      	movs	r2, #0
 800cc40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cc44:	e003      	b.n	800cc4e <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cc46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc48:	2200      	movs	r2, #0
 800cc4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cc4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc50:	2b06      	cmp	r3, #6
 800cc52:	d901      	bls.n	800cc58 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cc54:	2306      	movs	r3, #6
 800cc56:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cc58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cc5c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cc5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cc62:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800cc64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc66:	2200      	movs	r2, #0
 800cc68:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cc6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc6c:	3304      	adds	r3, #4
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f7fe ffa4 	bl	800bbbc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cc74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc76:	3318      	adds	r3, #24
 800cc78:	4618      	mov	r0, r3
 800cc7a:	f7fe ff9f 	bl	800bbbc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cc7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc82:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc86:	f1c3 0207 	rsb	r2, r3, #7
 800cc8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc8c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cc8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc92:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cc94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc96:	2200      	movs	r2, #0
 800cc98:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cc9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc9e:	2200      	movs	r2, #0
 800cca0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cca6:	334c      	adds	r3, #76	; 0x4c
 800cca8:	2260      	movs	r2, #96	; 0x60
 800ccaa:	2100      	movs	r1, #0
 800ccac:	4618      	mov	r0, r3
 800ccae:	f002 f82f 	bl	800ed10 <memset>
 800ccb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb4:	4a0c      	ldr	r2, [pc, #48]	; (800cce8 <prvInitialiseNewTask+0x134>)
 800ccb6:	651a      	str	r2, [r3, #80]	; 0x50
 800ccb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccba:	4a0c      	ldr	r2, [pc, #48]	; (800ccec <prvInitialiseNewTask+0x138>)
 800ccbc:	655a      	str	r2, [r3, #84]	; 0x54
 800ccbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc0:	4a0b      	ldr	r2, [pc, #44]	; (800ccf0 <prvInitialiseNewTask+0x13c>)
 800ccc2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ccc4:	683a      	ldr	r2, [r7, #0]
 800ccc6:	68f9      	ldr	r1, [r7, #12]
 800ccc8:	69b8      	ldr	r0, [r7, #24]
 800ccca:	f001 fbcd 	bl	800e468 <pxPortInitialiseStack>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ccd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d002      	beq.n	800cce0 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ccda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccde:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cce0:	bf00      	nop
 800cce2:	3720      	adds	r7, #32
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}
 800cce8:	080d13d8 	.word	0x080d13d8
 800ccec:	080d13f8 	.word	0x080d13f8
 800ccf0:	080d13b8 	.word	0x080d13b8

0800ccf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b082      	sub	sp, #8
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ccfc:	f001 fcbe 	bl	800e67c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cd00:	4b2a      	ldr	r3, [pc, #168]	; (800cdac <prvAddNewTaskToReadyList+0xb8>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	3301      	adds	r3, #1
 800cd06:	4a29      	ldr	r2, [pc, #164]	; (800cdac <prvAddNewTaskToReadyList+0xb8>)
 800cd08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cd0a:	4b29      	ldr	r3, [pc, #164]	; (800cdb0 <prvAddNewTaskToReadyList+0xbc>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d109      	bne.n	800cd26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cd12:	4a27      	ldr	r2, [pc, #156]	; (800cdb0 <prvAddNewTaskToReadyList+0xbc>)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cd18:	4b24      	ldr	r3, [pc, #144]	; (800cdac <prvAddNewTaskToReadyList+0xb8>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	2b01      	cmp	r3, #1
 800cd1e:	d110      	bne.n	800cd42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cd20:	f000 fcc0 	bl	800d6a4 <prvInitialiseTaskLists>
 800cd24:	e00d      	b.n	800cd42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cd26:	4b23      	ldr	r3, [pc, #140]	; (800cdb4 <prvAddNewTaskToReadyList+0xc0>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d109      	bne.n	800cd42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cd2e:	4b20      	ldr	r3, [pc, #128]	; (800cdb0 <prvAddNewTaskToReadyList+0xbc>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	d802      	bhi.n	800cd42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cd3c:	4a1c      	ldr	r2, [pc, #112]	; (800cdb0 <prvAddNewTaskToReadyList+0xbc>)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cd42:	4b1d      	ldr	r3, [pc, #116]	; (800cdb8 <prvAddNewTaskToReadyList+0xc4>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	3301      	adds	r3, #1
 800cd48:	4a1b      	ldr	r2, [pc, #108]	; (800cdb8 <prvAddNewTaskToReadyList+0xc4>)
 800cd4a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd50:	2201      	movs	r2, #1
 800cd52:	409a      	lsls	r2, r3
 800cd54:	4b19      	ldr	r3, [pc, #100]	; (800cdbc <prvAddNewTaskToReadyList+0xc8>)
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	4313      	orrs	r3, r2
 800cd5a:	4a18      	ldr	r2, [pc, #96]	; (800cdbc <prvAddNewTaskToReadyList+0xc8>)
 800cd5c:	6013      	str	r3, [r2, #0]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd62:	4613      	mov	r3, r2
 800cd64:	009b      	lsls	r3, r3, #2
 800cd66:	4413      	add	r3, r2
 800cd68:	009b      	lsls	r3, r3, #2
 800cd6a:	4a15      	ldr	r2, [pc, #84]	; (800cdc0 <prvAddNewTaskToReadyList+0xcc>)
 800cd6c:	441a      	add	r2, r3
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	3304      	adds	r3, #4
 800cd72:	4619      	mov	r1, r3
 800cd74:	4610      	mov	r0, r2
 800cd76:	f7fe ff2e 	bl	800bbd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cd7a:	f001 fcb3 	bl	800e6e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cd7e:	4b0d      	ldr	r3, [pc, #52]	; (800cdb4 <prvAddNewTaskToReadyList+0xc0>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d00e      	beq.n	800cda4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cd86:	4b0a      	ldr	r3, [pc, #40]	; (800cdb0 <prvAddNewTaskToReadyList+0xbc>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d207      	bcs.n	800cda4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cd94:	4b0b      	ldr	r3, [pc, #44]	; (800cdc4 <prvAddNewTaskToReadyList+0xd0>)
 800cd96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd9a:	601a      	str	r2, [r3, #0]
 800cd9c:	f3bf 8f4f 	dsb	sy
 800cda0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cda4:	bf00      	nop
 800cda6:	3708      	adds	r7, #8
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	bd80      	pop	{r7, pc}
 800cdac:	20000b8c 	.word	0x20000b8c
 800cdb0:	20000a8c 	.word	0x20000a8c
 800cdb4:	20000b98 	.word	0x20000b98
 800cdb8:	20000ba8 	.word	0x20000ba8
 800cdbc:	20000b94 	.word	0x20000b94
 800cdc0:	20000a90 	.word	0x20000a90
 800cdc4:	e000ed04 	.word	0xe000ed04

0800cdc8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b084      	sub	sp, #16
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800cdd0:	f001 fc54 	bl	800e67c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d102      	bne.n	800cde0 <vTaskDelete+0x18>
 800cdda:	4b3a      	ldr	r3, [pc, #232]	; (800cec4 <vTaskDelete+0xfc>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	e000      	b.n	800cde2 <vTaskDelete+0x1a>
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	3304      	adds	r3, #4
 800cde8:	4618      	mov	r0, r3
 800cdea:	f7fe ff51 	bl	800bc90 <uxListRemove>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d115      	bne.n	800ce20 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdf8:	4933      	ldr	r1, [pc, #204]	; (800cec8 <vTaskDelete+0x100>)
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	009b      	lsls	r3, r3, #2
 800cdfe:	4413      	add	r3, r2
 800ce00:	009b      	lsls	r3, r3, #2
 800ce02:	440b      	add	r3, r1
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d10a      	bne.n	800ce20 <vTaskDelete+0x58>
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce0e:	2201      	movs	r2, #1
 800ce10:	fa02 f303 	lsl.w	r3, r2, r3
 800ce14:	43da      	mvns	r2, r3
 800ce16:	4b2d      	ldr	r3, [pc, #180]	; (800cecc <vTaskDelete+0x104>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	4013      	ands	r3, r2
 800ce1c:	4a2b      	ldr	r2, [pc, #172]	; (800cecc <vTaskDelete+0x104>)
 800ce1e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d004      	beq.n	800ce32 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	3318      	adds	r3, #24
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f7fe ff2f 	bl	800bc90 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800ce32:	4b27      	ldr	r3, [pc, #156]	; (800ced0 <vTaskDelete+0x108>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	3301      	adds	r3, #1
 800ce38:	4a25      	ldr	r2, [pc, #148]	; (800ced0 <vTaskDelete+0x108>)
 800ce3a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800ce3c:	4b21      	ldr	r3, [pc, #132]	; (800cec4 <vTaskDelete+0xfc>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	68fa      	ldr	r2, [r7, #12]
 800ce42:	429a      	cmp	r2, r3
 800ce44:	d10b      	bne.n	800ce5e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	3304      	adds	r3, #4
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	4821      	ldr	r0, [pc, #132]	; (800ced4 <vTaskDelete+0x10c>)
 800ce4e:	f7fe fec2 	bl	800bbd6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800ce52:	4b21      	ldr	r3, [pc, #132]	; (800ced8 <vTaskDelete+0x110>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	3301      	adds	r3, #1
 800ce58:	4a1f      	ldr	r2, [pc, #124]	; (800ced8 <vTaskDelete+0x110>)
 800ce5a:	6013      	str	r3, [r2, #0]
 800ce5c:	e009      	b.n	800ce72 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800ce5e:	4b1f      	ldr	r3, [pc, #124]	; (800cedc <vTaskDelete+0x114>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	3b01      	subs	r3, #1
 800ce64:	4a1d      	ldr	r2, [pc, #116]	; (800cedc <vTaskDelete+0x114>)
 800ce66:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800ce68:	68f8      	ldr	r0, [r7, #12]
 800ce6a:	f000 fc89 	bl	800d780 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800ce6e:	f000 fcbd 	bl	800d7ec <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800ce72:	f001 fc37 	bl	800e6e4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800ce76:	4b1a      	ldr	r3, [pc, #104]	; (800cee0 <vTaskDelete+0x118>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d01d      	beq.n	800ceba <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800ce7e:	4b11      	ldr	r3, [pc, #68]	; (800cec4 <vTaskDelete+0xfc>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	68fa      	ldr	r2, [r7, #12]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d118      	bne.n	800ceba <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800ce88:	4b16      	ldr	r3, [pc, #88]	; (800cee4 <vTaskDelete+0x11c>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d00c      	beq.n	800ceaa <vTaskDelete+0xe2>
	__asm volatile
 800ce90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce94:	b672      	cpsid	i
 800ce96:	f383 8811 	msr	BASEPRI, r3
 800ce9a:	f3bf 8f6f 	isb	sy
 800ce9e:	f3bf 8f4f 	dsb	sy
 800cea2:	b662      	cpsie	i
 800cea4:	60bb      	str	r3, [r7, #8]
}
 800cea6:	bf00      	nop
 800cea8:	e7fe      	b.n	800cea8 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800ceaa:	4b0f      	ldr	r3, [pc, #60]	; (800cee8 <vTaskDelete+0x120>)
 800ceac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ceb0:	601a      	str	r2, [r3, #0]
 800ceb2:	f3bf 8f4f 	dsb	sy
 800ceb6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ceba:	bf00      	nop
 800cebc:	3710      	adds	r7, #16
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}
 800cec2:	bf00      	nop
 800cec4:	20000a8c 	.word	0x20000a8c
 800cec8:	20000a90 	.word	0x20000a90
 800cecc:	20000b94 	.word	0x20000b94
 800ced0:	20000ba8 	.word	0x20000ba8
 800ced4:	20000b60 	.word	0x20000b60
 800ced8:	20000b74 	.word	0x20000b74
 800cedc:	20000b8c 	.word	0x20000b8c
 800cee0:	20000b98 	.word	0x20000b98
 800cee4:	20000bb4 	.word	0x20000bb4
 800cee8:	e000ed04 	.word	0xe000ed04

0800ceec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b084      	sub	sp, #16
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cef4:	2300      	movs	r3, #0
 800cef6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d019      	beq.n	800cf32 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cefe:	4b14      	ldr	r3, [pc, #80]	; (800cf50 <vTaskDelay+0x64>)
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d00c      	beq.n	800cf20 <vTaskDelay+0x34>
	__asm volatile
 800cf06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf0a:	b672      	cpsid	i
 800cf0c:	f383 8811 	msr	BASEPRI, r3
 800cf10:	f3bf 8f6f 	isb	sy
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	b662      	cpsie	i
 800cf1a:	60bb      	str	r3, [r7, #8]
}
 800cf1c:	bf00      	nop
 800cf1e:	e7fe      	b.n	800cf1e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800cf20:	f000 f88e 	bl	800d040 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cf24:	2100      	movs	r1, #0
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	f000 fe5a 	bl	800dbe0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cf2c:	f000 f896 	bl	800d05c <xTaskResumeAll>
 800cf30:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d107      	bne.n	800cf48 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800cf38:	4b06      	ldr	r3, [pc, #24]	; (800cf54 <vTaskDelay+0x68>)
 800cf3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf3e:	601a      	str	r2, [r3, #0]
 800cf40:	f3bf 8f4f 	dsb	sy
 800cf44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf48:	bf00      	nop
 800cf4a:	3710      	adds	r7, #16
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	bd80      	pop	{r7, pc}
 800cf50:	20000bb4 	.word	0x20000bb4
 800cf54:	e000ed04 	.word	0xe000ed04

0800cf58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b08a      	sub	sp, #40	; 0x28
 800cf5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cf5e:	2300      	movs	r3, #0
 800cf60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cf62:	2300      	movs	r3, #0
 800cf64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cf66:	463a      	mov	r2, r7
 800cf68:	1d39      	adds	r1, r7, #4
 800cf6a:	f107 0308 	add.w	r3, r7, #8
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7f3 fb22 	bl	80005b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cf74:	6839      	ldr	r1, [r7, #0]
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	68ba      	ldr	r2, [r7, #8]
 800cf7a:	9202      	str	r2, [sp, #8]
 800cf7c:	9301      	str	r3, [sp, #4]
 800cf7e:	2300      	movs	r3, #0
 800cf80:	9300      	str	r3, [sp, #0]
 800cf82:	2300      	movs	r3, #0
 800cf84:	460a      	mov	r2, r1
 800cf86:	4926      	ldr	r1, [pc, #152]	; (800d020 <vTaskStartScheduler+0xc8>)
 800cf88:	4826      	ldr	r0, [pc, #152]	; (800d024 <vTaskStartScheduler+0xcc>)
 800cf8a:	f7ff fd6b 	bl	800ca64 <xTaskCreateStatic>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	4a25      	ldr	r2, [pc, #148]	; (800d028 <vTaskStartScheduler+0xd0>)
 800cf92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cf94:	4b24      	ldr	r3, [pc, #144]	; (800d028 <vTaskStartScheduler+0xd0>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d002      	beq.n	800cfa2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cf9c:	2301      	movs	r3, #1
 800cf9e:	617b      	str	r3, [r7, #20]
 800cfa0:	e001      	b.n	800cfa6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cfa6:	697b      	ldr	r3, [r7, #20]
 800cfa8:	2b01      	cmp	r3, #1
 800cfaa:	d102      	bne.n	800cfb2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cfac:	f000 fe7e 	bl	800dcac <xTimerCreateTimerTask>
 800cfb0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	d11d      	bne.n	800cff4 <vTaskStartScheduler+0x9c>
	__asm volatile
 800cfb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfbc:	b672      	cpsid	i
 800cfbe:	f383 8811 	msr	BASEPRI, r3
 800cfc2:	f3bf 8f6f 	isb	sy
 800cfc6:	f3bf 8f4f 	dsb	sy
 800cfca:	b662      	cpsie	i
 800cfcc:	613b      	str	r3, [r7, #16]
}
 800cfce:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cfd0:	4b16      	ldr	r3, [pc, #88]	; (800d02c <vTaskStartScheduler+0xd4>)
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	334c      	adds	r3, #76	; 0x4c
 800cfd6:	4a16      	ldr	r2, [pc, #88]	; (800d030 <vTaskStartScheduler+0xd8>)
 800cfd8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cfda:	4b16      	ldr	r3, [pc, #88]	; (800d034 <vTaskStartScheduler+0xdc>)
 800cfdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cfe0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cfe2:	4b15      	ldr	r3, [pc, #84]	; (800d038 <vTaskStartScheduler+0xe0>)
 800cfe4:	2201      	movs	r2, #1
 800cfe6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cfe8:	4b14      	ldr	r3, [pc, #80]	; (800d03c <vTaskStartScheduler+0xe4>)
 800cfea:	2200      	movs	r2, #0
 800cfec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cfee:	f001 fac7 	bl	800e580 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cff2:	e010      	b.n	800d016 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cffa:	d10c      	bne.n	800d016 <vTaskStartScheduler+0xbe>
	__asm volatile
 800cffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d000:	b672      	cpsid	i
 800d002:	f383 8811 	msr	BASEPRI, r3
 800d006:	f3bf 8f6f 	isb	sy
 800d00a:	f3bf 8f4f 	dsb	sy
 800d00e:	b662      	cpsie	i
 800d010:	60fb      	str	r3, [r7, #12]
}
 800d012:	bf00      	nop
 800d014:	e7fe      	b.n	800d014 <vTaskStartScheduler+0xbc>
}
 800d016:	bf00      	nop
 800d018:	3718      	adds	r7, #24
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}
 800d01e:	bf00      	nop
 800d020:	0800f7e8 	.word	0x0800f7e8
 800d024:	0800d675 	.word	0x0800d675
 800d028:	20000bb0 	.word	0x20000bb0
 800d02c:	20000a8c 	.word	0x20000a8c
 800d030:	20000050 	.word	0x20000050
 800d034:	20000bac 	.word	0x20000bac
 800d038:	20000b98 	.word	0x20000b98
 800d03c:	20000b90 	.word	0x20000b90

0800d040 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d040:	b480      	push	{r7}
 800d042:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d044:	4b04      	ldr	r3, [pc, #16]	; (800d058 <vTaskSuspendAll+0x18>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	3301      	adds	r3, #1
 800d04a:	4a03      	ldr	r2, [pc, #12]	; (800d058 <vTaskSuspendAll+0x18>)
 800d04c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d04e:	bf00      	nop
 800d050:	46bd      	mov	sp, r7
 800d052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d056:	4770      	bx	lr
 800d058:	20000bb4 	.word	0x20000bb4

0800d05c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d062:	2300      	movs	r3, #0
 800d064:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d066:	2300      	movs	r3, #0
 800d068:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d06a:	4b42      	ldr	r3, [pc, #264]	; (800d174 <xTaskResumeAll+0x118>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d10c      	bne.n	800d08c <xTaskResumeAll+0x30>
	__asm volatile
 800d072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d076:	b672      	cpsid	i
 800d078:	f383 8811 	msr	BASEPRI, r3
 800d07c:	f3bf 8f6f 	isb	sy
 800d080:	f3bf 8f4f 	dsb	sy
 800d084:	b662      	cpsie	i
 800d086:	603b      	str	r3, [r7, #0]
}
 800d088:	bf00      	nop
 800d08a:	e7fe      	b.n	800d08a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d08c:	f001 faf6 	bl	800e67c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d090:	4b38      	ldr	r3, [pc, #224]	; (800d174 <xTaskResumeAll+0x118>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	3b01      	subs	r3, #1
 800d096:	4a37      	ldr	r2, [pc, #220]	; (800d174 <xTaskResumeAll+0x118>)
 800d098:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d09a:	4b36      	ldr	r3, [pc, #216]	; (800d174 <xTaskResumeAll+0x118>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d161      	bne.n	800d166 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d0a2:	4b35      	ldr	r3, [pc, #212]	; (800d178 <xTaskResumeAll+0x11c>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d05d      	beq.n	800d166 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d0aa:	e02e      	b.n	800d10a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0ac:	4b33      	ldr	r3, [pc, #204]	; (800d17c <xTaskResumeAll+0x120>)
 800d0ae:	68db      	ldr	r3, [r3, #12]
 800d0b0:	68db      	ldr	r3, [r3, #12]
 800d0b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	3318      	adds	r3, #24
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f7fe fde9 	bl	800bc90 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	3304      	adds	r3, #4
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7fe fde4 	bl	800bc90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0cc:	2201      	movs	r2, #1
 800d0ce:	409a      	lsls	r2, r3
 800d0d0:	4b2b      	ldr	r3, [pc, #172]	; (800d180 <xTaskResumeAll+0x124>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	4313      	orrs	r3, r2
 800d0d6:	4a2a      	ldr	r2, [pc, #168]	; (800d180 <xTaskResumeAll+0x124>)
 800d0d8:	6013      	str	r3, [r2, #0]
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0de:	4613      	mov	r3, r2
 800d0e0:	009b      	lsls	r3, r3, #2
 800d0e2:	4413      	add	r3, r2
 800d0e4:	009b      	lsls	r3, r3, #2
 800d0e6:	4a27      	ldr	r2, [pc, #156]	; (800d184 <xTaskResumeAll+0x128>)
 800d0e8:	441a      	add	r2, r3
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	3304      	adds	r3, #4
 800d0ee:	4619      	mov	r1, r3
 800d0f0:	4610      	mov	r0, r2
 800d0f2:	f7fe fd70 	bl	800bbd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0fa:	4b23      	ldr	r3, [pc, #140]	; (800d188 <xTaskResumeAll+0x12c>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d100:	429a      	cmp	r2, r3
 800d102:	d302      	bcc.n	800d10a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d104:	4b21      	ldr	r3, [pc, #132]	; (800d18c <xTaskResumeAll+0x130>)
 800d106:	2201      	movs	r2, #1
 800d108:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d10a:	4b1c      	ldr	r3, [pc, #112]	; (800d17c <xTaskResumeAll+0x120>)
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d1cc      	bne.n	800d0ac <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d001      	beq.n	800d11c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d118:	f000 fb68 	bl	800d7ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d11c:	4b1c      	ldr	r3, [pc, #112]	; (800d190 <xTaskResumeAll+0x134>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d010      	beq.n	800d14a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d128:	f000 f846 	bl	800d1b8 <xTaskIncrementTick>
 800d12c:	4603      	mov	r3, r0
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d002      	beq.n	800d138 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d132:	4b16      	ldr	r3, [pc, #88]	; (800d18c <xTaskResumeAll+0x130>)
 800d134:	2201      	movs	r2, #1
 800d136:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	3b01      	subs	r3, #1
 800d13c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d1f1      	bne.n	800d128 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800d144:	4b12      	ldr	r3, [pc, #72]	; (800d190 <xTaskResumeAll+0x134>)
 800d146:	2200      	movs	r2, #0
 800d148:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d14a:	4b10      	ldr	r3, [pc, #64]	; (800d18c <xTaskResumeAll+0x130>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d009      	beq.n	800d166 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d152:	2301      	movs	r3, #1
 800d154:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d156:	4b0f      	ldr	r3, [pc, #60]	; (800d194 <xTaskResumeAll+0x138>)
 800d158:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d15c:	601a      	str	r2, [r3, #0]
 800d15e:	f3bf 8f4f 	dsb	sy
 800d162:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d166:	f001 fabd 	bl	800e6e4 <vPortExitCritical>

	return xAlreadyYielded;
 800d16a:	68bb      	ldr	r3, [r7, #8]
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3710      	adds	r7, #16
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}
 800d174:	20000bb4 	.word	0x20000bb4
 800d178:	20000b8c 	.word	0x20000b8c
 800d17c:	20000b4c 	.word	0x20000b4c
 800d180:	20000b94 	.word	0x20000b94
 800d184:	20000a90 	.word	0x20000a90
 800d188:	20000a8c 	.word	0x20000a8c
 800d18c:	20000ba0 	.word	0x20000ba0
 800d190:	20000b9c 	.word	0x20000b9c
 800d194:	e000ed04 	.word	0xe000ed04

0800d198 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d19e:	4b05      	ldr	r3, [pc, #20]	; (800d1b4 <xTaskGetTickCount+0x1c>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d1a4:	687b      	ldr	r3, [r7, #4]
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	370c      	adds	r7, #12
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b0:	4770      	bx	lr
 800d1b2:	bf00      	nop
 800d1b4:	20000b90 	.word	0x20000b90

0800d1b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b086      	sub	sp, #24
 800d1bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d1be:	2300      	movs	r3, #0
 800d1c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d1c2:	4b4f      	ldr	r3, [pc, #316]	; (800d300 <xTaskIncrementTick+0x148>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	f040 808a 	bne.w	800d2e0 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d1cc:	4b4d      	ldr	r3, [pc, #308]	; (800d304 <xTaskIncrementTick+0x14c>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	3301      	adds	r3, #1
 800d1d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d1d4:	4a4b      	ldr	r2, [pc, #300]	; (800d304 <xTaskIncrementTick+0x14c>)
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d122      	bne.n	800d226 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800d1e0:	4b49      	ldr	r3, [pc, #292]	; (800d308 <xTaskIncrementTick+0x150>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d00c      	beq.n	800d204 <xTaskIncrementTick+0x4c>
	__asm volatile
 800d1ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ee:	b672      	cpsid	i
 800d1f0:	f383 8811 	msr	BASEPRI, r3
 800d1f4:	f3bf 8f6f 	isb	sy
 800d1f8:	f3bf 8f4f 	dsb	sy
 800d1fc:	b662      	cpsie	i
 800d1fe:	603b      	str	r3, [r7, #0]
}
 800d200:	bf00      	nop
 800d202:	e7fe      	b.n	800d202 <xTaskIncrementTick+0x4a>
 800d204:	4b40      	ldr	r3, [pc, #256]	; (800d308 <xTaskIncrementTick+0x150>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	60fb      	str	r3, [r7, #12]
 800d20a:	4b40      	ldr	r3, [pc, #256]	; (800d30c <xTaskIncrementTick+0x154>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	4a3e      	ldr	r2, [pc, #248]	; (800d308 <xTaskIncrementTick+0x150>)
 800d210:	6013      	str	r3, [r2, #0]
 800d212:	4a3e      	ldr	r2, [pc, #248]	; (800d30c <xTaskIncrementTick+0x154>)
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	6013      	str	r3, [r2, #0]
 800d218:	4b3d      	ldr	r3, [pc, #244]	; (800d310 <xTaskIncrementTick+0x158>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	3301      	adds	r3, #1
 800d21e:	4a3c      	ldr	r2, [pc, #240]	; (800d310 <xTaskIncrementTick+0x158>)
 800d220:	6013      	str	r3, [r2, #0]
 800d222:	f000 fae3 	bl	800d7ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d226:	4b3b      	ldr	r3, [pc, #236]	; (800d314 <xTaskIncrementTick+0x15c>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	693a      	ldr	r2, [r7, #16]
 800d22c:	429a      	cmp	r2, r3
 800d22e:	d348      	bcc.n	800d2c2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d230:	4b35      	ldr	r3, [pc, #212]	; (800d308 <xTaskIncrementTick+0x150>)
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d104      	bne.n	800d244 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d23a:	4b36      	ldr	r3, [pc, #216]	; (800d314 <xTaskIncrementTick+0x15c>)
 800d23c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d240:	601a      	str	r2, [r3, #0]
					break;
 800d242:	e03e      	b.n	800d2c2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d244:	4b30      	ldr	r3, [pc, #192]	; (800d308 <xTaskIncrementTick+0x150>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	68db      	ldr	r3, [r3, #12]
 800d24a:	68db      	ldr	r3, [r3, #12]
 800d24c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d24e:	68bb      	ldr	r3, [r7, #8]
 800d250:	685b      	ldr	r3, [r3, #4]
 800d252:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d254:	693a      	ldr	r2, [r7, #16]
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	429a      	cmp	r2, r3
 800d25a:	d203      	bcs.n	800d264 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d25c:	4a2d      	ldr	r2, [pc, #180]	; (800d314 <xTaskIncrementTick+0x15c>)
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d262:	e02e      	b.n	800d2c2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	3304      	adds	r3, #4
 800d268:	4618      	mov	r0, r3
 800d26a:	f7fe fd11 	bl	800bc90 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d272:	2b00      	cmp	r3, #0
 800d274:	d004      	beq.n	800d280 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	3318      	adds	r3, #24
 800d27a:	4618      	mov	r0, r3
 800d27c:	f7fe fd08 	bl	800bc90 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d284:	2201      	movs	r2, #1
 800d286:	409a      	lsls	r2, r3
 800d288:	4b23      	ldr	r3, [pc, #140]	; (800d318 <xTaskIncrementTick+0x160>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4313      	orrs	r3, r2
 800d28e:	4a22      	ldr	r2, [pc, #136]	; (800d318 <xTaskIncrementTick+0x160>)
 800d290:	6013      	str	r3, [r2, #0]
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d296:	4613      	mov	r3, r2
 800d298:	009b      	lsls	r3, r3, #2
 800d29a:	4413      	add	r3, r2
 800d29c:	009b      	lsls	r3, r3, #2
 800d29e:	4a1f      	ldr	r2, [pc, #124]	; (800d31c <xTaskIncrementTick+0x164>)
 800d2a0:	441a      	add	r2, r3
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	3304      	adds	r3, #4
 800d2a6:	4619      	mov	r1, r3
 800d2a8:	4610      	mov	r0, r2
 800d2aa:	f7fe fc94 	bl	800bbd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2b2:	4b1b      	ldr	r3, [pc, #108]	; (800d320 <xTaskIncrementTick+0x168>)
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2b8:	429a      	cmp	r2, r3
 800d2ba:	d3b9      	bcc.n	800d230 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800d2bc:	2301      	movs	r3, #1
 800d2be:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2c0:	e7b6      	b.n	800d230 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d2c2:	4b17      	ldr	r3, [pc, #92]	; (800d320 <xTaskIncrementTick+0x168>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2c8:	4914      	ldr	r1, [pc, #80]	; (800d31c <xTaskIncrementTick+0x164>)
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	009b      	lsls	r3, r3, #2
 800d2ce:	4413      	add	r3, r2
 800d2d0:	009b      	lsls	r3, r3, #2
 800d2d2:	440b      	add	r3, r1
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	2b01      	cmp	r3, #1
 800d2d8:	d907      	bls.n	800d2ea <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800d2da:	2301      	movs	r3, #1
 800d2dc:	617b      	str	r3, [r7, #20]
 800d2de:	e004      	b.n	800d2ea <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d2e0:	4b10      	ldr	r3, [pc, #64]	; (800d324 <xTaskIncrementTick+0x16c>)
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	4a0f      	ldr	r2, [pc, #60]	; (800d324 <xTaskIncrementTick+0x16c>)
 800d2e8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d2ea:	4b0f      	ldr	r3, [pc, #60]	; (800d328 <xTaskIncrementTick+0x170>)
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d001      	beq.n	800d2f6 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d2f6:	697b      	ldr	r3, [r7, #20]
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3718      	adds	r7, #24
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}
 800d300:	20000bb4 	.word	0x20000bb4
 800d304:	20000b90 	.word	0x20000b90
 800d308:	20000b44 	.word	0x20000b44
 800d30c:	20000b48 	.word	0x20000b48
 800d310:	20000ba4 	.word	0x20000ba4
 800d314:	20000bac 	.word	0x20000bac
 800d318:	20000b94 	.word	0x20000b94
 800d31c:	20000a90 	.word	0x20000a90
 800d320:	20000a8c 	.word	0x20000a8c
 800d324:	20000b9c 	.word	0x20000b9c
 800d328:	20000ba0 	.word	0x20000ba0

0800d32c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d32c:	b480      	push	{r7}
 800d32e:	b087      	sub	sp, #28
 800d330:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d332:	4b2a      	ldr	r3, [pc, #168]	; (800d3dc <vTaskSwitchContext+0xb0>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d003      	beq.n	800d342 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d33a:	4b29      	ldr	r3, [pc, #164]	; (800d3e0 <vTaskSwitchContext+0xb4>)
 800d33c:	2201      	movs	r2, #1
 800d33e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d340:	e046      	b.n	800d3d0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800d342:	4b27      	ldr	r3, [pc, #156]	; (800d3e0 <vTaskSwitchContext+0xb4>)
 800d344:	2200      	movs	r2, #0
 800d346:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d348:	4b26      	ldr	r3, [pc, #152]	; (800d3e4 <vTaskSwitchContext+0xb8>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	fab3 f383 	clz	r3, r3
 800d354:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d356:	7afb      	ldrb	r3, [r7, #11]
 800d358:	f1c3 031f 	rsb	r3, r3, #31
 800d35c:	617b      	str	r3, [r7, #20]
 800d35e:	4922      	ldr	r1, [pc, #136]	; (800d3e8 <vTaskSwitchContext+0xbc>)
 800d360:	697a      	ldr	r2, [r7, #20]
 800d362:	4613      	mov	r3, r2
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	4413      	add	r3, r2
 800d368:	009b      	lsls	r3, r3, #2
 800d36a:	440b      	add	r3, r1
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d10c      	bne.n	800d38c <vTaskSwitchContext+0x60>
	__asm volatile
 800d372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d376:	b672      	cpsid	i
 800d378:	f383 8811 	msr	BASEPRI, r3
 800d37c:	f3bf 8f6f 	isb	sy
 800d380:	f3bf 8f4f 	dsb	sy
 800d384:	b662      	cpsie	i
 800d386:	607b      	str	r3, [r7, #4]
}
 800d388:	bf00      	nop
 800d38a:	e7fe      	b.n	800d38a <vTaskSwitchContext+0x5e>
 800d38c:	697a      	ldr	r2, [r7, #20]
 800d38e:	4613      	mov	r3, r2
 800d390:	009b      	lsls	r3, r3, #2
 800d392:	4413      	add	r3, r2
 800d394:	009b      	lsls	r3, r3, #2
 800d396:	4a14      	ldr	r2, [pc, #80]	; (800d3e8 <vTaskSwitchContext+0xbc>)
 800d398:	4413      	add	r3, r2
 800d39a:	613b      	str	r3, [r7, #16]
 800d39c:	693b      	ldr	r3, [r7, #16]
 800d39e:	685b      	ldr	r3, [r3, #4]
 800d3a0:	685a      	ldr	r2, [r3, #4]
 800d3a2:	693b      	ldr	r3, [r7, #16]
 800d3a4:	605a      	str	r2, [r3, #4]
 800d3a6:	693b      	ldr	r3, [r7, #16]
 800d3a8:	685a      	ldr	r2, [r3, #4]
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	3308      	adds	r3, #8
 800d3ae:	429a      	cmp	r2, r3
 800d3b0:	d104      	bne.n	800d3bc <vTaskSwitchContext+0x90>
 800d3b2:	693b      	ldr	r3, [r7, #16]
 800d3b4:	685b      	ldr	r3, [r3, #4]
 800d3b6:	685a      	ldr	r2, [r3, #4]
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	605a      	str	r2, [r3, #4]
 800d3bc:	693b      	ldr	r3, [r7, #16]
 800d3be:	685b      	ldr	r3, [r3, #4]
 800d3c0:	68db      	ldr	r3, [r3, #12]
 800d3c2:	4a0a      	ldr	r2, [pc, #40]	; (800d3ec <vTaskSwitchContext+0xc0>)
 800d3c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d3c6:	4b09      	ldr	r3, [pc, #36]	; (800d3ec <vTaskSwitchContext+0xc0>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	334c      	adds	r3, #76	; 0x4c
 800d3cc:	4a08      	ldr	r2, [pc, #32]	; (800d3f0 <vTaskSwitchContext+0xc4>)
 800d3ce:	6013      	str	r3, [r2, #0]
}
 800d3d0:	bf00      	nop
 800d3d2:	371c      	adds	r7, #28
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3da:	4770      	bx	lr
 800d3dc:	20000bb4 	.word	0x20000bb4
 800d3e0:	20000ba0 	.word	0x20000ba0
 800d3e4:	20000b94 	.word	0x20000b94
 800d3e8:	20000a90 	.word	0x20000a90
 800d3ec:	20000a8c 	.word	0x20000a8c
 800d3f0:	20000050 	.word	0x20000050

0800d3f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b084      	sub	sp, #16
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
 800d3fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d10c      	bne.n	800d41e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800d404:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d408:	b672      	cpsid	i
 800d40a:	f383 8811 	msr	BASEPRI, r3
 800d40e:	f3bf 8f6f 	isb	sy
 800d412:	f3bf 8f4f 	dsb	sy
 800d416:	b662      	cpsie	i
 800d418:	60fb      	str	r3, [r7, #12]
}
 800d41a:	bf00      	nop
 800d41c:	e7fe      	b.n	800d41c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d41e:	4b07      	ldr	r3, [pc, #28]	; (800d43c <vTaskPlaceOnEventList+0x48>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	3318      	adds	r3, #24
 800d424:	4619      	mov	r1, r3
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f7fe fbf9 	bl	800bc1e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d42c:	2101      	movs	r1, #1
 800d42e:	6838      	ldr	r0, [r7, #0]
 800d430:	f000 fbd6 	bl	800dbe0 <prvAddCurrentTaskToDelayedList>
}
 800d434:	bf00      	nop
 800d436:	3710      	adds	r7, #16
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	20000a8c 	.word	0x20000a8c

0800d440 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d440:	b580      	push	{r7, lr}
 800d442:	b086      	sub	sp, #24
 800d444:	af00      	add	r7, sp, #0
 800d446:	60f8      	str	r0, [r7, #12]
 800d448:	60b9      	str	r1, [r7, #8]
 800d44a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d10c      	bne.n	800d46c <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800d452:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d456:	b672      	cpsid	i
 800d458:	f383 8811 	msr	BASEPRI, r3
 800d45c:	f3bf 8f6f 	isb	sy
 800d460:	f3bf 8f4f 	dsb	sy
 800d464:	b662      	cpsie	i
 800d466:	617b      	str	r3, [r7, #20]
}
 800d468:	bf00      	nop
 800d46a:	e7fe      	b.n	800d46a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d46c:	4b0a      	ldr	r3, [pc, #40]	; (800d498 <vTaskPlaceOnEventListRestricted+0x58>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	3318      	adds	r3, #24
 800d472:	4619      	mov	r1, r3
 800d474:	68f8      	ldr	r0, [r7, #12]
 800d476:	f7fe fbae 	bl	800bbd6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d002      	beq.n	800d486 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800d480:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d484:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d486:	6879      	ldr	r1, [r7, #4]
 800d488:	68b8      	ldr	r0, [r7, #8]
 800d48a:	f000 fba9 	bl	800dbe0 <prvAddCurrentTaskToDelayedList>
	}
 800d48e:	bf00      	nop
 800d490:	3718      	adds	r7, #24
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}
 800d496:	bf00      	nop
 800d498:	20000a8c 	.word	0x20000a8c

0800d49c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b086      	sub	sp, #24
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	68db      	ldr	r3, [r3, #12]
 800d4aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d4ac:	693b      	ldr	r3, [r7, #16]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d10c      	bne.n	800d4cc <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800d4b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b6:	b672      	cpsid	i
 800d4b8:	f383 8811 	msr	BASEPRI, r3
 800d4bc:	f3bf 8f6f 	isb	sy
 800d4c0:	f3bf 8f4f 	dsb	sy
 800d4c4:	b662      	cpsie	i
 800d4c6:	60fb      	str	r3, [r7, #12]
}
 800d4c8:	bf00      	nop
 800d4ca:	e7fe      	b.n	800d4ca <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d4cc:	693b      	ldr	r3, [r7, #16]
 800d4ce:	3318      	adds	r3, #24
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	f7fe fbdd 	bl	800bc90 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d4d6:	4b1d      	ldr	r3, [pc, #116]	; (800d54c <xTaskRemoveFromEventList+0xb0>)
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d11c      	bne.n	800d518 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	3304      	adds	r3, #4
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	f7fe fbd4 	bl	800bc90 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4ec:	2201      	movs	r2, #1
 800d4ee:	409a      	lsls	r2, r3
 800d4f0:	4b17      	ldr	r3, [pc, #92]	; (800d550 <xTaskRemoveFromEventList+0xb4>)
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	4313      	orrs	r3, r2
 800d4f6:	4a16      	ldr	r2, [pc, #88]	; (800d550 <xTaskRemoveFromEventList+0xb4>)
 800d4f8:	6013      	str	r3, [r2, #0]
 800d4fa:	693b      	ldr	r3, [r7, #16]
 800d4fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4fe:	4613      	mov	r3, r2
 800d500:	009b      	lsls	r3, r3, #2
 800d502:	4413      	add	r3, r2
 800d504:	009b      	lsls	r3, r3, #2
 800d506:	4a13      	ldr	r2, [pc, #76]	; (800d554 <xTaskRemoveFromEventList+0xb8>)
 800d508:	441a      	add	r2, r3
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	3304      	adds	r3, #4
 800d50e:	4619      	mov	r1, r3
 800d510:	4610      	mov	r0, r2
 800d512:	f7fe fb60 	bl	800bbd6 <vListInsertEnd>
 800d516:	e005      	b.n	800d524 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	3318      	adds	r3, #24
 800d51c:	4619      	mov	r1, r3
 800d51e:	480e      	ldr	r0, [pc, #56]	; (800d558 <xTaskRemoveFromEventList+0xbc>)
 800d520:	f7fe fb59 	bl	800bbd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d528:	4b0c      	ldr	r3, [pc, #48]	; (800d55c <xTaskRemoveFromEventList+0xc0>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d52e:	429a      	cmp	r2, r3
 800d530:	d905      	bls.n	800d53e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d532:	2301      	movs	r3, #1
 800d534:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d536:	4b0a      	ldr	r3, [pc, #40]	; (800d560 <xTaskRemoveFromEventList+0xc4>)
 800d538:	2201      	movs	r2, #1
 800d53a:	601a      	str	r2, [r3, #0]
 800d53c:	e001      	b.n	800d542 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d53e:	2300      	movs	r3, #0
 800d540:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d542:	697b      	ldr	r3, [r7, #20]
}
 800d544:	4618      	mov	r0, r3
 800d546:	3718      	adds	r7, #24
 800d548:	46bd      	mov	sp, r7
 800d54a:	bd80      	pop	{r7, pc}
 800d54c:	20000bb4 	.word	0x20000bb4
 800d550:	20000b94 	.word	0x20000b94
 800d554:	20000a90 	.word	0x20000a90
 800d558:	20000b4c 	.word	0x20000b4c
 800d55c:	20000a8c 	.word	0x20000a8c
 800d560:	20000ba0 	.word	0x20000ba0

0800d564 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d564:	b480      	push	{r7}
 800d566:	b083      	sub	sp, #12
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d56c:	4b06      	ldr	r3, [pc, #24]	; (800d588 <vTaskInternalSetTimeOutState+0x24>)
 800d56e:	681a      	ldr	r2, [r3, #0]
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d574:	4b05      	ldr	r3, [pc, #20]	; (800d58c <vTaskInternalSetTimeOutState+0x28>)
 800d576:	681a      	ldr	r2, [r3, #0]
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	605a      	str	r2, [r3, #4]
}
 800d57c:	bf00      	nop
 800d57e:	370c      	adds	r7, #12
 800d580:	46bd      	mov	sp, r7
 800d582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d586:	4770      	bx	lr
 800d588:	20000ba4 	.word	0x20000ba4
 800d58c:	20000b90 	.word	0x20000b90

0800d590 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b088      	sub	sp, #32
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
 800d598:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d10c      	bne.n	800d5ba <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800d5a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5a4:	b672      	cpsid	i
 800d5a6:	f383 8811 	msr	BASEPRI, r3
 800d5aa:	f3bf 8f6f 	isb	sy
 800d5ae:	f3bf 8f4f 	dsb	sy
 800d5b2:	b662      	cpsie	i
 800d5b4:	613b      	str	r3, [r7, #16]
}
 800d5b6:	bf00      	nop
 800d5b8:	e7fe      	b.n	800d5b8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d10c      	bne.n	800d5da <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800d5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c4:	b672      	cpsid	i
 800d5c6:	f383 8811 	msr	BASEPRI, r3
 800d5ca:	f3bf 8f6f 	isb	sy
 800d5ce:	f3bf 8f4f 	dsb	sy
 800d5d2:	b662      	cpsie	i
 800d5d4:	60fb      	str	r3, [r7, #12]
}
 800d5d6:	bf00      	nop
 800d5d8:	e7fe      	b.n	800d5d8 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800d5da:	f001 f84f 	bl	800e67c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d5de:	4b1d      	ldr	r3, [pc, #116]	; (800d654 <xTaskCheckForTimeOut+0xc4>)
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	685b      	ldr	r3, [r3, #4]
 800d5e8:	69ba      	ldr	r2, [r7, #24]
 800d5ea:	1ad3      	subs	r3, r2, r3
 800d5ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d5f6:	d102      	bne.n	800d5fe <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	61fb      	str	r3, [r7, #28]
 800d5fc:	e023      	b.n	800d646 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681a      	ldr	r2, [r3, #0]
 800d602:	4b15      	ldr	r3, [pc, #84]	; (800d658 <xTaskCheckForTimeOut+0xc8>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	429a      	cmp	r2, r3
 800d608:	d007      	beq.n	800d61a <xTaskCheckForTimeOut+0x8a>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	685b      	ldr	r3, [r3, #4]
 800d60e:	69ba      	ldr	r2, [r7, #24]
 800d610:	429a      	cmp	r2, r3
 800d612:	d302      	bcc.n	800d61a <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d614:	2301      	movs	r3, #1
 800d616:	61fb      	str	r3, [r7, #28]
 800d618:	e015      	b.n	800d646 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d61a:	683b      	ldr	r3, [r7, #0]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	697a      	ldr	r2, [r7, #20]
 800d620:	429a      	cmp	r2, r3
 800d622:	d20b      	bcs.n	800d63c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	681a      	ldr	r2, [r3, #0]
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	1ad2      	subs	r2, r2, r3
 800d62c:	683b      	ldr	r3, [r7, #0]
 800d62e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d630:	6878      	ldr	r0, [r7, #4]
 800d632:	f7ff ff97 	bl	800d564 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d636:	2300      	movs	r3, #0
 800d638:	61fb      	str	r3, [r7, #28]
 800d63a:	e004      	b.n	800d646 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	2200      	movs	r2, #0
 800d640:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d642:	2301      	movs	r3, #1
 800d644:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d646:	f001 f84d 	bl	800e6e4 <vPortExitCritical>

	return xReturn;
 800d64a:	69fb      	ldr	r3, [r7, #28]
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3720      	adds	r7, #32
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}
 800d654:	20000b90 	.word	0x20000b90
 800d658:	20000ba4 	.word	0x20000ba4

0800d65c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d65c:	b480      	push	{r7}
 800d65e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d660:	4b03      	ldr	r3, [pc, #12]	; (800d670 <vTaskMissedYield+0x14>)
 800d662:	2201      	movs	r2, #1
 800d664:	601a      	str	r2, [r3, #0]
}
 800d666:	bf00      	nop
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr
 800d670:	20000ba0 	.word	0x20000ba0

0800d674 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b082      	sub	sp, #8
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d67c:	f000 f852 	bl	800d724 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d680:	4b06      	ldr	r3, [pc, #24]	; (800d69c <prvIdleTask+0x28>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	2b01      	cmp	r3, #1
 800d686:	d9f9      	bls.n	800d67c <prvIdleTask+0x8>
			{
				taskYIELD();
 800d688:	4b05      	ldr	r3, [pc, #20]	; (800d6a0 <prvIdleTask+0x2c>)
 800d68a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d68e:	601a      	str	r2, [r3, #0]
 800d690:	f3bf 8f4f 	dsb	sy
 800d694:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d698:	e7f0      	b.n	800d67c <prvIdleTask+0x8>
 800d69a:	bf00      	nop
 800d69c:	20000a90 	.word	0x20000a90
 800d6a0:	e000ed04 	.word	0xe000ed04

0800d6a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	607b      	str	r3, [r7, #4]
 800d6ae:	e00c      	b.n	800d6ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d6b0:	687a      	ldr	r2, [r7, #4]
 800d6b2:	4613      	mov	r3, r2
 800d6b4:	009b      	lsls	r3, r3, #2
 800d6b6:	4413      	add	r3, r2
 800d6b8:	009b      	lsls	r3, r3, #2
 800d6ba:	4a12      	ldr	r2, [pc, #72]	; (800d704 <prvInitialiseTaskLists+0x60>)
 800d6bc:	4413      	add	r3, r2
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7fe fa5c 	bl	800bb7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	607b      	str	r3, [r7, #4]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2b06      	cmp	r3, #6
 800d6ce:	d9ef      	bls.n	800d6b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d6d0:	480d      	ldr	r0, [pc, #52]	; (800d708 <prvInitialiseTaskLists+0x64>)
 800d6d2:	f7fe fa53 	bl	800bb7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d6d6:	480d      	ldr	r0, [pc, #52]	; (800d70c <prvInitialiseTaskLists+0x68>)
 800d6d8:	f7fe fa50 	bl	800bb7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d6dc:	480c      	ldr	r0, [pc, #48]	; (800d710 <prvInitialiseTaskLists+0x6c>)
 800d6de:	f7fe fa4d 	bl	800bb7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d6e2:	480c      	ldr	r0, [pc, #48]	; (800d714 <prvInitialiseTaskLists+0x70>)
 800d6e4:	f7fe fa4a 	bl	800bb7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d6e8:	480b      	ldr	r0, [pc, #44]	; (800d718 <prvInitialiseTaskLists+0x74>)
 800d6ea:	f7fe fa47 	bl	800bb7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d6ee:	4b0b      	ldr	r3, [pc, #44]	; (800d71c <prvInitialiseTaskLists+0x78>)
 800d6f0:	4a05      	ldr	r2, [pc, #20]	; (800d708 <prvInitialiseTaskLists+0x64>)
 800d6f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d6f4:	4b0a      	ldr	r3, [pc, #40]	; (800d720 <prvInitialiseTaskLists+0x7c>)
 800d6f6:	4a05      	ldr	r2, [pc, #20]	; (800d70c <prvInitialiseTaskLists+0x68>)
 800d6f8:	601a      	str	r2, [r3, #0]
}
 800d6fa:	bf00      	nop
 800d6fc:	3708      	adds	r7, #8
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	20000a90 	.word	0x20000a90
 800d708:	20000b1c 	.word	0x20000b1c
 800d70c:	20000b30 	.word	0x20000b30
 800d710:	20000b4c 	.word	0x20000b4c
 800d714:	20000b60 	.word	0x20000b60
 800d718:	20000b78 	.word	0x20000b78
 800d71c:	20000b44 	.word	0x20000b44
 800d720:	20000b48 	.word	0x20000b48

0800d724 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b082      	sub	sp, #8
 800d728:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d72a:	e019      	b.n	800d760 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d72c:	f000 ffa6 	bl	800e67c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d730:	4b10      	ldr	r3, [pc, #64]	; (800d774 <prvCheckTasksWaitingTermination+0x50>)
 800d732:	68db      	ldr	r3, [r3, #12]
 800d734:	68db      	ldr	r3, [r3, #12]
 800d736:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	3304      	adds	r3, #4
 800d73c:	4618      	mov	r0, r3
 800d73e:	f7fe faa7 	bl	800bc90 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d742:	4b0d      	ldr	r3, [pc, #52]	; (800d778 <prvCheckTasksWaitingTermination+0x54>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	3b01      	subs	r3, #1
 800d748:	4a0b      	ldr	r2, [pc, #44]	; (800d778 <prvCheckTasksWaitingTermination+0x54>)
 800d74a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d74c:	4b0b      	ldr	r3, [pc, #44]	; (800d77c <prvCheckTasksWaitingTermination+0x58>)
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	3b01      	subs	r3, #1
 800d752:	4a0a      	ldr	r2, [pc, #40]	; (800d77c <prvCheckTasksWaitingTermination+0x58>)
 800d754:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d756:	f000 ffc5 	bl	800e6e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d75a:	6878      	ldr	r0, [r7, #4]
 800d75c:	f000 f810 	bl	800d780 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d760:	4b06      	ldr	r3, [pc, #24]	; (800d77c <prvCheckTasksWaitingTermination+0x58>)
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d1e1      	bne.n	800d72c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d768:	bf00      	nop
 800d76a:	bf00      	nop
 800d76c:	3708      	adds	r7, #8
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}
 800d772:	bf00      	nop
 800d774:	20000b60 	.word	0x20000b60
 800d778:	20000b8c 	.word	0x20000b8c
 800d77c:	20000b74 	.word	0x20000b74

0800d780 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d780:	b580      	push	{r7, lr}
 800d782:	b084      	sub	sp, #16
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	334c      	adds	r3, #76	; 0x4c
 800d78c:	4618      	mov	r0, r3
 800d78e:	f001 fb2f 	bl	800edf0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d108      	bne.n	800d7ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	f001 f961 	bl	800ea68 <vPortFree>
				vPortFree( pxTCB );
 800d7a6:	6878      	ldr	r0, [r7, #4]
 800d7a8:	f001 f95e 	bl	800ea68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d7ac:	e01a      	b.n	800d7e4 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d7b4:	2b01      	cmp	r3, #1
 800d7b6:	d103      	bne.n	800d7c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f001 f955 	bl	800ea68 <vPortFree>
	}
 800d7be:	e011      	b.n	800d7e4 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d7c6:	2b02      	cmp	r3, #2
 800d7c8:	d00c      	beq.n	800d7e4 <prvDeleteTCB+0x64>
	__asm volatile
 800d7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7ce:	b672      	cpsid	i
 800d7d0:	f383 8811 	msr	BASEPRI, r3
 800d7d4:	f3bf 8f6f 	isb	sy
 800d7d8:	f3bf 8f4f 	dsb	sy
 800d7dc:	b662      	cpsie	i
 800d7de:	60fb      	str	r3, [r7, #12]
}
 800d7e0:	bf00      	nop
 800d7e2:	e7fe      	b.n	800d7e2 <prvDeleteTCB+0x62>
	}
 800d7e4:	bf00      	nop
 800d7e6:	3710      	adds	r7, #16
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d7ec:	b480      	push	{r7}
 800d7ee:	b083      	sub	sp, #12
 800d7f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d7f2:	4b0c      	ldr	r3, [pc, #48]	; (800d824 <prvResetNextTaskUnblockTime+0x38>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d104      	bne.n	800d806 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d7fc:	4b0a      	ldr	r3, [pc, #40]	; (800d828 <prvResetNextTaskUnblockTime+0x3c>)
 800d7fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d802:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d804:	e008      	b.n	800d818 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d806:	4b07      	ldr	r3, [pc, #28]	; (800d824 <prvResetNextTaskUnblockTime+0x38>)
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	68db      	ldr	r3, [r3, #12]
 800d80c:	68db      	ldr	r3, [r3, #12]
 800d80e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	685b      	ldr	r3, [r3, #4]
 800d814:	4a04      	ldr	r2, [pc, #16]	; (800d828 <prvResetNextTaskUnblockTime+0x3c>)
 800d816:	6013      	str	r3, [r2, #0]
}
 800d818:	bf00      	nop
 800d81a:	370c      	adds	r7, #12
 800d81c:	46bd      	mov	sp, r7
 800d81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d822:	4770      	bx	lr
 800d824:	20000b44 	.word	0x20000b44
 800d828:	20000bac 	.word	0x20000bac

0800d82c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d82c:	b480      	push	{r7}
 800d82e:	b083      	sub	sp, #12
 800d830:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d832:	4b0b      	ldr	r3, [pc, #44]	; (800d860 <xTaskGetSchedulerState+0x34>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d102      	bne.n	800d840 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d83a:	2301      	movs	r3, #1
 800d83c:	607b      	str	r3, [r7, #4]
 800d83e:	e008      	b.n	800d852 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d840:	4b08      	ldr	r3, [pc, #32]	; (800d864 <xTaskGetSchedulerState+0x38>)
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d102      	bne.n	800d84e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d848:	2302      	movs	r3, #2
 800d84a:	607b      	str	r3, [r7, #4]
 800d84c:	e001      	b.n	800d852 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d84e:	2300      	movs	r3, #0
 800d850:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d852:	687b      	ldr	r3, [r7, #4]
	}
 800d854:	4618      	mov	r0, r3
 800d856:	370c      	adds	r7, #12
 800d858:	46bd      	mov	sp, r7
 800d85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85e:	4770      	bx	lr
 800d860:	20000b98 	.word	0x20000b98
 800d864:	20000bb4 	.word	0x20000bb4

0800d868 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b084      	sub	sp, #16
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d874:	2300      	movs	r3, #0
 800d876:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d069      	beq.n	800d952 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d882:	4b36      	ldr	r3, [pc, #216]	; (800d95c <xTaskPriorityInherit+0xf4>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d888:	429a      	cmp	r2, r3
 800d88a:	d259      	bcs.n	800d940 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	699b      	ldr	r3, [r3, #24]
 800d890:	2b00      	cmp	r3, #0
 800d892:	db06      	blt.n	800d8a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d894:	4b31      	ldr	r3, [pc, #196]	; (800d95c <xTaskPriorityInherit+0xf4>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d89a:	f1c3 0207 	rsb	r2, r3, #7
 800d89e:	68bb      	ldr	r3, [r7, #8]
 800d8a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d8a2:	68bb      	ldr	r3, [r7, #8]
 800d8a4:	6959      	ldr	r1, [r3, #20]
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8aa:	4613      	mov	r3, r2
 800d8ac:	009b      	lsls	r3, r3, #2
 800d8ae:	4413      	add	r3, r2
 800d8b0:	009b      	lsls	r3, r3, #2
 800d8b2:	4a2b      	ldr	r2, [pc, #172]	; (800d960 <xTaskPriorityInherit+0xf8>)
 800d8b4:	4413      	add	r3, r2
 800d8b6:	4299      	cmp	r1, r3
 800d8b8:	d13a      	bne.n	800d930 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d8ba:	68bb      	ldr	r3, [r7, #8]
 800d8bc:	3304      	adds	r3, #4
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f7fe f9e6 	bl	800bc90 <uxListRemove>
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d115      	bne.n	800d8f6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d8ca:	68bb      	ldr	r3, [r7, #8]
 800d8cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8ce:	4924      	ldr	r1, [pc, #144]	; (800d960 <xTaskPriorityInherit+0xf8>)
 800d8d0:	4613      	mov	r3, r2
 800d8d2:	009b      	lsls	r3, r3, #2
 800d8d4:	4413      	add	r3, r2
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	440b      	add	r3, r1
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d10a      	bne.n	800d8f6 <xTaskPriorityInherit+0x8e>
 800d8e0:	68bb      	ldr	r3, [r7, #8]
 800d8e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8e4:	2201      	movs	r2, #1
 800d8e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d8ea:	43da      	mvns	r2, r3
 800d8ec:	4b1d      	ldr	r3, [pc, #116]	; (800d964 <xTaskPriorityInherit+0xfc>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	4013      	ands	r3, r2
 800d8f2:	4a1c      	ldr	r2, [pc, #112]	; (800d964 <xTaskPriorityInherit+0xfc>)
 800d8f4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d8f6:	4b19      	ldr	r3, [pc, #100]	; (800d95c <xTaskPriorityInherit+0xf4>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8fc:	68bb      	ldr	r3, [r7, #8]
 800d8fe:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d904:	2201      	movs	r2, #1
 800d906:	409a      	lsls	r2, r3
 800d908:	4b16      	ldr	r3, [pc, #88]	; (800d964 <xTaskPriorityInherit+0xfc>)
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	4313      	orrs	r3, r2
 800d90e:	4a15      	ldr	r2, [pc, #84]	; (800d964 <xTaskPriorityInherit+0xfc>)
 800d910:	6013      	str	r3, [r2, #0]
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d916:	4613      	mov	r3, r2
 800d918:	009b      	lsls	r3, r3, #2
 800d91a:	4413      	add	r3, r2
 800d91c:	009b      	lsls	r3, r3, #2
 800d91e:	4a10      	ldr	r2, [pc, #64]	; (800d960 <xTaskPriorityInherit+0xf8>)
 800d920:	441a      	add	r2, r3
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	3304      	adds	r3, #4
 800d926:	4619      	mov	r1, r3
 800d928:	4610      	mov	r0, r2
 800d92a:	f7fe f954 	bl	800bbd6 <vListInsertEnd>
 800d92e:	e004      	b.n	800d93a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d930:	4b0a      	ldr	r3, [pc, #40]	; (800d95c <xTaskPriorityInherit+0xf4>)
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d93a:	2301      	movs	r3, #1
 800d93c:	60fb      	str	r3, [r7, #12]
 800d93e:	e008      	b.n	800d952 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d940:	68bb      	ldr	r3, [r7, #8]
 800d942:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d944:	4b05      	ldr	r3, [pc, #20]	; (800d95c <xTaskPriorityInherit+0xf4>)
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d94a:	429a      	cmp	r2, r3
 800d94c:	d201      	bcs.n	800d952 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d94e:	2301      	movs	r3, #1
 800d950:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d952:	68fb      	ldr	r3, [r7, #12]
	}
 800d954:	4618      	mov	r0, r3
 800d956:	3710      	adds	r7, #16
 800d958:	46bd      	mov	sp, r7
 800d95a:	bd80      	pop	{r7, pc}
 800d95c:	20000a8c 	.word	0x20000a8c
 800d960:	20000a90 	.word	0x20000a90
 800d964:	20000b94 	.word	0x20000b94

0800d968 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b086      	sub	sp, #24
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d974:	2300      	movs	r3, #0
 800d976:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d072      	beq.n	800da64 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d97e:	4b3c      	ldr	r3, [pc, #240]	; (800da70 <xTaskPriorityDisinherit+0x108>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	693a      	ldr	r2, [r7, #16]
 800d984:	429a      	cmp	r2, r3
 800d986:	d00c      	beq.n	800d9a2 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800d988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d98c:	b672      	cpsid	i
 800d98e:	f383 8811 	msr	BASEPRI, r3
 800d992:	f3bf 8f6f 	isb	sy
 800d996:	f3bf 8f4f 	dsb	sy
 800d99a:	b662      	cpsie	i
 800d99c:	60fb      	str	r3, [r7, #12]
}
 800d99e:	bf00      	nop
 800d9a0:	e7fe      	b.n	800d9a0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d10c      	bne.n	800d9c4 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800d9aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ae:	b672      	cpsid	i
 800d9b0:	f383 8811 	msr	BASEPRI, r3
 800d9b4:	f3bf 8f6f 	isb	sy
 800d9b8:	f3bf 8f4f 	dsb	sy
 800d9bc:	b662      	cpsie	i
 800d9be:	60bb      	str	r3, [r7, #8]
}
 800d9c0:	bf00      	nop
 800d9c2:	e7fe      	b.n	800d9c2 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800d9c4:	693b      	ldr	r3, [r7, #16]
 800d9c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9c8:	1e5a      	subs	r2, r3, #1
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d9ce:	693b      	ldr	r3, [r7, #16]
 800d9d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d044      	beq.n	800da64 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d9da:	693b      	ldr	r3, [r7, #16]
 800d9dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d140      	bne.n	800da64 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9e2:	693b      	ldr	r3, [r7, #16]
 800d9e4:	3304      	adds	r3, #4
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	f7fe f952 	bl	800bc90 <uxListRemove>
 800d9ec:	4603      	mov	r3, r0
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d115      	bne.n	800da1e <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9f6:	491f      	ldr	r1, [pc, #124]	; (800da74 <xTaskPriorityDisinherit+0x10c>)
 800d9f8:	4613      	mov	r3, r2
 800d9fa:	009b      	lsls	r3, r3, #2
 800d9fc:	4413      	add	r3, r2
 800d9fe:	009b      	lsls	r3, r3, #2
 800da00:	440b      	add	r3, r1
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d10a      	bne.n	800da1e <xTaskPriorityDisinherit+0xb6>
 800da08:	693b      	ldr	r3, [r7, #16]
 800da0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da0c:	2201      	movs	r2, #1
 800da0e:	fa02 f303 	lsl.w	r3, r2, r3
 800da12:	43da      	mvns	r2, r3
 800da14:	4b18      	ldr	r3, [pc, #96]	; (800da78 <xTaskPriorityDisinherit+0x110>)
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	4013      	ands	r3, r2
 800da1a:	4a17      	ldr	r2, [pc, #92]	; (800da78 <xTaskPriorityDisinherit+0x110>)
 800da1c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da2a:	f1c3 0207 	rsb	r2, r3, #7
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da36:	2201      	movs	r2, #1
 800da38:	409a      	lsls	r2, r3
 800da3a:	4b0f      	ldr	r3, [pc, #60]	; (800da78 <xTaskPriorityDisinherit+0x110>)
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	4313      	orrs	r3, r2
 800da40:	4a0d      	ldr	r2, [pc, #52]	; (800da78 <xTaskPriorityDisinherit+0x110>)
 800da42:	6013      	str	r3, [r2, #0]
 800da44:	693b      	ldr	r3, [r7, #16]
 800da46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da48:	4613      	mov	r3, r2
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4413      	add	r3, r2
 800da4e:	009b      	lsls	r3, r3, #2
 800da50:	4a08      	ldr	r2, [pc, #32]	; (800da74 <xTaskPriorityDisinherit+0x10c>)
 800da52:	441a      	add	r2, r3
 800da54:	693b      	ldr	r3, [r7, #16]
 800da56:	3304      	adds	r3, #4
 800da58:	4619      	mov	r1, r3
 800da5a:	4610      	mov	r0, r2
 800da5c:	f7fe f8bb 	bl	800bbd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800da60:	2301      	movs	r3, #1
 800da62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800da64:	697b      	ldr	r3, [r7, #20]
	}
 800da66:	4618      	mov	r0, r3
 800da68:	3718      	adds	r7, #24
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	bf00      	nop
 800da70:	20000a8c 	.word	0x20000a8c
 800da74:	20000a90 	.word	0x20000a90
 800da78:	20000b94 	.word	0x20000b94

0800da7c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b088      	sub	sp, #32
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800da8a:	2301      	movs	r3, #1
 800da8c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	2b00      	cmp	r3, #0
 800da92:	f000 8087 	beq.w	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800da96:	69bb      	ldr	r3, [r7, #24]
 800da98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d10c      	bne.n	800dab8 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800da9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daa2:	b672      	cpsid	i
 800daa4:	f383 8811 	msr	BASEPRI, r3
 800daa8:	f3bf 8f6f 	isb	sy
 800daac:	f3bf 8f4f 	dsb	sy
 800dab0:	b662      	cpsie	i
 800dab2:	60fb      	str	r3, [r7, #12]
}
 800dab4:	bf00      	nop
 800dab6:	e7fe      	b.n	800dab6 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dab8:	69bb      	ldr	r3, [r7, #24]
 800daba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dabc:	683a      	ldr	r2, [r7, #0]
 800dabe:	429a      	cmp	r2, r3
 800dac0:	d902      	bls.n	800dac8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	61fb      	str	r3, [r7, #28]
 800dac6:	e002      	b.n	800dace <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800dac8:	69bb      	ldr	r3, [r7, #24]
 800daca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dacc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dace:	69bb      	ldr	r3, [r7, #24]
 800dad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dad2:	69fa      	ldr	r2, [r7, #28]
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d065      	beq.n	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800dad8:	69bb      	ldr	r3, [r7, #24]
 800dada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dadc:	697a      	ldr	r2, [r7, #20]
 800dade:	429a      	cmp	r2, r3
 800dae0:	d160      	bne.n	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dae2:	4b32      	ldr	r3, [pc, #200]	; (800dbac <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	69ba      	ldr	r2, [r7, #24]
 800dae8:	429a      	cmp	r2, r3
 800daea:	d10c      	bne.n	800db06 <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800daec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf0:	b672      	cpsid	i
 800daf2:	f383 8811 	msr	BASEPRI, r3
 800daf6:	f3bf 8f6f 	isb	sy
 800dafa:	f3bf 8f4f 	dsb	sy
 800dafe:	b662      	cpsie	i
 800db00:	60bb      	str	r3, [r7, #8]
}
 800db02:	bf00      	nop
 800db04:	e7fe      	b.n	800db04 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800db06:	69bb      	ldr	r3, [r7, #24]
 800db08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db0a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800db0c:	69bb      	ldr	r3, [r7, #24]
 800db0e:	69fa      	ldr	r2, [r7, #28]
 800db10:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800db12:	69bb      	ldr	r3, [r7, #24]
 800db14:	699b      	ldr	r3, [r3, #24]
 800db16:	2b00      	cmp	r3, #0
 800db18:	db04      	blt.n	800db24 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db1a:	69fb      	ldr	r3, [r7, #28]
 800db1c:	f1c3 0207 	rsb	r2, r3, #7
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800db24:	69bb      	ldr	r3, [r7, #24]
 800db26:	6959      	ldr	r1, [r3, #20]
 800db28:	693a      	ldr	r2, [r7, #16]
 800db2a:	4613      	mov	r3, r2
 800db2c:	009b      	lsls	r3, r3, #2
 800db2e:	4413      	add	r3, r2
 800db30:	009b      	lsls	r3, r3, #2
 800db32:	4a1f      	ldr	r2, [pc, #124]	; (800dbb0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800db34:	4413      	add	r3, r2
 800db36:	4299      	cmp	r1, r3
 800db38:	d134      	bne.n	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800db3a:	69bb      	ldr	r3, [r7, #24]
 800db3c:	3304      	adds	r3, #4
 800db3e:	4618      	mov	r0, r3
 800db40:	f7fe f8a6 	bl	800bc90 <uxListRemove>
 800db44:	4603      	mov	r3, r0
 800db46:	2b00      	cmp	r3, #0
 800db48:	d115      	bne.n	800db76 <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800db4a:	69bb      	ldr	r3, [r7, #24]
 800db4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db4e:	4918      	ldr	r1, [pc, #96]	; (800dbb0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800db50:	4613      	mov	r3, r2
 800db52:	009b      	lsls	r3, r3, #2
 800db54:	4413      	add	r3, r2
 800db56:	009b      	lsls	r3, r3, #2
 800db58:	440b      	add	r3, r1
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d10a      	bne.n	800db76 <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800db60:	69bb      	ldr	r3, [r7, #24]
 800db62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db64:	2201      	movs	r2, #1
 800db66:	fa02 f303 	lsl.w	r3, r2, r3
 800db6a:	43da      	mvns	r2, r3
 800db6c:	4b11      	ldr	r3, [pc, #68]	; (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	4013      	ands	r3, r2
 800db72:	4a10      	ldr	r2, [pc, #64]	; (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800db74:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800db76:	69bb      	ldr	r3, [r7, #24]
 800db78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db7a:	2201      	movs	r2, #1
 800db7c:	409a      	lsls	r2, r3
 800db7e:	4b0d      	ldr	r3, [pc, #52]	; (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	4313      	orrs	r3, r2
 800db84:	4a0b      	ldr	r2, [pc, #44]	; (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800db86:	6013      	str	r3, [r2, #0]
 800db88:	69bb      	ldr	r3, [r7, #24]
 800db8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db8c:	4613      	mov	r3, r2
 800db8e:	009b      	lsls	r3, r3, #2
 800db90:	4413      	add	r3, r2
 800db92:	009b      	lsls	r3, r3, #2
 800db94:	4a06      	ldr	r2, [pc, #24]	; (800dbb0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800db96:	441a      	add	r2, r3
 800db98:	69bb      	ldr	r3, [r7, #24]
 800db9a:	3304      	adds	r3, #4
 800db9c:	4619      	mov	r1, r3
 800db9e:	4610      	mov	r0, r2
 800dba0:	f7fe f819 	bl	800bbd6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dba4:	bf00      	nop
 800dba6:	3720      	adds	r7, #32
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}
 800dbac:	20000a8c 	.word	0x20000a8c
 800dbb0:	20000a90 	.word	0x20000a90
 800dbb4:	20000b94 	.word	0x20000b94

0800dbb8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800dbb8:	b480      	push	{r7}
 800dbba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800dbbc:	4b07      	ldr	r3, [pc, #28]	; (800dbdc <pvTaskIncrementMutexHeldCount+0x24>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d004      	beq.n	800dbce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800dbc4:	4b05      	ldr	r3, [pc, #20]	; (800dbdc <pvTaskIncrementMutexHeldCount+0x24>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dbca:	3201      	adds	r2, #1
 800dbcc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800dbce:	4b03      	ldr	r3, [pc, #12]	; (800dbdc <pvTaskIncrementMutexHeldCount+0x24>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
	}
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbda:	4770      	bx	lr
 800dbdc:	20000a8c 	.word	0x20000a8c

0800dbe0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b084      	sub	sp, #16
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
 800dbe8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dbea:	4b29      	ldr	r3, [pc, #164]	; (800dc90 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dbf0:	4b28      	ldr	r3, [pc, #160]	; (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	3304      	adds	r3, #4
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f7fe f84a 	bl	800bc90 <uxListRemove>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d10b      	bne.n	800dc1a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800dc02:	4b24      	ldr	r3, [pc, #144]	; (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc08:	2201      	movs	r2, #1
 800dc0a:	fa02 f303 	lsl.w	r3, r2, r3
 800dc0e:	43da      	mvns	r2, r3
 800dc10:	4b21      	ldr	r3, [pc, #132]	; (800dc98 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	4013      	ands	r3, r2
 800dc16:	4a20      	ldr	r2, [pc, #128]	; (800dc98 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc18:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dc20:	d10a      	bne.n	800dc38 <prvAddCurrentTaskToDelayedList+0x58>
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d007      	beq.n	800dc38 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc28:	4b1a      	ldr	r3, [pc, #104]	; (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	3304      	adds	r3, #4
 800dc2e:	4619      	mov	r1, r3
 800dc30:	481a      	ldr	r0, [pc, #104]	; (800dc9c <prvAddCurrentTaskToDelayedList+0xbc>)
 800dc32:	f7fd ffd0 	bl	800bbd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dc36:	e026      	b.n	800dc86 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dc38:	68fa      	ldr	r2, [r7, #12]
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	4413      	add	r3, r2
 800dc3e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dc40:	4b14      	ldr	r3, [pc, #80]	; (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	68ba      	ldr	r2, [r7, #8]
 800dc46:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dc48:	68ba      	ldr	r2, [r7, #8]
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	429a      	cmp	r2, r3
 800dc4e:	d209      	bcs.n	800dc64 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc50:	4b13      	ldr	r3, [pc, #76]	; (800dca0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800dc52:	681a      	ldr	r2, [r3, #0]
 800dc54:	4b0f      	ldr	r3, [pc, #60]	; (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	3304      	adds	r3, #4
 800dc5a:	4619      	mov	r1, r3
 800dc5c:	4610      	mov	r0, r2
 800dc5e:	f7fd ffde 	bl	800bc1e <vListInsert>
}
 800dc62:	e010      	b.n	800dc86 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc64:	4b0f      	ldr	r3, [pc, #60]	; (800dca4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dc66:	681a      	ldr	r2, [r3, #0]
 800dc68:	4b0a      	ldr	r3, [pc, #40]	; (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	3304      	adds	r3, #4
 800dc6e:	4619      	mov	r1, r3
 800dc70:	4610      	mov	r0, r2
 800dc72:	f7fd ffd4 	bl	800bc1e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dc76:	4b0c      	ldr	r3, [pc, #48]	; (800dca8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	68ba      	ldr	r2, [r7, #8]
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d202      	bcs.n	800dc86 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800dc80:	4a09      	ldr	r2, [pc, #36]	; (800dca8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dc82:	68bb      	ldr	r3, [r7, #8]
 800dc84:	6013      	str	r3, [r2, #0]
}
 800dc86:	bf00      	nop
 800dc88:	3710      	adds	r7, #16
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	20000b90 	.word	0x20000b90
 800dc94:	20000a8c 	.word	0x20000a8c
 800dc98:	20000b94 	.word	0x20000b94
 800dc9c:	20000b78 	.word	0x20000b78
 800dca0:	20000b48 	.word	0x20000b48
 800dca4:	20000b44 	.word	0x20000b44
 800dca8:	20000bac 	.word	0x20000bac

0800dcac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b08a      	sub	sp, #40	; 0x28
 800dcb0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dcb6:	f000 fb97 	bl	800e3e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dcba:	4b1d      	ldr	r3, [pc, #116]	; (800dd30 <xTimerCreateTimerTask+0x84>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d021      	beq.n	800dd06 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800dcca:	1d3a      	adds	r2, r7, #4
 800dccc:	f107 0108 	add.w	r1, r7, #8
 800dcd0:	f107 030c 	add.w	r3, r7, #12
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	f7f2 fc89 	bl	80005ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dcda:	6879      	ldr	r1, [r7, #4]
 800dcdc:	68bb      	ldr	r3, [r7, #8]
 800dcde:	68fa      	ldr	r2, [r7, #12]
 800dce0:	9202      	str	r2, [sp, #8]
 800dce2:	9301      	str	r3, [sp, #4]
 800dce4:	2302      	movs	r3, #2
 800dce6:	9300      	str	r3, [sp, #0]
 800dce8:	2300      	movs	r3, #0
 800dcea:	460a      	mov	r2, r1
 800dcec:	4911      	ldr	r1, [pc, #68]	; (800dd34 <xTimerCreateTimerTask+0x88>)
 800dcee:	4812      	ldr	r0, [pc, #72]	; (800dd38 <xTimerCreateTimerTask+0x8c>)
 800dcf0:	f7fe feb8 	bl	800ca64 <xTaskCreateStatic>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	4a11      	ldr	r2, [pc, #68]	; (800dd3c <xTimerCreateTimerTask+0x90>)
 800dcf8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dcfa:	4b10      	ldr	r3, [pc, #64]	; (800dd3c <xTimerCreateTimerTask+0x90>)
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d001      	beq.n	800dd06 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800dd02:	2301      	movs	r3, #1
 800dd04:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d10c      	bne.n	800dd26 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800dd0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd10:	b672      	cpsid	i
 800dd12:	f383 8811 	msr	BASEPRI, r3
 800dd16:	f3bf 8f6f 	isb	sy
 800dd1a:	f3bf 8f4f 	dsb	sy
 800dd1e:	b662      	cpsie	i
 800dd20:	613b      	str	r3, [r7, #16]
}
 800dd22:	bf00      	nop
 800dd24:	e7fe      	b.n	800dd24 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800dd26:	697b      	ldr	r3, [r7, #20]
}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3718      	adds	r7, #24
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}
 800dd30:	20000be8 	.word	0x20000be8
 800dd34:	0800f7f0 	.word	0x0800f7f0
 800dd38:	0800dfbd 	.word	0x0800dfbd
 800dd3c:	20000bec 	.word	0x20000bec

0800dd40 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b088      	sub	sp, #32
 800dd44:	af02      	add	r7, sp, #8
 800dd46:	60f8      	str	r0, [r7, #12]
 800dd48:	60b9      	str	r1, [r7, #8]
 800dd4a:	607a      	str	r2, [r7, #4]
 800dd4c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800dd4e:	2028      	movs	r0, #40	; 0x28
 800dd50:	f000 fdc0 	bl	800e8d4 <pvPortMalloc>
 800dd54:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d00d      	beq.n	800dd78 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800dd5c:	697b      	ldr	r3, [r7, #20]
 800dd5e:	2200      	movs	r2, #0
 800dd60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800dd64:	697b      	ldr	r3, [r7, #20]
 800dd66:	9301      	str	r3, [sp, #4]
 800dd68:	6a3b      	ldr	r3, [r7, #32]
 800dd6a:	9300      	str	r3, [sp, #0]
 800dd6c:	683b      	ldr	r3, [r7, #0]
 800dd6e:	687a      	ldr	r2, [r7, #4]
 800dd70:	68b9      	ldr	r1, [r7, #8]
 800dd72:	68f8      	ldr	r0, [r7, #12]
 800dd74:	f000 f847 	bl	800de06 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800dd78:	697b      	ldr	r3, [r7, #20]
	}
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	3718      	adds	r7, #24
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}

0800dd82 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800dd82:	b580      	push	{r7, lr}
 800dd84:	b08a      	sub	sp, #40	; 0x28
 800dd86:	af02      	add	r7, sp, #8
 800dd88:	60f8      	str	r0, [r7, #12]
 800dd8a:	60b9      	str	r1, [r7, #8]
 800dd8c:	607a      	str	r2, [r7, #4]
 800dd8e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800dd90:	2328      	movs	r3, #40	; 0x28
 800dd92:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	2b28      	cmp	r3, #40	; 0x28
 800dd98:	d00c      	beq.n	800ddb4 <xTimerCreateStatic+0x32>
	__asm volatile
 800dd9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd9e:	b672      	cpsid	i
 800dda0:	f383 8811 	msr	BASEPRI, r3
 800dda4:	f3bf 8f6f 	isb	sy
 800dda8:	f3bf 8f4f 	dsb	sy
 800ddac:	b662      	cpsie	i
 800ddae:	61bb      	str	r3, [r7, #24]
}
 800ddb0:	bf00      	nop
 800ddb2:	e7fe      	b.n	800ddb2 <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ddb4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ddb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d10c      	bne.n	800ddd6 <xTimerCreateStatic+0x54>
	__asm volatile
 800ddbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddc0:	b672      	cpsid	i
 800ddc2:	f383 8811 	msr	BASEPRI, r3
 800ddc6:	f3bf 8f6f 	isb	sy
 800ddca:	f3bf 8f4f 	dsb	sy
 800ddce:	b662      	cpsie	i
 800ddd0:	617b      	str	r3, [r7, #20]
}
 800ddd2:	bf00      	nop
 800ddd4:	e7fe      	b.n	800ddd4 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ddd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddd8:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ddda:	69fb      	ldr	r3, [r7, #28]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d00d      	beq.n	800ddfc <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800dde0:	69fb      	ldr	r3, [r7, #28]
 800dde2:	2202      	movs	r2, #2
 800dde4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800dde8:	69fb      	ldr	r3, [r7, #28]
 800ddea:	9301      	str	r3, [sp, #4]
 800ddec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddee:	9300      	str	r3, [sp, #0]
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	687a      	ldr	r2, [r7, #4]
 800ddf4:	68b9      	ldr	r1, [r7, #8]
 800ddf6:	68f8      	ldr	r0, [r7, #12]
 800ddf8:	f000 f805 	bl	800de06 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ddfc:	69fb      	ldr	r3, [r7, #28]
	}
 800ddfe:	4618      	mov	r0, r3
 800de00:	3720      	adds	r7, #32
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}

0800de06 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800de06:	b580      	push	{r7, lr}
 800de08:	b086      	sub	sp, #24
 800de0a:	af00      	add	r7, sp, #0
 800de0c:	60f8      	str	r0, [r7, #12]
 800de0e:	60b9      	str	r1, [r7, #8]
 800de10:	607a      	str	r2, [r7, #4]
 800de12:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800de14:	68bb      	ldr	r3, [r7, #8]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d10c      	bne.n	800de34 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800de1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de1e:	b672      	cpsid	i
 800de20:	f383 8811 	msr	BASEPRI, r3
 800de24:	f3bf 8f6f 	isb	sy
 800de28:	f3bf 8f4f 	dsb	sy
 800de2c:	b662      	cpsie	i
 800de2e:	617b      	str	r3, [r7, #20]
}
 800de30:	bf00      	nop
 800de32:	e7fe      	b.n	800de32 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800de34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de36:	2b00      	cmp	r3, #0
 800de38:	d01e      	beq.n	800de78 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800de3a:	f000 fad5 	bl	800e3e8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800de3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de40:	68fa      	ldr	r2, [r7, #12]
 800de42:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800de44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de46:	68ba      	ldr	r2, [r7, #8]
 800de48:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800de4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4c:	683a      	ldr	r2, [r7, #0]
 800de4e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800de50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de52:	6a3a      	ldr	r2, [r7, #32]
 800de54:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800de56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de58:	3304      	adds	r3, #4
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7fd feae 	bl	800bbbc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d008      	beq.n	800de78 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800de66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800de6c:	f043 0304 	orr.w	r3, r3, #4
 800de70:	b2da      	uxtb	r2, r3
 800de72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800de78:	bf00      	nop
 800de7a:	3718      	adds	r7, #24
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}

0800de80 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b08a      	sub	sp, #40	; 0x28
 800de84:	af00      	add	r7, sp, #0
 800de86:	60f8      	str	r0, [r7, #12]
 800de88:	60b9      	str	r1, [r7, #8]
 800de8a:	607a      	str	r2, [r7, #4]
 800de8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800de8e:	2300      	movs	r3, #0
 800de90:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d10c      	bne.n	800deb2 <xTimerGenericCommand+0x32>
	__asm volatile
 800de98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de9c:	b672      	cpsid	i
 800de9e:	f383 8811 	msr	BASEPRI, r3
 800dea2:	f3bf 8f6f 	isb	sy
 800dea6:	f3bf 8f4f 	dsb	sy
 800deaa:	b662      	cpsie	i
 800deac:	623b      	str	r3, [r7, #32]
}
 800deae:	bf00      	nop
 800deb0:	e7fe      	b.n	800deb0 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800deb2:	4b1a      	ldr	r3, [pc, #104]	; (800df1c <xTimerGenericCommand+0x9c>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d02a      	beq.n	800df10 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	2b05      	cmp	r3, #5
 800deca:	dc18      	bgt.n	800defe <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800decc:	f7ff fcae 	bl	800d82c <xTaskGetSchedulerState>
 800ded0:	4603      	mov	r3, r0
 800ded2:	2b02      	cmp	r3, #2
 800ded4:	d109      	bne.n	800deea <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ded6:	4b11      	ldr	r3, [pc, #68]	; (800df1c <xTimerGenericCommand+0x9c>)
 800ded8:	6818      	ldr	r0, [r3, #0]
 800deda:	f107 0114 	add.w	r1, r7, #20
 800dede:	2300      	movs	r3, #0
 800dee0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dee2:	f7fe f899 	bl	800c018 <xQueueGenericSend>
 800dee6:	6278      	str	r0, [r7, #36]	; 0x24
 800dee8:	e012      	b.n	800df10 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800deea:	4b0c      	ldr	r3, [pc, #48]	; (800df1c <xTimerGenericCommand+0x9c>)
 800deec:	6818      	ldr	r0, [r3, #0]
 800deee:	f107 0114 	add.w	r1, r7, #20
 800def2:	2300      	movs	r3, #0
 800def4:	2200      	movs	r2, #0
 800def6:	f7fe f88f 	bl	800c018 <xQueueGenericSend>
 800defa:	6278      	str	r0, [r7, #36]	; 0x24
 800defc:	e008      	b.n	800df10 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800defe:	4b07      	ldr	r3, [pc, #28]	; (800df1c <xTimerGenericCommand+0x9c>)
 800df00:	6818      	ldr	r0, [r3, #0]
 800df02:	f107 0114 	add.w	r1, r7, #20
 800df06:	2300      	movs	r3, #0
 800df08:	683a      	ldr	r2, [r7, #0]
 800df0a:	f7fe f98b 	bl	800c224 <xQueueGenericSendFromISR>
 800df0e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800df10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800df12:	4618      	mov	r0, r3
 800df14:	3728      	adds	r7, #40	; 0x28
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}
 800df1a:	bf00      	nop
 800df1c:	20000be8 	.word	0x20000be8

0800df20 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b088      	sub	sp, #32
 800df24:	af02      	add	r7, sp, #8
 800df26:	6078      	str	r0, [r7, #4]
 800df28:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df2a:	4b23      	ldr	r3, [pc, #140]	; (800dfb8 <prvProcessExpiredTimer+0x98>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	68db      	ldr	r3, [r3, #12]
 800df30:	68db      	ldr	r3, [r3, #12]
 800df32:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800df34:	697b      	ldr	r3, [r7, #20]
 800df36:	3304      	adds	r3, #4
 800df38:	4618      	mov	r0, r3
 800df3a:	f7fd fea9 	bl	800bc90 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800df3e:	697b      	ldr	r3, [r7, #20]
 800df40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df44:	f003 0304 	and.w	r3, r3, #4
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d024      	beq.n	800df96 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800df4c:	697b      	ldr	r3, [r7, #20]
 800df4e:	699a      	ldr	r2, [r3, #24]
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	18d1      	adds	r1, r2, r3
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	683a      	ldr	r2, [r7, #0]
 800df58:	6978      	ldr	r0, [r7, #20]
 800df5a:	f000 f8d3 	bl	800e104 <prvInsertTimerInActiveList>
 800df5e:	4603      	mov	r3, r0
 800df60:	2b00      	cmp	r3, #0
 800df62:	d021      	beq.n	800dfa8 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800df64:	2300      	movs	r3, #0
 800df66:	9300      	str	r3, [sp, #0]
 800df68:	2300      	movs	r3, #0
 800df6a:	687a      	ldr	r2, [r7, #4]
 800df6c:	2100      	movs	r1, #0
 800df6e:	6978      	ldr	r0, [r7, #20]
 800df70:	f7ff ff86 	bl	800de80 <xTimerGenericCommand>
 800df74:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800df76:	693b      	ldr	r3, [r7, #16]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d115      	bne.n	800dfa8 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800df7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df80:	b672      	cpsid	i
 800df82:	f383 8811 	msr	BASEPRI, r3
 800df86:	f3bf 8f6f 	isb	sy
 800df8a:	f3bf 8f4f 	dsb	sy
 800df8e:	b662      	cpsie	i
 800df90:	60fb      	str	r3, [r7, #12]
}
 800df92:	bf00      	nop
 800df94:	e7fe      	b.n	800df94 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df9c:	f023 0301 	bic.w	r3, r3, #1
 800dfa0:	b2da      	uxtb	r2, r3
 800dfa2:	697b      	ldr	r3, [r7, #20]
 800dfa4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dfa8:	697b      	ldr	r3, [r7, #20]
 800dfaa:	6a1b      	ldr	r3, [r3, #32]
 800dfac:	6978      	ldr	r0, [r7, #20]
 800dfae:	4798      	blx	r3
}
 800dfb0:	bf00      	nop
 800dfb2:	3718      	adds	r7, #24
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	bd80      	pop	{r7, pc}
 800dfb8:	20000be0 	.word	0x20000be0

0800dfbc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b084      	sub	sp, #16
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dfc4:	f107 0308 	add.w	r3, r7, #8
 800dfc8:	4618      	mov	r0, r3
 800dfca:	f000 f857 	bl	800e07c <prvGetNextExpireTime>
 800dfce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	4619      	mov	r1, r3
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f000 f803 	bl	800dfe0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800dfda:	f000 f8d5 	bl	800e188 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dfde:	e7f1      	b.n	800dfc4 <prvTimerTask+0x8>

0800dfe0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b084      	sub	sp, #16
 800dfe4:	af00      	add	r7, sp, #0
 800dfe6:	6078      	str	r0, [r7, #4]
 800dfe8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800dfea:	f7ff f829 	bl	800d040 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dfee:	f107 0308 	add.w	r3, r7, #8
 800dff2:	4618      	mov	r0, r3
 800dff4:	f000 f866 	bl	800e0c4 <prvSampleTimeNow>
 800dff8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800dffa:	68bb      	ldr	r3, [r7, #8]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d130      	bne.n	800e062 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d10a      	bne.n	800e01c <prvProcessTimerOrBlockTask+0x3c>
 800e006:	687a      	ldr	r2, [r7, #4]
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	429a      	cmp	r2, r3
 800e00c:	d806      	bhi.n	800e01c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e00e:	f7ff f825 	bl	800d05c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e012:	68f9      	ldr	r1, [r7, #12]
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	f7ff ff83 	bl	800df20 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e01a:	e024      	b.n	800e066 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d008      	beq.n	800e034 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e022:	4b13      	ldr	r3, [pc, #76]	; (800e070 <prvProcessTimerOrBlockTask+0x90>)
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d101      	bne.n	800e030 <prvProcessTimerOrBlockTask+0x50>
 800e02c:	2301      	movs	r3, #1
 800e02e:	e000      	b.n	800e032 <prvProcessTimerOrBlockTask+0x52>
 800e030:	2300      	movs	r3, #0
 800e032:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e034:	4b0f      	ldr	r3, [pc, #60]	; (800e074 <prvProcessTimerOrBlockTask+0x94>)
 800e036:	6818      	ldr	r0, [r3, #0]
 800e038:	687a      	ldr	r2, [r7, #4]
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	1ad3      	subs	r3, r2, r3
 800e03e:	683a      	ldr	r2, [r7, #0]
 800e040:	4619      	mov	r1, r3
 800e042:	f7fe fcdb 	bl	800c9fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e046:	f7ff f809 	bl	800d05c <xTaskResumeAll>
 800e04a:	4603      	mov	r3, r0
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d10a      	bne.n	800e066 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e050:	4b09      	ldr	r3, [pc, #36]	; (800e078 <prvProcessTimerOrBlockTask+0x98>)
 800e052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e056:	601a      	str	r2, [r3, #0]
 800e058:	f3bf 8f4f 	dsb	sy
 800e05c:	f3bf 8f6f 	isb	sy
}
 800e060:	e001      	b.n	800e066 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e062:	f7fe fffb 	bl	800d05c <xTaskResumeAll>
}
 800e066:	bf00      	nop
 800e068:	3710      	adds	r7, #16
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}
 800e06e:	bf00      	nop
 800e070:	20000be4 	.word	0x20000be4
 800e074:	20000be8 	.word	0x20000be8
 800e078:	e000ed04 	.word	0xe000ed04

0800e07c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e07c:	b480      	push	{r7}
 800e07e:	b085      	sub	sp, #20
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e084:	4b0e      	ldr	r3, [pc, #56]	; (800e0c0 <prvGetNextExpireTime+0x44>)
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d101      	bne.n	800e092 <prvGetNextExpireTime+0x16>
 800e08e:	2201      	movs	r2, #1
 800e090:	e000      	b.n	800e094 <prvGetNextExpireTime+0x18>
 800e092:	2200      	movs	r2, #0
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d105      	bne.n	800e0ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e0a0:	4b07      	ldr	r3, [pc, #28]	; (800e0c0 <prvGetNextExpireTime+0x44>)
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	68db      	ldr	r3, [r3, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	60fb      	str	r3, [r7, #12]
 800e0aa:	e001      	b.n	800e0b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e0b0:	68fb      	ldr	r3, [r7, #12]
}
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	3714      	adds	r7, #20
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0bc:	4770      	bx	lr
 800e0be:	bf00      	nop
 800e0c0:	20000be0 	.word	0x20000be0

0800e0c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b084      	sub	sp, #16
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e0cc:	f7ff f864 	bl	800d198 <xTaskGetTickCount>
 800e0d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e0d2:	4b0b      	ldr	r3, [pc, #44]	; (800e100 <prvSampleTimeNow+0x3c>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	68fa      	ldr	r2, [r7, #12]
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	d205      	bcs.n	800e0e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e0dc:	f000 f91e 	bl	800e31c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	2201      	movs	r2, #1
 800e0e4:	601a      	str	r2, [r3, #0]
 800e0e6:	e002      	b.n	800e0ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e0ee:	4a04      	ldr	r2, [pc, #16]	; (800e100 <prvSampleTimeNow+0x3c>)
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3710      	adds	r7, #16
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}
 800e0fe:	bf00      	nop
 800e100:	20000bf0 	.word	0x20000bf0

0800e104 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e104:	b580      	push	{r7, lr}
 800e106:	b086      	sub	sp, #24
 800e108:	af00      	add	r7, sp, #0
 800e10a:	60f8      	str	r0, [r7, #12]
 800e10c:	60b9      	str	r1, [r7, #8]
 800e10e:	607a      	str	r2, [r7, #4]
 800e110:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e112:	2300      	movs	r3, #0
 800e114:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	68ba      	ldr	r2, [r7, #8]
 800e11a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	68fa      	ldr	r2, [r7, #12]
 800e120:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e122:	68ba      	ldr	r2, [r7, #8]
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	429a      	cmp	r2, r3
 800e128:	d812      	bhi.n	800e150 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e12a:	687a      	ldr	r2, [r7, #4]
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	1ad2      	subs	r2, r2, r3
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	699b      	ldr	r3, [r3, #24]
 800e134:	429a      	cmp	r2, r3
 800e136:	d302      	bcc.n	800e13e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e138:	2301      	movs	r3, #1
 800e13a:	617b      	str	r3, [r7, #20]
 800e13c:	e01b      	b.n	800e176 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e13e:	4b10      	ldr	r3, [pc, #64]	; (800e180 <prvInsertTimerInActiveList+0x7c>)
 800e140:	681a      	ldr	r2, [r3, #0]
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	3304      	adds	r3, #4
 800e146:	4619      	mov	r1, r3
 800e148:	4610      	mov	r0, r2
 800e14a:	f7fd fd68 	bl	800bc1e <vListInsert>
 800e14e:	e012      	b.n	800e176 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e150:	687a      	ldr	r2, [r7, #4]
 800e152:	683b      	ldr	r3, [r7, #0]
 800e154:	429a      	cmp	r2, r3
 800e156:	d206      	bcs.n	800e166 <prvInsertTimerInActiveList+0x62>
 800e158:	68ba      	ldr	r2, [r7, #8]
 800e15a:	683b      	ldr	r3, [r7, #0]
 800e15c:	429a      	cmp	r2, r3
 800e15e:	d302      	bcc.n	800e166 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e160:	2301      	movs	r3, #1
 800e162:	617b      	str	r3, [r7, #20]
 800e164:	e007      	b.n	800e176 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e166:	4b07      	ldr	r3, [pc, #28]	; (800e184 <prvInsertTimerInActiveList+0x80>)
 800e168:	681a      	ldr	r2, [r3, #0]
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	3304      	adds	r3, #4
 800e16e:	4619      	mov	r1, r3
 800e170:	4610      	mov	r0, r2
 800e172:	f7fd fd54 	bl	800bc1e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e176:	697b      	ldr	r3, [r7, #20]
}
 800e178:	4618      	mov	r0, r3
 800e17a:	3718      	adds	r7, #24
 800e17c:	46bd      	mov	sp, r7
 800e17e:	bd80      	pop	{r7, pc}
 800e180:	20000be4 	.word	0x20000be4
 800e184:	20000be0 	.word	0x20000be0

0800e188 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b08c      	sub	sp, #48	; 0x30
 800e18c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e18e:	e0b2      	b.n	800e2f6 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e190:	68bb      	ldr	r3, [r7, #8]
 800e192:	2b00      	cmp	r3, #0
 800e194:	f2c0 80ae 	blt.w	800e2f4 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e198:	693b      	ldr	r3, [r7, #16]
 800e19a:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e19e:	695b      	ldr	r3, [r3, #20]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d004      	beq.n	800e1ae <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1a6:	3304      	adds	r3, #4
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	f7fd fd71 	bl	800bc90 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e1ae:	1d3b      	adds	r3, r7, #4
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	f7ff ff87 	bl	800e0c4 <prvSampleTimeNow>
 800e1b6:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800e1b8:	68bb      	ldr	r3, [r7, #8]
 800e1ba:	2b09      	cmp	r3, #9
 800e1bc:	f200 809b 	bhi.w	800e2f6 <prvProcessReceivedCommands+0x16e>
 800e1c0:	a201      	add	r2, pc, #4	; (adr r2, 800e1c8 <prvProcessReceivedCommands+0x40>)
 800e1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1c6:	bf00      	nop
 800e1c8:	0800e1f1 	.word	0x0800e1f1
 800e1cc:	0800e1f1 	.word	0x0800e1f1
 800e1d0:	0800e1f1 	.word	0x0800e1f1
 800e1d4:	0800e269 	.word	0x0800e269
 800e1d8:	0800e27d 	.word	0x0800e27d
 800e1dc:	0800e2cb 	.word	0x0800e2cb
 800e1e0:	0800e1f1 	.word	0x0800e1f1
 800e1e4:	0800e1f1 	.word	0x0800e1f1
 800e1e8:	0800e269 	.word	0x0800e269
 800e1ec:	0800e27d 	.word	0x0800e27d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e1f6:	f043 0301 	orr.w	r3, r3, #1
 800e1fa:	b2da      	uxtb	r2, r3
 800e1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e202:	68fa      	ldr	r2, [r7, #12]
 800e204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e206:	699b      	ldr	r3, [r3, #24]
 800e208:	18d1      	adds	r1, r2, r3
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	6a3a      	ldr	r2, [r7, #32]
 800e20e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e210:	f7ff ff78 	bl	800e104 <prvInsertTimerInActiveList>
 800e214:	4603      	mov	r3, r0
 800e216:	2b00      	cmp	r3, #0
 800e218:	d06d      	beq.n	800e2f6 <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e21c:	6a1b      	ldr	r3, [r3, #32]
 800e21e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e220:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e224:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e228:	f003 0304 	and.w	r3, r3, #4
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d062      	beq.n	800e2f6 <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e230:	68fa      	ldr	r2, [r7, #12]
 800e232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e234:	699b      	ldr	r3, [r3, #24]
 800e236:	441a      	add	r2, r3
 800e238:	2300      	movs	r3, #0
 800e23a:	9300      	str	r3, [sp, #0]
 800e23c:	2300      	movs	r3, #0
 800e23e:	2100      	movs	r1, #0
 800e240:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e242:	f7ff fe1d 	bl	800de80 <xTimerGenericCommand>
 800e246:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800e248:	69fb      	ldr	r3, [r7, #28]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d153      	bne.n	800e2f6 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800e24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e252:	b672      	cpsid	i
 800e254:	f383 8811 	msr	BASEPRI, r3
 800e258:	f3bf 8f6f 	isb	sy
 800e25c:	f3bf 8f4f 	dsb	sy
 800e260:	b662      	cpsie	i
 800e262:	61bb      	str	r3, [r7, #24]
}
 800e264:	bf00      	nop
 800e266:	e7fe      	b.n	800e266 <prvProcessReceivedCommands+0xde>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e26a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e26e:	f023 0301 	bic.w	r3, r3, #1
 800e272:	b2da      	uxtb	r2, r3
 800e274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e276:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800e27a:	e03c      	b.n	800e2f6 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e27e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e282:	f043 0301 	orr.w	r3, r3, #1
 800e286:	b2da      	uxtb	r2, r3
 800e288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e28e:	68fa      	ldr	r2, [r7, #12]
 800e290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e292:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e296:	699b      	ldr	r3, [r3, #24]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d10c      	bne.n	800e2b6 <prvProcessReceivedCommands+0x12e>
	__asm volatile
 800e29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2a0:	b672      	cpsid	i
 800e2a2:	f383 8811 	msr	BASEPRI, r3
 800e2a6:	f3bf 8f6f 	isb	sy
 800e2aa:	f3bf 8f4f 	dsb	sy
 800e2ae:	b662      	cpsie	i
 800e2b0:	617b      	str	r3, [r7, #20]
}
 800e2b2:	bf00      	nop
 800e2b4:	e7fe      	b.n	800e2b4 <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e2b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b8:	699a      	ldr	r2, [r3, #24]
 800e2ba:	6a3b      	ldr	r3, [r7, #32]
 800e2bc:	18d1      	adds	r1, r2, r3
 800e2be:	6a3b      	ldr	r3, [r7, #32]
 800e2c0:	6a3a      	ldr	r2, [r7, #32]
 800e2c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e2c4:	f7ff ff1e 	bl	800e104 <prvInsertTimerInActiveList>
					break;
 800e2c8:	e015      	b.n	800e2f6 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e2ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e2d0:	f003 0302 	and.w	r3, r3, #2
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d103      	bne.n	800e2e0 <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 800e2d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e2da:	f000 fbc5 	bl	800ea68 <vPortFree>
 800e2de:	e00a      	b.n	800e2f6 <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e2e6:	f023 0301 	bic.w	r3, r3, #1
 800e2ea:	b2da      	uxtb	r2, r3
 800e2ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e2f2:	e000      	b.n	800e2f6 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e2f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e2f6:	4b08      	ldr	r3, [pc, #32]	; (800e318 <prvProcessReceivedCommands+0x190>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f107 0108 	add.w	r1, r7, #8
 800e2fe:	2200      	movs	r2, #0
 800e300:	4618      	mov	r0, r3
 800e302:	f7fe f82f 	bl	800c364 <xQueueReceive>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	f47f af41 	bne.w	800e190 <prvProcessReceivedCommands+0x8>
	}
}
 800e30e:	bf00      	nop
 800e310:	bf00      	nop
 800e312:	3728      	adds	r7, #40	; 0x28
 800e314:	46bd      	mov	sp, r7
 800e316:	bd80      	pop	{r7, pc}
 800e318:	20000be8 	.word	0x20000be8

0800e31c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b088      	sub	sp, #32
 800e320:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e322:	e04a      	b.n	800e3ba <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e324:	4b2e      	ldr	r3, [pc, #184]	; (800e3e0 <prvSwitchTimerLists+0xc4>)
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e32e:	4b2c      	ldr	r3, [pc, #176]	; (800e3e0 <prvSwitchTimerLists+0xc4>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	68db      	ldr	r3, [r3, #12]
 800e334:	68db      	ldr	r3, [r3, #12]
 800e336:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	3304      	adds	r3, #4
 800e33c:	4618      	mov	r0, r3
 800e33e:	f7fd fca7 	bl	800bc90 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	6a1b      	ldr	r3, [r3, #32]
 800e346:	68f8      	ldr	r0, [r7, #12]
 800e348:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e350:	f003 0304 	and.w	r3, r3, #4
 800e354:	2b00      	cmp	r3, #0
 800e356:	d030      	beq.n	800e3ba <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	699b      	ldr	r3, [r3, #24]
 800e35c:	693a      	ldr	r2, [r7, #16]
 800e35e:	4413      	add	r3, r2
 800e360:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e362:	68ba      	ldr	r2, [r7, #8]
 800e364:	693b      	ldr	r3, [r7, #16]
 800e366:	429a      	cmp	r2, r3
 800e368:	d90e      	bls.n	800e388 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	68ba      	ldr	r2, [r7, #8]
 800e36e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	68fa      	ldr	r2, [r7, #12]
 800e374:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e376:	4b1a      	ldr	r3, [pc, #104]	; (800e3e0 <prvSwitchTimerLists+0xc4>)
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	3304      	adds	r3, #4
 800e37e:	4619      	mov	r1, r3
 800e380:	4610      	mov	r0, r2
 800e382:	f7fd fc4c 	bl	800bc1e <vListInsert>
 800e386:	e018      	b.n	800e3ba <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e388:	2300      	movs	r3, #0
 800e38a:	9300      	str	r3, [sp, #0]
 800e38c:	2300      	movs	r3, #0
 800e38e:	693a      	ldr	r2, [r7, #16]
 800e390:	2100      	movs	r1, #0
 800e392:	68f8      	ldr	r0, [r7, #12]
 800e394:	f7ff fd74 	bl	800de80 <xTimerGenericCommand>
 800e398:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d10c      	bne.n	800e3ba <prvSwitchTimerLists+0x9e>
	__asm volatile
 800e3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3a4:	b672      	cpsid	i
 800e3a6:	f383 8811 	msr	BASEPRI, r3
 800e3aa:	f3bf 8f6f 	isb	sy
 800e3ae:	f3bf 8f4f 	dsb	sy
 800e3b2:	b662      	cpsie	i
 800e3b4:	603b      	str	r3, [r7, #0]
}
 800e3b6:	bf00      	nop
 800e3b8:	e7fe      	b.n	800e3b8 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e3ba:	4b09      	ldr	r3, [pc, #36]	; (800e3e0 <prvSwitchTimerLists+0xc4>)
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d1af      	bne.n	800e324 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e3c4:	4b06      	ldr	r3, [pc, #24]	; (800e3e0 <prvSwitchTimerLists+0xc4>)
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e3ca:	4b06      	ldr	r3, [pc, #24]	; (800e3e4 <prvSwitchTimerLists+0xc8>)
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	4a04      	ldr	r2, [pc, #16]	; (800e3e0 <prvSwitchTimerLists+0xc4>)
 800e3d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e3d2:	4a04      	ldr	r2, [pc, #16]	; (800e3e4 <prvSwitchTimerLists+0xc8>)
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	6013      	str	r3, [r2, #0]
}
 800e3d8:	bf00      	nop
 800e3da:	3718      	adds	r7, #24
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	bd80      	pop	{r7, pc}
 800e3e0:	20000be0 	.word	0x20000be0
 800e3e4:	20000be4 	.word	0x20000be4

0800e3e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b082      	sub	sp, #8
 800e3ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e3ee:	f000 f945 	bl	800e67c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e3f2:	4b15      	ldr	r3, [pc, #84]	; (800e448 <prvCheckForValidListAndQueue+0x60>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d120      	bne.n	800e43c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e3fa:	4814      	ldr	r0, [pc, #80]	; (800e44c <prvCheckForValidListAndQueue+0x64>)
 800e3fc:	f7fd fbbe 	bl	800bb7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e400:	4813      	ldr	r0, [pc, #76]	; (800e450 <prvCheckForValidListAndQueue+0x68>)
 800e402:	f7fd fbbb 	bl	800bb7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e406:	4b13      	ldr	r3, [pc, #76]	; (800e454 <prvCheckForValidListAndQueue+0x6c>)
 800e408:	4a10      	ldr	r2, [pc, #64]	; (800e44c <prvCheckForValidListAndQueue+0x64>)
 800e40a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e40c:	4b12      	ldr	r3, [pc, #72]	; (800e458 <prvCheckForValidListAndQueue+0x70>)
 800e40e:	4a10      	ldr	r2, [pc, #64]	; (800e450 <prvCheckForValidListAndQueue+0x68>)
 800e410:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e412:	2300      	movs	r3, #0
 800e414:	9300      	str	r3, [sp, #0]
 800e416:	4b11      	ldr	r3, [pc, #68]	; (800e45c <prvCheckForValidListAndQueue+0x74>)
 800e418:	4a11      	ldr	r2, [pc, #68]	; (800e460 <prvCheckForValidListAndQueue+0x78>)
 800e41a:	210c      	movs	r1, #12
 800e41c:	200a      	movs	r0, #10
 800e41e:	f7fd fccb 	bl	800bdb8 <xQueueGenericCreateStatic>
 800e422:	4603      	mov	r3, r0
 800e424:	4a08      	ldr	r2, [pc, #32]	; (800e448 <prvCheckForValidListAndQueue+0x60>)
 800e426:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e428:	4b07      	ldr	r3, [pc, #28]	; (800e448 <prvCheckForValidListAndQueue+0x60>)
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d005      	beq.n	800e43c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e430:	4b05      	ldr	r3, [pc, #20]	; (800e448 <prvCheckForValidListAndQueue+0x60>)
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	490b      	ldr	r1, [pc, #44]	; (800e464 <prvCheckForValidListAndQueue+0x7c>)
 800e436:	4618      	mov	r0, r3
 800e438:	f7fe fab6 	bl	800c9a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e43c:	f000 f952 	bl	800e6e4 <vPortExitCritical>
}
 800e440:	bf00      	nop
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}
 800e446:	bf00      	nop
 800e448:	20000be8 	.word	0x20000be8
 800e44c:	20000bb8 	.word	0x20000bb8
 800e450:	20000bcc 	.word	0x20000bcc
 800e454:	20000be0 	.word	0x20000be0
 800e458:	20000be4 	.word	0x20000be4
 800e45c:	20000c6c 	.word	0x20000c6c
 800e460:	20000bf4 	.word	0x20000bf4
 800e464:	0800f7f8 	.word	0x0800f7f8

0800e468 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e468:	b480      	push	{r7}
 800e46a:	b085      	sub	sp, #20
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	60f8      	str	r0, [r7, #12]
 800e470:	60b9      	str	r1, [r7, #8]
 800e472:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	3b04      	subs	r3, #4
 800e478:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e480:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	3b04      	subs	r3, #4
 800e486:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e488:	68bb      	ldr	r3, [r7, #8]
 800e48a:	f023 0201 	bic.w	r2, r3, #1
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	3b04      	subs	r3, #4
 800e496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e498:	4a0c      	ldr	r2, [pc, #48]	; (800e4cc <pxPortInitialiseStack+0x64>)
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	3b14      	subs	r3, #20
 800e4a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e4a4:	687a      	ldr	r2, [r7, #4]
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	3b04      	subs	r3, #4
 800e4ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	f06f 0202 	mvn.w	r2, #2
 800e4b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	3b20      	subs	r3, #32
 800e4bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e4be:	68fb      	ldr	r3, [r7, #12]
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3714      	adds	r7, #20
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ca:	4770      	bx	lr
 800e4cc:	0800e4d1 	.word	0x0800e4d1

0800e4d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e4d0:	b480      	push	{r7}
 800e4d2:	b085      	sub	sp, #20
 800e4d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e4da:	4b14      	ldr	r3, [pc, #80]	; (800e52c <prvTaskExitError+0x5c>)
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e4e2:	d00c      	beq.n	800e4fe <prvTaskExitError+0x2e>
	__asm volatile
 800e4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4e8:	b672      	cpsid	i
 800e4ea:	f383 8811 	msr	BASEPRI, r3
 800e4ee:	f3bf 8f6f 	isb	sy
 800e4f2:	f3bf 8f4f 	dsb	sy
 800e4f6:	b662      	cpsie	i
 800e4f8:	60fb      	str	r3, [r7, #12]
}
 800e4fa:	bf00      	nop
 800e4fc:	e7fe      	b.n	800e4fc <prvTaskExitError+0x2c>
	__asm volatile
 800e4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e502:	b672      	cpsid	i
 800e504:	f383 8811 	msr	BASEPRI, r3
 800e508:	f3bf 8f6f 	isb	sy
 800e50c:	f3bf 8f4f 	dsb	sy
 800e510:	b662      	cpsie	i
 800e512:	60bb      	str	r3, [r7, #8]
}
 800e514:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e516:	bf00      	nop
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d0fc      	beq.n	800e518 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e51e:	bf00      	nop
 800e520:	bf00      	nop
 800e522:	3714      	adds	r7, #20
 800e524:	46bd      	mov	sp, r7
 800e526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52a:	4770      	bx	lr
 800e52c:	2000004c 	.word	0x2000004c

0800e530 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e530:	4b07      	ldr	r3, [pc, #28]	; (800e550 <pxCurrentTCBConst2>)
 800e532:	6819      	ldr	r1, [r3, #0]
 800e534:	6808      	ldr	r0, [r1, #0]
 800e536:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e53a:	f380 8809 	msr	PSP, r0
 800e53e:	f3bf 8f6f 	isb	sy
 800e542:	f04f 0000 	mov.w	r0, #0
 800e546:	f380 8811 	msr	BASEPRI, r0
 800e54a:	4770      	bx	lr
 800e54c:	f3af 8000 	nop.w

0800e550 <pxCurrentTCBConst2>:
 800e550:	20000a8c 	.word	0x20000a8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e554:	bf00      	nop
 800e556:	bf00      	nop

0800e558 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e558:	4808      	ldr	r0, [pc, #32]	; (800e57c <prvPortStartFirstTask+0x24>)
 800e55a:	6800      	ldr	r0, [r0, #0]
 800e55c:	6800      	ldr	r0, [r0, #0]
 800e55e:	f380 8808 	msr	MSP, r0
 800e562:	f04f 0000 	mov.w	r0, #0
 800e566:	f380 8814 	msr	CONTROL, r0
 800e56a:	b662      	cpsie	i
 800e56c:	b661      	cpsie	f
 800e56e:	f3bf 8f4f 	dsb	sy
 800e572:	f3bf 8f6f 	isb	sy
 800e576:	df00      	svc	0
 800e578:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e57a:	bf00      	nop
 800e57c:	e000ed08 	.word	0xe000ed08

0800e580 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b084      	sub	sp, #16
 800e584:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e586:	4b37      	ldr	r3, [pc, #220]	; (800e664 <xPortStartScheduler+0xe4>)
 800e588:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	781b      	ldrb	r3, [r3, #0]
 800e58e:	b2db      	uxtb	r3, r3
 800e590:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	22ff      	movs	r2, #255	; 0xff
 800e596:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	781b      	ldrb	r3, [r3, #0]
 800e59c:	b2db      	uxtb	r3, r3
 800e59e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e5a0:	78fb      	ldrb	r3, [r7, #3]
 800e5a2:	b2db      	uxtb	r3, r3
 800e5a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e5a8:	b2da      	uxtb	r2, r3
 800e5aa:	4b2f      	ldr	r3, [pc, #188]	; (800e668 <xPortStartScheduler+0xe8>)
 800e5ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e5ae:	4b2f      	ldr	r3, [pc, #188]	; (800e66c <xPortStartScheduler+0xec>)
 800e5b0:	2207      	movs	r2, #7
 800e5b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e5b4:	e009      	b.n	800e5ca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800e5b6:	4b2d      	ldr	r3, [pc, #180]	; (800e66c <xPortStartScheduler+0xec>)
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	3b01      	subs	r3, #1
 800e5bc:	4a2b      	ldr	r2, [pc, #172]	; (800e66c <xPortStartScheduler+0xec>)
 800e5be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e5c0:	78fb      	ldrb	r3, [r7, #3]
 800e5c2:	b2db      	uxtb	r3, r3
 800e5c4:	005b      	lsls	r3, r3, #1
 800e5c6:	b2db      	uxtb	r3, r3
 800e5c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e5ca:	78fb      	ldrb	r3, [r7, #3]
 800e5cc:	b2db      	uxtb	r3, r3
 800e5ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5d2:	2b80      	cmp	r3, #128	; 0x80
 800e5d4:	d0ef      	beq.n	800e5b6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e5d6:	4b25      	ldr	r3, [pc, #148]	; (800e66c <xPortStartScheduler+0xec>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	f1c3 0307 	rsb	r3, r3, #7
 800e5de:	2b04      	cmp	r3, #4
 800e5e0:	d00c      	beq.n	800e5fc <xPortStartScheduler+0x7c>
	__asm volatile
 800e5e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5e6:	b672      	cpsid	i
 800e5e8:	f383 8811 	msr	BASEPRI, r3
 800e5ec:	f3bf 8f6f 	isb	sy
 800e5f0:	f3bf 8f4f 	dsb	sy
 800e5f4:	b662      	cpsie	i
 800e5f6:	60bb      	str	r3, [r7, #8]
}
 800e5f8:	bf00      	nop
 800e5fa:	e7fe      	b.n	800e5fa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e5fc:	4b1b      	ldr	r3, [pc, #108]	; (800e66c <xPortStartScheduler+0xec>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	021b      	lsls	r3, r3, #8
 800e602:	4a1a      	ldr	r2, [pc, #104]	; (800e66c <xPortStartScheduler+0xec>)
 800e604:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e606:	4b19      	ldr	r3, [pc, #100]	; (800e66c <xPortStartScheduler+0xec>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e60e:	4a17      	ldr	r2, [pc, #92]	; (800e66c <xPortStartScheduler+0xec>)
 800e610:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	b2da      	uxtb	r2, r3
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e61a:	4b15      	ldr	r3, [pc, #84]	; (800e670 <xPortStartScheduler+0xf0>)
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	4a14      	ldr	r2, [pc, #80]	; (800e670 <xPortStartScheduler+0xf0>)
 800e620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e624:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e626:	4b12      	ldr	r3, [pc, #72]	; (800e670 <xPortStartScheduler+0xf0>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	4a11      	ldr	r2, [pc, #68]	; (800e670 <xPortStartScheduler+0xf0>)
 800e62c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e630:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e632:	f000 f8dd 	bl	800e7f0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e636:	4b0f      	ldr	r3, [pc, #60]	; (800e674 <xPortStartScheduler+0xf4>)
 800e638:	2200      	movs	r2, #0
 800e63a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e63c:	f000 f8fc 	bl	800e838 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e640:	4b0d      	ldr	r3, [pc, #52]	; (800e678 <xPortStartScheduler+0xf8>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	4a0c      	ldr	r2, [pc, #48]	; (800e678 <xPortStartScheduler+0xf8>)
 800e646:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e64a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e64c:	f7ff ff84 	bl	800e558 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e650:	f7fe fe6c 	bl	800d32c <vTaskSwitchContext>
	prvTaskExitError();
 800e654:	f7ff ff3c 	bl	800e4d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e658:	2300      	movs	r3, #0
}
 800e65a:	4618      	mov	r0, r3
 800e65c:	3710      	adds	r7, #16
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}
 800e662:	bf00      	nop
 800e664:	e000e400 	.word	0xe000e400
 800e668:	20000cb4 	.word	0x20000cb4
 800e66c:	20000cb8 	.word	0x20000cb8
 800e670:	e000ed20 	.word	0xe000ed20
 800e674:	2000004c 	.word	0x2000004c
 800e678:	e000ef34 	.word	0xe000ef34

0800e67c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e67c:	b480      	push	{r7}
 800e67e:	b083      	sub	sp, #12
 800e680:	af00      	add	r7, sp, #0
	__asm volatile
 800e682:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e686:	b672      	cpsid	i
 800e688:	f383 8811 	msr	BASEPRI, r3
 800e68c:	f3bf 8f6f 	isb	sy
 800e690:	f3bf 8f4f 	dsb	sy
 800e694:	b662      	cpsie	i
 800e696:	607b      	str	r3, [r7, #4]
}
 800e698:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e69a:	4b10      	ldr	r3, [pc, #64]	; (800e6dc <vPortEnterCritical+0x60>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	3301      	adds	r3, #1
 800e6a0:	4a0e      	ldr	r2, [pc, #56]	; (800e6dc <vPortEnterCritical+0x60>)
 800e6a2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e6a4:	4b0d      	ldr	r3, [pc, #52]	; (800e6dc <vPortEnterCritical+0x60>)
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	2b01      	cmp	r3, #1
 800e6aa:	d111      	bne.n	800e6d0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e6ac:	4b0c      	ldr	r3, [pc, #48]	; (800e6e0 <vPortEnterCritical+0x64>)
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	b2db      	uxtb	r3, r3
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d00c      	beq.n	800e6d0 <vPortEnterCritical+0x54>
	__asm volatile
 800e6b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6ba:	b672      	cpsid	i
 800e6bc:	f383 8811 	msr	BASEPRI, r3
 800e6c0:	f3bf 8f6f 	isb	sy
 800e6c4:	f3bf 8f4f 	dsb	sy
 800e6c8:	b662      	cpsie	i
 800e6ca:	603b      	str	r3, [r7, #0]
}
 800e6cc:	bf00      	nop
 800e6ce:	e7fe      	b.n	800e6ce <vPortEnterCritical+0x52>
	}
}
 800e6d0:	bf00      	nop
 800e6d2:	370c      	adds	r7, #12
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6da:	4770      	bx	lr
 800e6dc:	2000004c 	.word	0x2000004c
 800e6e0:	e000ed04 	.word	0xe000ed04

0800e6e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e6e4:	b480      	push	{r7}
 800e6e6:	b083      	sub	sp, #12
 800e6e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e6ea:	4b13      	ldr	r3, [pc, #76]	; (800e738 <vPortExitCritical+0x54>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d10c      	bne.n	800e70c <vPortExitCritical+0x28>
	__asm volatile
 800e6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6f6:	b672      	cpsid	i
 800e6f8:	f383 8811 	msr	BASEPRI, r3
 800e6fc:	f3bf 8f6f 	isb	sy
 800e700:	f3bf 8f4f 	dsb	sy
 800e704:	b662      	cpsie	i
 800e706:	607b      	str	r3, [r7, #4]
}
 800e708:	bf00      	nop
 800e70a:	e7fe      	b.n	800e70a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800e70c:	4b0a      	ldr	r3, [pc, #40]	; (800e738 <vPortExitCritical+0x54>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	3b01      	subs	r3, #1
 800e712:	4a09      	ldr	r2, [pc, #36]	; (800e738 <vPortExitCritical+0x54>)
 800e714:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e716:	4b08      	ldr	r3, [pc, #32]	; (800e738 <vPortExitCritical+0x54>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d105      	bne.n	800e72a <vPortExitCritical+0x46>
 800e71e:	2300      	movs	r3, #0
 800e720:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	f383 8811 	msr	BASEPRI, r3
}
 800e728:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e72a:	bf00      	nop
 800e72c:	370c      	adds	r7, #12
 800e72e:	46bd      	mov	sp, r7
 800e730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e734:	4770      	bx	lr
 800e736:	bf00      	nop
 800e738:	2000004c 	.word	0x2000004c
 800e73c:	00000000 	.word	0x00000000

0800e740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e740:	f3ef 8009 	mrs	r0, PSP
 800e744:	f3bf 8f6f 	isb	sy
 800e748:	4b15      	ldr	r3, [pc, #84]	; (800e7a0 <pxCurrentTCBConst>)
 800e74a:	681a      	ldr	r2, [r3, #0]
 800e74c:	f01e 0f10 	tst.w	lr, #16
 800e750:	bf08      	it	eq
 800e752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e75a:	6010      	str	r0, [r2, #0]
 800e75c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e760:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e764:	b672      	cpsid	i
 800e766:	f380 8811 	msr	BASEPRI, r0
 800e76a:	f3bf 8f4f 	dsb	sy
 800e76e:	f3bf 8f6f 	isb	sy
 800e772:	b662      	cpsie	i
 800e774:	f7fe fdda 	bl	800d32c <vTaskSwitchContext>
 800e778:	f04f 0000 	mov.w	r0, #0
 800e77c:	f380 8811 	msr	BASEPRI, r0
 800e780:	bc09      	pop	{r0, r3}
 800e782:	6819      	ldr	r1, [r3, #0]
 800e784:	6808      	ldr	r0, [r1, #0]
 800e786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e78a:	f01e 0f10 	tst.w	lr, #16
 800e78e:	bf08      	it	eq
 800e790:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e794:	f380 8809 	msr	PSP, r0
 800e798:	f3bf 8f6f 	isb	sy
 800e79c:	4770      	bx	lr
 800e79e:	bf00      	nop

0800e7a0 <pxCurrentTCBConst>:
 800e7a0:	20000a8c 	.word	0x20000a8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e7a4:	bf00      	nop
 800e7a6:	bf00      	nop

0800e7a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
	__asm volatile
 800e7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7b2:	b672      	cpsid	i
 800e7b4:	f383 8811 	msr	BASEPRI, r3
 800e7b8:	f3bf 8f6f 	isb	sy
 800e7bc:	f3bf 8f4f 	dsb	sy
 800e7c0:	b662      	cpsie	i
 800e7c2:	607b      	str	r3, [r7, #4]
}
 800e7c4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e7c6:	f7fe fcf7 	bl	800d1b8 <xTaskIncrementTick>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d003      	beq.n	800e7d8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e7d0:	4b06      	ldr	r3, [pc, #24]	; (800e7ec <SysTick_Handler+0x44>)
 800e7d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e7d6:	601a      	str	r2, [r3, #0]
 800e7d8:	2300      	movs	r3, #0
 800e7da:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	f383 8811 	msr	BASEPRI, r3
}
 800e7e2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e7e4:	bf00      	nop
 800e7e6:	3708      	adds	r7, #8
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	bd80      	pop	{r7, pc}
 800e7ec:	e000ed04 	.word	0xe000ed04

0800e7f0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e7f4:	4b0b      	ldr	r3, [pc, #44]	; (800e824 <vPortSetupTimerInterrupt+0x34>)
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e7fa:	4b0b      	ldr	r3, [pc, #44]	; (800e828 <vPortSetupTimerInterrupt+0x38>)
 800e7fc:	2200      	movs	r2, #0
 800e7fe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e800:	4b0a      	ldr	r3, [pc, #40]	; (800e82c <vPortSetupTimerInterrupt+0x3c>)
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	4a0a      	ldr	r2, [pc, #40]	; (800e830 <vPortSetupTimerInterrupt+0x40>)
 800e806:	fba2 2303 	umull	r2, r3, r2, r3
 800e80a:	099b      	lsrs	r3, r3, #6
 800e80c:	4a09      	ldr	r2, [pc, #36]	; (800e834 <vPortSetupTimerInterrupt+0x44>)
 800e80e:	3b01      	subs	r3, #1
 800e810:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e812:	4b04      	ldr	r3, [pc, #16]	; (800e824 <vPortSetupTimerInterrupt+0x34>)
 800e814:	2207      	movs	r2, #7
 800e816:	601a      	str	r2, [r3, #0]
}
 800e818:	bf00      	nop
 800e81a:	46bd      	mov	sp, r7
 800e81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e820:	4770      	bx	lr
 800e822:	bf00      	nop
 800e824:	e000e010 	.word	0xe000e010
 800e828:	e000e018 	.word	0xe000e018
 800e82c:	20000040 	.word	0x20000040
 800e830:	10624dd3 	.word	0x10624dd3
 800e834:	e000e014 	.word	0xe000e014

0800e838 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e838:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e848 <vPortEnableVFP+0x10>
 800e83c:	6801      	ldr	r1, [r0, #0]
 800e83e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e842:	6001      	str	r1, [r0, #0]
 800e844:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e846:	bf00      	nop
 800e848:	e000ed88 	.word	0xe000ed88

0800e84c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e84c:	b480      	push	{r7}
 800e84e:	b085      	sub	sp, #20
 800e850:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e852:	f3ef 8305 	mrs	r3, IPSR
 800e856:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	2b0f      	cmp	r3, #15
 800e85c:	d916      	bls.n	800e88c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e85e:	4a19      	ldr	r2, [pc, #100]	; (800e8c4 <vPortValidateInterruptPriority+0x78>)
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	4413      	add	r3, r2
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e868:	4b17      	ldr	r3, [pc, #92]	; (800e8c8 <vPortValidateInterruptPriority+0x7c>)
 800e86a:	781b      	ldrb	r3, [r3, #0]
 800e86c:	7afa      	ldrb	r2, [r7, #11]
 800e86e:	429a      	cmp	r2, r3
 800e870:	d20c      	bcs.n	800e88c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800e872:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e876:	b672      	cpsid	i
 800e878:	f383 8811 	msr	BASEPRI, r3
 800e87c:	f3bf 8f6f 	isb	sy
 800e880:	f3bf 8f4f 	dsb	sy
 800e884:	b662      	cpsie	i
 800e886:	607b      	str	r3, [r7, #4]
}
 800e888:	bf00      	nop
 800e88a:	e7fe      	b.n	800e88a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e88c:	4b0f      	ldr	r3, [pc, #60]	; (800e8cc <vPortValidateInterruptPriority+0x80>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e894:	4b0e      	ldr	r3, [pc, #56]	; (800e8d0 <vPortValidateInterruptPriority+0x84>)
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	429a      	cmp	r2, r3
 800e89a:	d90c      	bls.n	800e8b6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800e89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8a0:	b672      	cpsid	i
 800e8a2:	f383 8811 	msr	BASEPRI, r3
 800e8a6:	f3bf 8f6f 	isb	sy
 800e8aa:	f3bf 8f4f 	dsb	sy
 800e8ae:	b662      	cpsie	i
 800e8b0:	603b      	str	r3, [r7, #0]
}
 800e8b2:	bf00      	nop
 800e8b4:	e7fe      	b.n	800e8b4 <vPortValidateInterruptPriority+0x68>
	}
 800e8b6:	bf00      	nop
 800e8b8:	3714      	adds	r7, #20
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c0:	4770      	bx	lr
 800e8c2:	bf00      	nop
 800e8c4:	e000e3f0 	.word	0xe000e3f0
 800e8c8:	20000cb4 	.word	0x20000cb4
 800e8cc:	e000ed0c 	.word	0xe000ed0c
 800e8d0:	20000cb8 	.word	0x20000cb8

0800e8d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b08a      	sub	sp, #40	; 0x28
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e8dc:	2300      	movs	r3, #0
 800e8de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e8e0:	f7fe fbae 	bl	800d040 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e8e4:	4b5b      	ldr	r3, [pc, #364]	; (800ea54 <pvPortMalloc+0x180>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d101      	bne.n	800e8f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e8ec:	f000 f91a 	bl	800eb24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e8f0:	4b59      	ldr	r3, [pc, #356]	; (800ea58 <pvPortMalloc+0x184>)
 800e8f2:	681a      	ldr	r2, [r3, #0]
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	4013      	ands	r3, r2
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	f040 8092 	bne.w	800ea22 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d01f      	beq.n	800e944 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800e904:	2208      	movs	r2, #8
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	4413      	add	r3, r2
 800e90a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f003 0307 	and.w	r3, r3, #7
 800e912:	2b00      	cmp	r3, #0
 800e914:	d016      	beq.n	800e944 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f023 0307 	bic.w	r3, r3, #7
 800e91c:	3308      	adds	r3, #8
 800e91e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f003 0307 	and.w	r3, r3, #7
 800e926:	2b00      	cmp	r3, #0
 800e928:	d00c      	beq.n	800e944 <pvPortMalloc+0x70>
	__asm volatile
 800e92a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e92e:	b672      	cpsid	i
 800e930:	f383 8811 	msr	BASEPRI, r3
 800e934:	f3bf 8f6f 	isb	sy
 800e938:	f3bf 8f4f 	dsb	sy
 800e93c:	b662      	cpsie	i
 800e93e:	617b      	str	r3, [r7, #20]
}
 800e940:	bf00      	nop
 800e942:	e7fe      	b.n	800e942 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d06b      	beq.n	800ea22 <pvPortMalloc+0x14e>
 800e94a:	4b44      	ldr	r3, [pc, #272]	; (800ea5c <pvPortMalloc+0x188>)
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	687a      	ldr	r2, [r7, #4]
 800e950:	429a      	cmp	r2, r3
 800e952:	d866      	bhi.n	800ea22 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e954:	4b42      	ldr	r3, [pc, #264]	; (800ea60 <pvPortMalloc+0x18c>)
 800e956:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e958:	4b41      	ldr	r3, [pc, #260]	; (800ea60 <pvPortMalloc+0x18c>)
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e95e:	e004      	b.n	800e96a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800e960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e962:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e96c:	685b      	ldr	r3, [r3, #4]
 800e96e:	687a      	ldr	r2, [r7, #4]
 800e970:	429a      	cmp	r2, r3
 800e972:	d903      	bls.n	800e97c <pvPortMalloc+0xa8>
 800e974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d1f1      	bne.n	800e960 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e97c:	4b35      	ldr	r3, [pc, #212]	; (800ea54 <pvPortMalloc+0x180>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e982:	429a      	cmp	r2, r3
 800e984:	d04d      	beq.n	800ea22 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e986:	6a3b      	ldr	r3, [r7, #32]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	2208      	movs	r2, #8
 800e98c:	4413      	add	r3, r2
 800e98e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e992:	681a      	ldr	r2, [r3, #0]
 800e994:	6a3b      	ldr	r3, [r7, #32]
 800e996:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e99a:	685a      	ldr	r2, [r3, #4]
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	1ad2      	subs	r2, r2, r3
 800e9a0:	2308      	movs	r3, #8
 800e9a2:	005b      	lsls	r3, r3, #1
 800e9a4:	429a      	cmp	r2, r3
 800e9a6:	d921      	bls.n	800e9ec <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e9a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	4413      	add	r3, r2
 800e9ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e9b0:	69bb      	ldr	r3, [r7, #24]
 800e9b2:	f003 0307 	and.w	r3, r3, #7
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d00c      	beq.n	800e9d4 <pvPortMalloc+0x100>
	__asm volatile
 800e9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9be:	b672      	cpsid	i
 800e9c0:	f383 8811 	msr	BASEPRI, r3
 800e9c4:	f3bf 8f6f 	isb	sy
 800e9c8:	f3bf 8f4f 	dsb	sy
 800e9cc:	b662      	cpsie	i
 800e9ce:	613b      	str	r3, [r7, #16]
}
 800e9d0:	bf00      	nop
 800e9d2:	e7fe      	b.n	800e9d2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d6:	685a      	ldr	r2, [r3, #4]
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	1ad2      	subs	r2, r2, r3
 800e9dc:	69bb      	ldr	r3, [r7, #24]
 800e9de:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9e2:	687a      	ldr	r2, [r7, #4]
 800e9e4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e9e6:	69b8      	ldr	r0, [r7, #24]
 800e9e8:	f000 f8fe 	bl	800ebe8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e9ec:	4b1b      	ldr	r3, [pc, #108]	; (800ea5c <pvPortMalloc+0x188>)
 800e9ee:	681a      	ldr	r2, [r3, #0]
 800e9f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9f2:	685b      	ldr	r3, [r3, #4]
 800e9f4:	1ad3      	subs	r3, r2, r3
 800e9f6:	4a19      	ldr	r2, [pc, #100]	; (800ea5c <pvPortMalloc+0x188>)
 800e9f8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e9fa:	4b18      	ldr	r3, [pc, #96]	; (800ea5c <pvPortMalloc+0x188>)
 800e9fc:	681a      	ldr	r2, [r3, #0]
 800e9fe:	4b19      	ldr	r3, [pc, #100]	; (800ea64 <pvPortMalloc+0x190>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	429a      	cmp	r2, r3
 800ea04:	d203      	bcs.n	800ea0e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ea06:	4b15      	ldr	r3, [pc, #84]	; (800ea5c <pvPortMalloc+0x188>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	4a16      	ldr	r2, [pc, #88]	; (800ea64 <pvPortMalloc+0x190>)
 800ea0c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ea0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea10:	685a      	ldr	r2, [r3, #4]
 800ea12:	4b11      	ldr	r3, [pc, #68]	; (800ea58 <pvPortMalloc+0x184>)
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	431a      	orrs	r2, r3
 800ea18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea1a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ea1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea1e:	2200      	movs	r2, #0
 800ea20:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ea22:	f7fe fb1b 	bl	800d05c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea26:	69fb      	ldr	r3, [r7, #28]
 800ea28:	f003 0307 	and.w	r3, r3, #7
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d00c      	beq.n	800ea4a <pvPortMalloc+0x176>
	__asm volatile
 800ea30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea34:	b672      	cpsid	i
 800ea36:	f383 8811 	msr	BASEPRI, r3
 800ea3a:	f3bf 8f6f 	isb	sy
 800ea3e:	f3bf 8f4f 	dsb	sy
 800ea42:	b662      	cpsie	i
 800ea44:	60fb      	str	r3, [r7, #12]
}
 800ea46:	bf00      	nop
 800ea48:	e7fe      	b.n	800ea48 <pvPortMalloc+0x174>
	return pvReturn;
 800ea4a:	69fb      	ldr	r3, [r7, #28]
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3728      	adds	r7, #40	; 0x28
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}
 800ea54:	200084c4 	.word	0x200084c4
 800ea58:	200084d0 	.word	0x200084d0
 800ea5c:	200084c8 	.word	0x200084c8
 800ea60:	200084bc 	.word	0x200084bc
 800ea64:	200084cc 	.word	0x200084cc

0800ea68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b086      	sub	sp, #24
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d04c      	beq.n	800eb14 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ea7a:	2308      	movs	r3, #8
 800ea7c:	425b      	negs	r3, r3
 800ea7e:	697a      	ldr	r2, [r7, #20]
 800ea80:	4413      	add	r3, r2
 800ea82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ea84:	697b      	ldr	r3, [r7, #20]
 800ea86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ea88:	693b      	ldr	r3, [r7, #16]
 800ea8a:	685a      	ldr	r2, [r3, #4]
 800ea8c:	4b23      	ldr	r3, [pc, #140]	; (800eb1c <vPortFree+0xb4>)
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	4013      	ands	r3, r2
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d10c      	bne.n	800eab0 <vPortFree+0x48>
	__asm volatile
 800ea96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea9a:	b672      	cpsid	i
 800ea9c:	f383 8811 	msr	BASEPRI, r3
 800eaa0:	f3bf 8f6f 	isb	sy
 800eaa4:	f3bf 8f4f 	dsb	sy
 800eaa8:	b662      	cpsie	i
 800eaaa:	60fb      	str	r3, [r7, #12]
}
 800eaac:	bf00      	nop
 800eaae:	e7fe      	b.n	800eaae <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800eab0:	693b      	ldr	r3, [r7, #16]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d00c      	beq.n	800ead2 <vPortFree+0x6a>
	__asm volatile
 800eab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eabc:	b672      	cpsid	i
 800eabe:	f383 8811 	msr	BASEPRI, r3
 800eac2:	f3bf 8f6f 	isb	sy
 800eac6:	f3bf 8f4f 	dsb	sy
 800eaca:	b662      	cpsie	i
 800eacc:	60bb      	str	r3, [r7, #8]
}
 800eace:	bf00      	nop
 800ead0:	e7fe      	b.n	800ead0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ead2:	693b      	ldr	r3, [r7, #16]
 800ead4:	685a      	ldr	r2, [r3, #4]
 800ead6:	4b11      	ldr	r3, [pc, #68]	; (800eb1c <vPortFree+0xb4>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	4013      	ands	r3, r2
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d019      	beq.n	800eb14 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eae0:	693b      	ldr	r3, [r7, #16]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d115      	bne.n	800eb14 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eae8:	693b      	ldr	r3, [r7, #16]
 800eaea:	685a      	ldr	r2, [r3, #4]
 800eaec:	4b0b      	ldr	r3, [pc, #44]	; (800eb1c <vPortFree+0xb4>)
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	43db      	mvns	r3, r3
 800eaf2:	401a      	ands	r2, r3
 800eaf4:	693b      	ldr	r3, [r7, #16]
 800eaf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800eaf8:	f7fe faa2 	bl	800d040 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	685a      	ldr	r2, [r3, #4]
 800eb00:	4b07      	ldr	r3, [pc, #28]	; (800eb20 <vPortFree+0xb8>)
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	4413      	add	r3, r2
 800eb06:	4a06      	ldr	r2, [pc, #24]	; (800eb20 <vPortFree+0xb8>)
 800eb08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800eb0a:	6938      	ldr	r0, [r7, #16]
 800eb0c:	f000 f86c 	bl	800ebe8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800eb10:	f7fe faa4 	bl	800d05c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800eb14:	bf00      	nop
 800eb16:	3718      	adds	r7, #24
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}
 800eb1c:	200084d0 	.word	0x200084d0
 800eb20:	200084c8 	.word	0x200084c8

0800eb24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800eb24:	b480      	push	{r7}
 800eb26:	b085      	sub	sp, #20
 800eb28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800eb2a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800eb2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800eb30:	4b27      	ldr	r3, [pc, #156]	; (800ebd0 <prvHeapInit+0xac>)
 800eb32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	f003 0307 	and.w	r3, r3, #7
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d00c      	beq.n	800eb58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	3307      	adds	r3, #7
 800eb42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	f023 0307 	bic.w	r3, r3, #7
 800eb4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800eb4c:	68ba      	ldr	r2, [r7, #8]
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	1ad3      	subs	r3, r2, r3
 800eb52:	4a1f      	ldr	r2, [pc, #124]	; (800ebd0 <prvHeapInit+0xac>)
 800eb54:	4413      	add	r3, r2
 800eb56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800eb5c:	4a1d      	ldr	r2, [pc, #116]	; (800ebd4 <prvHeapInit+0xb0>)
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800eb62:	4b1c      	ldr	r3, [pc, #112]	; (800ebd4 <prvHeapInit+0xb0>)
 800eb64:	2200      	movs	r2, #0
 800eb66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	68ba      	ldr	r2, [r7, #8]
 800eb6c:	4413      	add	r3, r2
 800eb6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800eb70:	2208      	movs	r2, #8
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	1a9b      	subs	r3, r3, r2
 800eb76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	f023 0307 	bic.w	r3, r3, #7
 800eb7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	4a15      	ldr	r2, [pc, #84]	; (800ebd8 <prvHeapInit+0xb4>)
 800eb84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800eb86:	4b14      	ldr	r3, [pc, #80]	; (800ebd8 <prvHeapInit+0xb4>)
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800eb8e:	4b12      	ldr	r3, [pc, #72]	; (800ebd8 <prvHeapInit+0xb4>)
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	2200      	movs	r2, #0
 800eb94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	68fa      	ldr	r2, [r7, #12]
 800eb9e:	1ad2      	subs	r2, r2, r3
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800eba4:	4b0c      	ldr	r3, [pc, #48]	; (800ebd8 <prvHeapInit+0xb4>)
 800eba6:	681a      	ldr	r2, [r3, #0]
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	685b      	ldr	r3, [r3, #4]
 800ebb0:	4a0a      	ldr	r2, [pc, #40]	; (800ebdc <prvHeapInit+0xb8>)
 800ebb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	685b      	ldr	r3, [r3, #4]
 800ebb8:	4a09      	ldr	r2, [pc, #36]	; (800ebe0 <prvHeapInit+0xbc>)
 800ebba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ebbc:	4b09      	ldr	r3, [pc, #36]	; (800ebe4 <prvHeapInit+0xc0>)
 800ebbe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ebc2:	601a      	str	r2, [r3, #0]
}
 800ebc4:	bf00      	nop
 800ebc6:	3714      	adds	r7, #20
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr
 800ebd0:	20000cbc 	.word	0x20000cbc
 800ebd4:	200084bc 	.word	0x200084bc
 800ebd8:	200084c4 	.word	0x200084c4
 800ebdc:	200084cc 	.word	0x200084cc
 800ebe0:	200084c8 	.word	0x200084c8
 800ebe4:	200084d0 	.word	0x200084d0

0800ebe8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ebe8:	b480      	push	{r7}
 800ebea:	b085      	sub	sp, #20
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ebf0:	4b28      	ldr	r3, [pc, #160]	; (800ec94 <prvInsertBlockIntoFreeList+0xac>)
 800ebf2:	60fb      	str	r3, [r7, #12]
 800ebf4:	e002      	b.n	800ebfc <prvInsertBlockIntoFreeList+0x14>
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	60fb      	str	r3, [r7, #12]
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	687a      	ldr	r2, [r7, #4]
 800ec02:	429a      	cmp	r2, r3
 800ec04:	d8f7      	bhi.n	800ebf6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	685b      	ldr	r3, [r3, #4]
 800ec0e:	68ba      	ldr	r2, [r7, #8]
 800ec10:	4413      	add	r3, r2
 800ec12:	687a      	ldr	r2, [r7, #4]
 800ec14:	429a      	cmp	r2, r3
 800ec16:	d108      	bne.n	800ec2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	685a      	ldr	r2, [r3, #4]
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	685b      	ldr	r3, [r3, #4]
 800ec20:	441a      	add	r2, r3
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	685b      	ldr	r3, [r3, #4]
 800ec32:	68ba      	ldr	r2, [r7, #8]
 800ec34:	441a      	add	r2, r3
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d118      	bne.n	800ec70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	681a      	ldr	r2, [r3, #0]
 800ec42:	4b15      	ldr	r3, [pc, #84]	; (800ec98 <prvInsertBlockIntoFreeList+0xb0>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	429a      	cmp	r2, r3
 800ec48:	d00d      	beq.n	800ec66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	685a      	ldr	r2, [r3, #4]
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	685b      	ldr	r3, [r3, #4]
 800ec54:	441a      	add	r2, r3
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	681a      	ldr	r2, [r3, #0]
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	601a      	str	r2, [r3, #0]
 800ec64:	e008      	b.n	800ec78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ec66:	4b0c      	ldr	r3, [pc, #48]	; (800ec98 <prvInsertBlockIntoFreeList+0xb0>)
 800ec68:	681a      	ldr	r2, [r3, #0]
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	601a      	str	r2, [r3, #0]
 800ec6e:	e003      	b.n	800ec78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	681a      	ldr	r2, [r3, #0]
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ec78:	68fa      	ldr	r2, [r7, #12]
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	429a      	cmp	r2, r3
 800ec7e:	d002      	beq.n	800ec86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	687a      	ldr	r2, [r7, #4]
 800ec84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec86:	bf00      	nop
 800ec88:	3714      	adds	r7, #20
 800ec8a:	46bd      	mov	sp, r7
 800ec8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec90:	4770      	bx	lr
 800ec92:	bf00      	nop
 800ec94:	200084bc 	.word	0x200084bc
 800ec98:	200084c4 	.word	0x200084c4

0800ec9c <__errno>:
 800ec9c:	4b01      	ldr	r3, [pc, #4]	; (800eca4 <__errno+0x8>)
 800ec9e:	6818      	ldr	r0, [r3, #0]
 800eca0:	4770      	bx	lr
 800eca2:	bf00      	nop
 800eca4:	20000050 	.word	0x20000050

0800eca8 <__libc_init_array>:
 800eca8:	b570      	push	{r4, r5, r6, lr}
 800ecaa:	4d0d      	ldr	r5, [pc, #52]	; (800ece0 <__libc_init_array+0x38>)
 800ecac:	4c0d      	ldr	r4, [pc, #52]	; (800ece4 <__libc_init_array+0x3c>)
 800ecae:	1b64      	subs	r4, r4, r5
 800ecb0:	10a4      	asrs	r4, r4, #2
 800ecb2:	2600      	movs	r6, #0
 800ecb4:	42a6      	cmp	r6, r4
 800ecb6:	d109      	bne.n	800eccc <__libc_init_array+0x24>
 800ecb8:	4d0b      	ldr	r5, [pc, #44]	; (800ece8 <__libc_init_array+0x40>)
 800ecba:	4c0c      	ldr	r4, [pc, #48]	; (800ecec <__libc_init_array+0x44>)
 800ecbc:	f000 fcb8 	bl	800f630 <_init>
 800ecc0:	1b64      	subs	r4, r4, r5
 800ecc2:	10a4      	asrs	r4, r4, #2
 800ecc4:	2600      	movs	r6, #0
 800ecc6:	42a6      	cmp	r6, r4
 800ecc8:	d105      	bne.n	800ecd6 <__libc_init_array+0x2e>
 800ecca:	bd70      	pop	{r4, r5, r6, pc}
 800eccc:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecd0:	4798      	blx	r3
 800ecd2:	3601      	adds	r6, #1
 800ecd4:	e7ee      	b.n	800ecb4 <__libc_init_array+0xc>
 800ecd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecda:	4798      	blx	r3
 800ecdc:	3601      	adds	r6, #1
 800ecde:	e7f2      	b.n	800ecc6 <__libc_init_array+0x1e>
 800ece0:	080d1454 	.word	0x080d1454
 800ece4:	080d1454 	.word	0x080d1454
 800ece8:	080d1454 	.word	0x080d1454
 800ecec:	080d1458 	.word	0x080d1458

0800ecf0 <__retarget_lock_acquire_recursive>:
 800ecf0:	4770      	bx	lr

0800ecf2 <__retarget_lock_release_recursive>:
 800ecf2:	4770      	bx	lr

0800ecf4 <memcpy>:
 800ecf4:	440a      	add	r2, r1
 800ecf6:	4291      	cmp	r1, r2
 800ecf8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ecfc:	d100      	bne.n	800ed00 <memcpy+0xc>
 800ecfe:	4770      	bx	lr
 800ed00:	b510      	push	{r4, lr}
 800ed02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed06:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed0a:	4291      	cmp	r1, r2
 800ed0c:	d1f9      	bne.n	800ed02 <memcpy+0xe>
 800ed0e:	bd10      	pop	{r4, pc}

0800ed10 <memset>:
 800ed10:	4402      	add	r2, r0
 800ed12:	4603      	mov	r3, r0
 800ed14:	4293      	cmp	r3, r2
 800ed16:	d100      	bne.n	800ed1a <memset+0xa>
 800ed18:	4770      	bx	lr
 800ed1a:	f803 1b01 	strb.w	r1, [r3], #1
 800ed1e:	e7f9      	b.n	800ed14 <memset+0x4>

0800ed20 <_malloc_r>:
 800ed20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed22:	1ccd      	adds	r5, r1, #3
 800ed24:	f025 0503 	bic.w	r5, r5, #3
 800ed28:	3508      	adds	r5, #8
 800ed2a:	2d0c      	cmp	r5, #12
 800ed2c:	bf38      	it	cc
 800ed2e:	250c      	movcc	r5, #12
 800ed30:	2d00      	cmp	r5, #0
 800ed32:	4606      	mov	r6, r0
 800ed34:	db01      	blt.n	800ed3a <_malloc_r+0x1a>
 800ed36:	42a9      	cmp	r1, r5
 800ed38:	d903      	bls.n	800ed42 <_malloc_r+0x22>
 800ed3a:	230c      	movs	r3, #12
 800ed3c:	6033      	str	r3, [r6, #0]
 800ed3e:	2000      	movs	r0, #0
 800ed40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed42:	f000 f8e1 	bl	800ef08 <__malloc_lock>
 800ed46:	4921      	ldr	r1, [pc, #132]	; (800edcc <_malloc_r+0xac>)
 800ed48:	680a      	ldr	r2, [r1, #0]
 800ed4a:	4614      	mov	r4, r2
 800ed4c:	b99c      	cbnz	r4, 800ed76 <_malloc_r+0x56>
 800ed4e:	4f20      	ldr	r7, [pc, #128]	; (800edd0 <_malloc_r+0xb0>)
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	b923      	cbnz	r3, 800ed5e <_malloc_r+0x3e>
 800ed54:	4621      	mov	r1, r4
 800ed56:	4630      	mov	r0, r6
 800ed58:	f000 f8a6 	bl	800eea8 <_sbrk_r>
 800ed5c:	6038      	str	r0, [r7, #0]
 800ed5e:	4629      	mov	r1, r5
 800ed60:	4630      	mov	r0, r6
 800ed62:	f000 f8a1 	bl	800eea8 <_sbrk_r>
 800ed66:	1c43      	adds	r3, r0, #1
 800ed68:	d123      	bne.n	800edb2 <_malloc_r+0x92>
 800ed6a:	230c      	movs	r3, #12
 800ed6c:	6033      	str	r3, [r6, #0]
 800ed6e:	4630      	mov	r0, r6
 800ed70:	f000 f8d0 	bl	800ef14 <__malloc_unlock>
 800ed74:	e7e3      	b.n	800ed3e <_malloc_r+0x1e>
 800ed76:	6823      	ldr	r3, [r4, #0]
 800ed78:	1b5b      	subs	r3, r3, r5
 800ed7a:	d417      	bmi.n	800edac <_malloc_r+0x8c>
 800ed7c:	2b0b      	cmp	r3, #11
 800ed7e:	d903      	bls.n	800ed88 <_malloc_r+0x68>
 800ed80:	6023      	str	r3, [r4, #0]
 800ed82:	441c      	add	r4, r3
 800ed84:	6025      	str	r5, [r4, #0]
 800ed86:	e004      	b.n	800ed92 <_malloc_r+0x72>
 800ed88:	6863      	ldr	r3, [r4, #4]
 800ed8a:	42a2      	cmp	r2, r4
 800ed8c:	bf0c      	ite	eq
 800ed8e:	600b      	streq	r3, [r1, #0]
 800ed90:	6053      	strne	r3, [r2, #4]
 800ed92:	4630      	mov	r0, r6
 800ed94:	f000 f8be 	bl	800ef14 <__malloc_unlock>
 800ed98:	f104 000b 	add.w	r0, r4, #11
 800ed9c:	1d23      	adds	r3, r4, #4
 800ed9e:	f020 0007 	bic.w	r0, r0, #7
 800eda2:	1ac2      	subs	r2, r0, r3
 800eda4:	d0cc      	beq.n	800ed40 <_malloc_r+0x20>
 800eda6:	1a1b      	subs	r3, r3, r0
 800eda8:	50a3      	str	r3, [r4, r2]
 800edaa:	e7c9      	b.n	800ed40 <_malloc_r+0x20>
 800edac:	4622      	mov	r2, r4
 800edae:	6864      	ldr	r4, [r4, #4]
 800edb0:	e7cc      	b.n	800ed4c <_malloc_r+0x2c>
 800edb2:	1cc4      	adds	r4, r0, #3
 800edb4:	f024 0403 	bic.w	r4, r4, #3
 800edb8:	42a0      	cmp	r0, r4
 800edba:	d0e3      	beq.n	800ed84 <_malloc_r+0x64>
 800edbc:	1a21      	subs	r1, r4, r0
 800edbe:	4630      	mov	r0, r6
 800edc0:	f000 f872 	bl	800eea8 <_sbrk_r>
 800edc4:	3001      	adds	r0, #1
 800edc6:	d1dd      	bne.n	800ed84 <_malloc_r+0x64>
 800edc8:	e7cf      	b.n	800ed6a <_malloc_r+0x4a>
 800edca:	bf00      	nop
 800edcc:	200084d4 	.word	0x200084d4
 800edd0:	200084d8 	.word	0x200084d8

0800edd4 <cleanup_glue>:
 800edd4:	b538      	push	{r3, r4, r5, lr}
 800edd6:	460c      	mov	r4, r1
 800edd8:	6809      	ldr	r1, [r1, #0]
 800edda:	4605      	mov	r5, r0
 800eddc:	b109      	cbz	r1, 800ede2 <cleanup_glue+0xe>
 800edde:	f7ff fff9 	bl	800edd4 <cleanup_glue>
 800ede2:	4621      	mov	r1, r4
 800ede4:	4628      	mov	r0, r5
 800ede6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edea:	f000 b899 	b.w	800ef20 <_free_r>
	...

0800edf0 <_reclaim_reent>:
 800edf0:	4b2c      	ldr	r3, [pc, #176]	; (800eea4 <_reclaim_reent+0xb4>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	4283      	cmp	r3, r0
 800edf6:	b570      	push	{r4, r5, r6, lr}
 800edf8:	4604      	mov	r4, r0
 800edfa:	d051      	beq.n	800eea0 <_reclaim_reent+0xb0>
 800edfc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800edfe:	b143      	cbz	r3, 800ee12 <_reclaim_reent+0x22>
 800ee00:	68db      	ldr	r3, [r3, #12]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d14a      	bne.n	800ee9c <_reclaim_reent+0xac>
 800ee06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee08:	6819      	ldr	r1, [r3, #0]
 800ee0a:	b111      	cbz	r1, 800ee12 <_reclaim_reent+0x22>
 800ee0c:	4620      	mov	r0, r4
 800ee0e:	f000 f887 	bl	800ef20 <_free_r>
 800ee12:	6961      	ldr	r1, [r4, #20]
 800ee14:	b111      	cbz	r1, 800ee1c <_reclaim_reent+0x2c>
 800ee16:	4620      	mov	r0, r4
 800ee18:	f000 f882 	bl	800ef20 <_free_r>
 800ee1c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ee1e:	b111      	cbz	r1, 800ee26 <_reclaim_reent+0x36>
 800ee20:	4620      	mov	r0, r4
 800ee22:	f000 f87d 	bl	800ef20 <_free_r>
 800ee26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ee28:	b111      	cbz	r1, 800ee30 <_reclaim_reent+0x40>
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	f000 f878 	bl	800ef20 <_free_r>
 800ee30:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ee32:	b111      	cbz	r1, 800ee3a <_reclaim_reent+0x4a>
 800ee34:	4620      	mov	r0, r4
 800ee36:	f000 f873 	bl	800ef20 <_free_r>
 800ee3a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ee3c:	b111      	cbz	r1, 800ee44 <_reclaim_reent+0x54>
 800ee3e:	4620      	mov	r0, r4
 800ee40:	f000 f86e 	bl	800ef20 <_free_r>
 800ee44:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ee46:	b111      	cbz	r1, 800ee4e <_reclaim_reent+0x5e>
 800ee48:	4620      	mov	r0, r4
 800ee4a:	f000 f869 	bl	800ef20 <_free_r>
 800ee4e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ee50:	b111      	cbz	r1, 800ee58 <_reclaim_reent+0x68>
 800ee52:	4620      	mov	r0, r4
 800ee54:	f000 f864 	bl	800ef20 <_free_r>
 800ee58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee5a:	b111      	cbz	r1, 800ee62 <_reclaim_reent+0x72>
 800ee5c:	4620      	mov	r0, r4
 800ee5e:	f000 f85f 	bl	800ef20 <_free_r>
 800ee62:	69a3      	ldr	r3, [r4, #24]
 800ee64:	b1e3      	cbz	r3, 800eea0 <_reclaim_reent+0xb0>
 800ee66:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ee68:	4620      	mov	r0, r4
 800ee6a:	4798      	blx	r3
 800ee6c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ee6e:	b1b9      	cbz	r1, 800eea0 <_reclaim_reent+0xb0>
 800ee70:	4620      	mov	r0, r4
 800ee72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ee76:	f7ff bfad 	b.w	800edd4 <cleanup_glue>
 800ee7a:	5949      	ldr	r1, [r1, r5]
 800ee7c:	b941      	cbnz	r1, 800ee90 <_reclaim_reent+0xa0>
 800ee7e:	3504      	adds	r5, #4
 800ee80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee82:	2d80      	cmp	r5, #128	; 0x80
 800ee84:	68d9      	ldr	r1, [r3, #12]
 800ee86:	d1f8      	bne.n	800ee7a <_reclaim_reent+0x8a>
 800ee88:	4620      	mov	r0, r4
 800ee8a:	f000 f849 	bl	800ef20 <_free_r>
 800ee8e:	e7ba      	b.n	800ee06 <_reclaim_reent+0x16>
 800ee90:	680e      	ldr	r6, [r1, #0]
 800ee92:	4620      	mov	r0, r4
 800ee94:	f000 f844 	bl	800ef20 <_free_r>
 800ee98:	4631      	mov	r1, r6
 800ee9a:	e7ef      	b.n	800ee7c <_reclaim_reent+0x8c>
 800ee9c:	2500      	movs	r5, #0
 800ee9e:	e7ef      	b.n	800ee80 <_reclaim_reent+0x90>
 800eea0:	bd70      	pop	{r4, r5, r6, pc}
 800eea2:	bf00      	nop
 800eea4:	20000050 	.word	0x20000050

0800eea8 <_sbrk_r>:
 800eea8:	b538      	push	{r3, r4, r5, lr}
 800eeaa:	4d06      	ldr	r5, [pc, #24]	; (800eec4 <_sbrk_r+0x1c>)
 800eeac:	2300      	movs	r3, #0
 800eeae:	4604      	mov	r4, r0
 800eeb0:	4608      	mov	r0, r1
 800eeb2:	602b      	str	r3, [r5, #0]
 800eeb4:	f7f6 f9b6 	bl	8005224 <_sbrk>
 800eeb8:	1c43      	adds	r3, r0, #1
 800eeba:	d102      	bne.n	800eec2 <_sbrk_r+0x1a>
 800eebc:	682b      	ldr	r3, [r5, #0]
 800eebe:	b103      	cbz	r3, 800eec2 <_sbrk_r+0x1a>
 800eec0:	6023      	str	r3, [r4, #0]
 800eec2:	bd38      	pop	{r3, r4, r5, pc}
 800eec4:	20008c84 	.word	0x20008c84

0800eec8 <siprintf>:
 800eec8:	b40e      	push	{r1, r2, r3}
 800eeca:	b500      	push	{lr}
 800eecc:	b09c      	sub	sp, #112	; 0x70
 800eece:	ab1d      	add	r3, sp, #116	; 0x74
 800eed0:	9002      	str	r0, [sp, #8]
 800eed2:	9006      	str	r0, [sp, #24]
 800eed4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eed8:	4809      	ldr	r0, [pc, #36]	; (800ef00 <siprintf+0x38>)
 800eeda:	9107      	str	r1, [sp, #28]
 800eedc:	9104      	str	r1, [sp, #16]
 800eede:	4909      	ldr	r1, [pc, #36]	; (800ef04 <siprintf+0x3c>)
 800eee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800eee4:	9105      	str	r1, [sp, #20]
 800eee6:	6800      	ldr	r0, [r0, #0]
 800eee8:	9301      	str	r3, [sp, #4]
 800eeea:	a902      	add	r1, sp, #8
 800eeec:	f000 f8c4 	bl	800f078 <_svfiprintf_r>
 800eef0:	9b02      	ldr	r3, [sp, #8]
 800eef2:	2200      	movs	r2, #0
 800eef4:	701a      	strb	r2, [r3, #0]
 800eef6:	b01c      	add	sp, #112	; 0x70
 800eef8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eefc:	b003      	add	sp, #12
 800eefe:	4770      	bx	lr
 800ef00:	20000050 	.word	0x20000050
 800ef04:	ffff0208 	.word	0xffff0208

0800ef08 <__malloc_lock>:
 800ef08:	4801      	ldr	r0, [pc, #4]	; (800ef10 <__malloc_lock+0x8>)
 800ef0a:	f7ff bef1 	b.w	800ecf0 <__retarget_lock_acquire_recursive>
 800ef0e:	bf00      	nop
 800ef10:	20008c7c 	.word	0x20008c7c

0800ef14 <__malloc_unlock>:
 800ef14:	4801      	ldr	r0, [pc, #4]	; (800ef1c <__malloc_unlock+0x8>)
 800ef16:	f7ff beec 	b.w	800ecf2 <__retarget_lock_release_recursive>
 800ef1a:	bf00      	nop
 800ef1c:	20008c7c 	.word	0x20008c7c

0800ef20 <_free_r>:
 800ef20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ef22:	2900      	cmp	r1, #0
 800ef24:	d048      	beq.n	800efb8 <_free_r+0x98>
 800ef26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef2a:	9001      	str	r0, [sp, #4]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	f1a1 0404 	sub.w	r4, r1, #4
 800ef32:	bfb8      	it	lt
 800ef34:	18e4      	addlt	r4, r4, r3
 800ef36:	f7ff ffe7 	bl	800ef08 <__malloc_lock>
 800ef3a:	4a20      	ldr	r2, [pc, #128]	; (800efbc <_free_r+0x9c>)
 800ef3c:	9801      	ldr	r0, [sp, #4]
 800ef3e:	6813      	ldr	r3, [r2, #0]
 800ef40:	4615      	mov	r5, r2
 800ef42:	b933      	cbnz	r3, 800ef52 <_free_r+0x32>
 800ef44:	6063      	str	r3, [r4, #4]
 800ef46:	6014      	str	r4, [r2, #0]
 800ef48:	b003      	add	sp, #12
 800ef4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ef4e:	f7ff bfe1 	b.w	800ef14 <__malloc_unlock>
 800ef52:	42a3      	cmp	r3, r4
 800ef54:	d90b      	bls.n	800ef6e <_free_r+0x4e>
 800ef56:	6821      	ldr	r1, [r4, #0]
 800ef58:	1862      	adds	r2, r4, r1
 800ef5a:	4293      	cmp	r3, r2
 800ef5c:	bf04      	itt	eq
 800ef5e:	681a      	ldreq	r2, [r3, #0]
 800ef60:	685b      	ldreq	r3, [r3, #4]
 800ef62:	6063      	str	r3, [r4, #4]
 800ef64:	bf04      	itt	eq
 800ef66:	1852      	addeq	r2, r2, r1
 800ef68:	6022      	streq	r2, [r4, #0]
 800ef6a:	602c      	str	r4, [r5, #0]
 800ef6c:	e7ec      	b.n	800ef48 <_free_r+0x28>
 800ef6e:	461a      	mov	r2, r3
 800ef70:	685b      	ldr	r3, [r3, #4]
 800ef72:	b10b      	cbz	r3, 800ef78 <_free_r+0x58>
 800ef74:	42a3      	cmp	r3, r4
 800ef76:	d9fa      	bls.n	800ef6e <_free_r+0x4e>
 800ef78:	6811      	ldr	r1, [r2, #0]
 800ef7a:	1855      	adds	r5, r2, r1
 800ef7c:	42a5      	cmp	r5, r4
 800ef7e:	d10b      	bne.n	800ef98 <_free_r+0x78>
 800ef80:	6824      	ldr	r4, [r4, #0]
 800ef82:	4421      	add	r1, r4
 800ef84:	1854      	adds	r4, r2, r1
 800ef86:	42a3      	cmp	r3, r4
 800ef88:	6011      	str	r1, [r2, #0]
 800ef8a:	d1dd      	bne.n	800ef48 <_free_r+0x28>
 800ef8c:	681c      	ldr	r4, [r3, #0]
 800ef8e:	685b      	ldr	r3, [r3, #4]
 800ef90:	6053      	str	r3, [r2, #4]
 800ef92:	4421      	add	r1, r4
 800ef94:	6011      	str	r1, [r2, #0]
 800ef96:	e7d7      	b.n	800ef48 <_free_r+0x28>
 800ef98:	d902      	bls.n	800efa0 <_free_r+0x80>
 800ef9a:	230c      	movs	r3, #12
 800ef9c:	6003      	str	r3, [r0, #0]
 800ef9e:	e7d3      	b.n	800ef48 <_free_r+0x28>
 800efa0:	6825      	ldr	r5, [r4, #0]
 800efa2:	1961      	adds	r1, r4, r5
 800efa4:	428b      	cmp	r3, r1
 800efa6:	bf04      	itt	eq
 800efa8:	6819      	ldreq	r1, [r3, #0]
 800efaa:	685b      	ldreq	r3, [r3, #4]
 800efac:	6063      	str	r3, [r4, #4]
 800efae:	bf04      	itt	eq
 800efb0:	1949      	addeq	r1, r1, r5
 800efb2:	6021      	streq	r1, [r4, #0]
 800efb4:	6054      	str	r4, [r2, #4]
 800efb6:	e7c7      	b.n	800ef48 <_free_r+0x28>
 800efb8:	b003      	add	sp, #12
 800efba:	bd30      	pop	{r4, r5, pc}
 800efbc:	200084d4 	.word	0x200084d4

0800efc0 <__ssputs_r>:
 800efc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efc4:	688e      	ldr	r6, [r1, #8]
 800efc6:	429e      	cmp	r6, r3
 800efc8:	4682      	mov	sl, r0
 800efca:	460c      	mov	r4, r1
 800efcc:	4690      	mov	r8, r2
 800efce:	461f      	mov	r7, r3
 800efd0:	d838      	bhi.n	800f044 <__ssputs_r+0x84>
 800efd2:	898a      	ldrh	r2, [r1, #12]
 800efd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800efd8:	d032      	beq.n	800f040 <__ssputs_r+0x80>
 800efda:	6825      	ldr	r5, [r4, #0]
 800efdc:	6909      	ldr	r1, [r1, #16]
 800efde:	eba5 0901 	sub.w	r9, r5, r1
 800efe2:	6965      	ldr	r5, [r4, #20]
 800efe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800efe8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800efec:	3301      	adds	r3, #1
 800efee:	444b      	add	r3, r9
 800eff0:	106d      	asrs	r5, r5, #1
 800eff2:	429d      	cmp	r5, r3
 800eff4:	bf38      	it	cc
 800eff6:	461d      	movcc	r5, r3
 800eff8:	0553      	lsls	r3, r2, #21
 800effa:	d531      	bpl.n	800f060 <__ssputs_r+0xa0>
 800effc:	4629      	mov	r1, r5
 800effe:	f7ff fe8f 	bl	800ed20 <_malloc_r>
 800f002:	4606      	mov	r6, r0
 800f004:	b950      	cbnz	r0, 800f01c <__ssputs_r+0x5c>
 800f006:	230c      	movs	r3, #12
 800f008:	f8ca 3000 	str.w	r3, [sl]
 800f00c:	89a3      	ldrh	r3, [r4, #12]
 800f00e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f012:	81a3      	strh	r3, [r4, #12]
 800f014:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f01c:	6921      	ldr	r1, [r4, #16]
 800f01e:	464a      	mov	r2, r9
 800f020:	f7ff fe68 	bl	800ecf4 <memcpy>
 800f024:	89a3      	ldrh	r3, [r4, #12]
 800f026:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f02a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f02e:	81a3      	strh	r3, [r4, #12]
 800f030:	6126      	str	r6, [r4, #16]
 800f032:	6165      	str	r5, [r4, #20]
 800f034:	444e      	add	r6, r9
 800f036:	eba5 0509 	sub.w	r5, r5, r9
 800f03a:	6026      	str	r6, [r4, #0]
 800f03c:	60a5      	str	r5, [r4, #8]
 800f03e:	463e      	mov	r6, r7
 800f040:	42be      	cmp	r6, r7
 800f042:	d900      	bls.n	800f046 <__ssputs_r+0x86>
 800f044:	463e      	mov	r6, r7
 800f046:	4632      	mov	r2, r6
 800f048:	6820      	ldr	r0, [r4, #0]
 800f04a:	4641      	mov	r1, r8
 800f04c:	f000 faa8 	bl	800f5a0 <memmove>
 800f050:	68a3      	ldr	r3, [r4, #8]
 800f052:	6822      	ldr	r2, [r4, #0]
 800f054:	1b9b      	subs	r3, r3, r6
 800f056:	4432      	add	r2, r6
 800f058:	60a3      	str	r3, [r4, #8]
 800f05a:	6022      	str	r2, [r4, #0]
 800f05c:	2000      	movs	r0, #0
 800f05e:	e7db      	b.n	800f018 <__ssputs_r+0x58>
 800f060:	462a      	mov	r2, r5
 800f062:	f000 fab7 	bl	800f5d4 <_realloc_r>
 800f066:	4606      	mov	r6, r0
 800f068:	2800      	cmp	r0, #0
 800f06a:	d1e1      	bne.n	800f030 <__ssputs_r+0x70>
 800f06c:	6921      	ldr	r1, [r4, #16]
 800f06e:	4650      	mov	r0, sl
 800f070:	f7ff ff56 	bl	800ef20 <_free_r>
 800f074:	e7c7      	b.n	800f006 <__ssputs_r+0x46>
	...

0800f078 <_svfiprintf_r>:
 800f078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f07c:	4698      	mov	r8, r3
 800f07e:	898b      	ldrh	r3, [r1, #12]
 800f080:	061b      	lsls	r3, r3, #24
 800f082:	b09d      	sub	sp, #116	; 0x74
 800f084:	4607      	mov	r7, r0
 800f086:	460d      	mov	r5, r1
 800f088:	4614      	mov	r4, r2
 800f08a:	d50e      	bpl.n	800f0aa <_svfiprintf_r+0x32>
 800f08c:	690b      	ldr	r3, [r1, #16]
 800f08e:	b963      	cbnz	r3, 800f0aa <_svfiprintf_r+0x32>
 800f090:	2140      	movs	r1, #64	; 0x40
 800f092:	f7ff fe45 	bl	800ed20 <_malloc_r>
 800f096:	6028      	str	r0, [r5, #0]
 800f098:	6128      	str	r0, [r5, #16]
 800f09a:	b920      	cbnz	r0, 800f0a6 <_svfiprintf_r+0x2e>
 800f09c:	230c      	movs	r3, #12
 800f09e:	603b      	str	r3, [r7, #0]
 800f0a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f0a4:	e0d1      	b.n	800f24a <_svfiprintf_r+0x1d2>
 800f0a6:	2340      	movs	r3, #64	; 0x40
 800f0a8:	616b      	str	r3, [r5, #20]
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	9309      	str	r3, [sp, #36]	; 0x24
 800f0ae:	2320      	movs	r3, #32
 800f0b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f0b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0b8:	2330      	movs	r3, #48	; 0x30
 800f0ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f264 <_svfiprintf_r+0x1ec>
 800f0be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f0c2:	f04f 0901 	mov.w	r9, #1
 800f0c6:	4623      	mov	r3, r4
 800f0c8:	469a      	mov	sl, r3
 800f0ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0ce:	b10a      	cbz	r2, 800f0d4 <_svfiprintf_r+0x5c>
 800f0d0:	2a25      	cmp	r2, #37	; 0x25
 800f0d2:	d1f9      	bne.n	800f0c8 <_svfiprintf_r+0x50>
 800f0d4:	ebba 0b04 	subs.w	fp, sl, r4
 800f0d8:	d00b      	beq.n	800f0f2 <_svfiprintf_r+0x7a>
 800f0da:	465b      	mov	r3, fp
 800f0dc:	4622      	mov	r2, r4
 800f0de:	4629      	mov	r1, r5
 800f0e0:	4638      	mov	r0, r7
 800f0e2:	f7ff ff6d 	bl	800efc0 <__ssputs_r>
 800f0e6:	3001      	adds	r0, #1
 800f0e8:	f000 80aa 	beq.w	800f240 <_svfiprintf_r+0x1c8>
 800f0ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f0ee:	445a      	add	r2, fp
 800f0f0:	9209      	str	r2, [sp, #36]	; 0x24
 800f0f2:	f89a 3000 	ldrb.w	r3, [sl]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	f000 80a2 	beq.w	800f240 <_svfiprintf_r+0x1c8>
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f102:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f106:	f10a 0a01 	add.w	sl, sl, #1
 800f10a:	9304      	str	r3, [sp, #16]
 800f10c:	9307      	str	r3, [sp, #28]
 800f10e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f112:	931a      	str	r3, [sp, #104]	; 0x68
 800f114:	4654      	mov	r4, sl
 800f116:	2205      	movs	r2, #5
 800f118:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f11c:	4851      	ldr	r0, [pc, #324]	; (800f264 <_svfiprintf_r+0x1ec>)
 800f11e:	f7f1 f87f 	bl	8000220 <memchr>
 800f122:	9a04      	ldr	r2, [sp, #16]
 800f124:	b9d8      	cbnz	r0, 800f15e <_svfiprintf_r+0xe6>
 800f126:	06d0      	lsls	r0, r2, #27
 800f128:	bf44      	itt	mi
 800f12a:	2320      	movmi	r3, #32
 800f12c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f130:	0711      	lsls	r1, r2, #28
 800f132:	bf44      	itt	mi
 800f134:	232b      	movmi	r3, #43	; 0x2b
 800f136:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f13a:	f89a 3000 	ldrb.w	r3, [sl]
 800f13e:	2b2a      	cmp	r3, #42	; 0x2a
 800f140:	d015      	beq.n	800f16e <_svfiprintf_r+0xf6>
 800f142:	9a07      	ldr	r2, [sp, #28]
 800f144:	4654      	mov	r4, sl
 800f146:	2000      	movs	r0, #0
 800f148:	f04f 0c0a 	mov.w	ip, #10
 800f14c:	4621      	mov	r1, r4
 800f14e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f152:	3b30      	subs	r3, #48	; 0x30
 800f154:	2b09      	cmp	r3, #9
 800f156:	d94e      	bls.n	800f1f6 <_svfiprintf_r+0x17e>
 800f158:	b1b0      	cbz	r0, 800f188 <_svfiprintf_r+0x110>
 800f15a:	9207      	str	r2, [sp, #28]
 800f15c:	e014      	b.n	800f188 <_svfiprintf_r+0x110>
 800f15e:	eba0 0308 	sub.w	r3, r0, r8
 800f162:	fa09 f303 	lsl.w	r3, r9, r3
 800f166:	4313      	orrs	r3, r2
 800f168:	9304      	str	r3, [sp, #16]
 800f16a:	46a2      	mov	sl, r4
 800f16c:	e7d2      	b.n	800f114 <_svfiprintf_r+0x9c>
 800f16e:	9b03      	ldr	r3, [sp, #12]
 800f170:	1d19      	adds	r1, r3, #4
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	9103      	str	r1, [sp, #12]
 800f176:	2b00      	cmp	r3, #0
 800f178:	bfbb      	ittet	lt
 800f17a:	425b      	neglt	r3, r3
 800f17c:	f042 0202 	orrlt.w	r2, r2, #2
 800f180:	9307      	strge	r3, [sp, #28]
 800f182:	9307      	strlt	r3, [sp, #28]
 800f184:	bfb8      	it	lt
 800f186:	9204      	strlt	r2, [sp, #16]
 800f188:	7823      	ldrb	r3, [r4, #0]
 800f18a:	2b2e      	cmp	r3, #46	; 0x2e
 800f18c:	d10c      	bne.n	800f1a8 <_svfiprintf_r+0x130>
 800f18e:	7863      	ldrb	r3, [r4, #1]
 800f190:	2b2a      	cmp	r3, #42	; 0x2a
 800f192:	d135      	bne.n	800f200 <_svfiprintf_r+0x188>
 800f194:	9b03      	ldr	r3, [sp, #12]
 800f196:	1d1a      	adds	r2, r3, #4
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	9203      	str	r2, [sp, #12]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	bfb8      	it	lt
 800f1a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f1a4:	3402      	adds	r4, #2
 800f1a6:	9305      	str	r3, [sp, #20]
 800f1a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f274 <_svfiprintf_r+0x1fc>
 800f1ac:	7821      	ldrb	r1, [r4, #0]
 800f1ae:	2203      	movs	r2, #3
 800f1b0:	4650      	mov	r0, sl
 800f1b2:	f7f1 f835 	bl	8000220 <memchr>
 800f1b6:	b140      	cbz	r0, 800f1ca <_svfiprintf_r+0x152>
 800f1b8:	2340      	movs	r3, #64	; 0x40
 800f1ba:	eba0 000a 	sub.w	r0, r0, sl
 800f1be:	fa03 f000 	lsl.w	r0, r3, r0
 800f1c2:	9b04      	ldr	r3, [sp, #16]
 800f1c4:	4303      	orrs	r3, r0
 800f1c6:	3401      	adds	r4, #1
 800f1c8:	9304      	str	r3, [sp, #16]
 800f1ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1ce:	4826      	ldr	r0, [pc, #152]	; (800f268 <_svfiprintf_r+0x1f0>)
 800f1d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f1d4:	2206      	movs	r2, #6
 800f1d6:	f7f1 f823 	bl	8000220 <memchr>
 800f1da:	2800      	cmp	r0, #0
 800f1dc:	d038      	beq.n	800f250 <_svfiprintf_r+0x1d8>
 800f1de:	4b23      	ldr	r3, [pc, #140]	; (800f26c <_svfiprintf_r+0x1f4>)
 800f1e0:	bb1b      	cbnz	r3, 800f22a <_svfiprintf_r+0x1b2>
 800f1e2:	9b03      	ldr	r3, [sp, #12]
 800f1e4:	3307      	adds	r3, #7
 800f1e6:	f023 0307 	bic.w	r3, r3, #7
 800f1ea:	3308      	adds	r3, #8
 800f1ec:	9303      	str	r3, [sp, #12]
 800f1ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1f0:	4433      	add	r3, r6
 800f1f2:	9309      	str	r3, [sp, #36]	; 0x24
 800f1f4:	e767      	b.n	800f0c6 <_svfiprintf_r+0x4e>
 800f1f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f1fa:	460c      	mov	r4, r1
 800f1fc:	2001      	movs	r0, #1
 800f1fe:	e7a5      	b.n	800f14c <_svfiprintf_r+0xd4>
 800f200:	2300      	movs	r3, #0
 800f202:	3401      	adds	r4, #1
 800f204:	9305      	str	r3, [sp, #20]
 800f206:	4619      	mov	r1, r3
 800f208:	f04f 0c0a 	mov.w	ip, #10
 800f20c:	4620      	mov	r0, r4
 800f20e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f212:	3a30      	subs	r2, #48	; 0x30
 800f214:	2a09      	cmp	r2, #9
 800f216:	d903      	bls.n	800f220 <_svfiprintf_r+0x1a8>
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d0c5      	beq.n	800f1a8 <_svfiprintf_r+0x130>
 800f21c:	9105      	str	r1, [sp, #20]
 800f21e:	e7c3      	b.n	800f1a8 <_svfiprintf_r+0x130>
 800f220:	fb0c 2101 	mla	r1, ip, r1, r2
 800f224:	4604      	mov	r4, r0
 800f226:	2301      	movs	r3, #1
 800f228:	e7f0      	b.n	800f20c <_svfiprintf_r+0x194>
 800f22a:	ab03      	add	r3, sp, #12
 800f22c:	9300      	str	r3, [sp, #0]
 800f22e:	462a      	mov	r2, r5
 800f230:	4b0f      	ldr	r3, [pc, #60]	; (800f270 <_svfiprintf_r+0x1f8>)
 800f232:	a904      	add	r1, sp, #16
 800f234:	4638      	mov	r0, r7
 800f236:	f3af 8000 	nop.w
 800f23a:	1c42      	adds	r2, r0, #1
 800f23c:	4606      	mov	r6, r0
 800f23e:	d1d6      	bne.n	800f1ee <_svfiprintf_r+0x176>
 800f240:	89ab      	ldrh	r3, [r5, #12]
 800f242:	065b      	lsls	r3, r3, #25
 800f244:	f53f af2c 	bmi.w	800f0a0 <_svfiprintf_r+0x28>
 800f248:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f24a:	b01d      	add	sp, #116	; 0x74
 800f24c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f250:	ab03      	add	r3, sp, #12
 800f252:	9300      	str	r3, [sp, #0]
 800f254:	462a      	mov	r2, r5
 800f256:	4b06      	ldr	r3, [pc, #24]	; (800f270 <_svfiprintf_r+0x1f8>)
 800f258:	a904      	add	r1, sp, #16
 800f25a:	4638      	mov	r0, r7
 800f25c:	f000 f87a 	bl	800f354 <_printf_i>
 800f260:	e7eb      	b.n	800f23a <_svfiprintf_r+0x1c2>
 800f262:	bf00      	nop
 800f264:	080d1418 	.word	0x080d1418
 800f268:	080d1422 	.word	0x080d1422
 800f26c:	00000000 	.word	0x00000000
 800f270:	0800efc1 	.word	0x0800efc1
 800f274:	080d141e 	.word	0x080d141e

0800f278 <_printf_common>:
 800f278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f27c:	4616      	mov	r6, r2
 800f27e:	4699      	mov	r9, r3
 800f280:	688a      	ldr	r2, [r1, #8]
 800f282:	690b      	ldr	r3, [r1, #16]
 800f284:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f288:	4293      	cmp	r3, r2
 800f28a:	bfb8      	it	lt
 800f28c:	4613      	movlt	r3, r2
 800f28e:	6033      	str	r3, [r6, #0]
 800f290:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f294:	4607      	mov	r7, r0
 800f296:	460c      	mov	r4, r1
 800f298:	b10a      	cbz	r2, 800f29e <_printf_common+0x26>
 800f29a:	3301      	adds	r3, #1
 800f29c:	6033      	str	r3, [r6, #0]
 800f29e:	6823      	ldr	r3, [r4, #0]
 800f2a0:	0699      	lsls	r1, r3, #26
 800f2a2:	bf42      	ittt	mi
 800f2a4:	6833      	ldrmi	r3, [r6, #0]
 800f2a6:	3302      	addmi	r3, #2
 800f2a8:	6033      	strmi	r3, [r6, #0]
 800f2aa:	6825      	ldr	r5, [r4, #0]
 800f2ac:	f015 0506 	ands.w	r5, r5, #6
 800f2b0:	d106      	bne.n	800f2c0 <_printf_common+0x48>
 800f2b2:	f104 0a19 	add.w	sl, r4, #25
 800f2b6:	68e3      	ldr	r3, [r4, #12]
 800f2b8:	6832      	ldr	r2, [r6, #0]
 800f2ba:	1a9b      	subs	r3, r3, r2
 800f2bc:	42ab      	cmp	r3, r5
 800f2be:	dc26      	bgt.n	800f30e <_printf_common+0x96>
 800f2c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f2c4:	1e13      	subs	r3, r2, #0
 800f2c6:	6822      	ldr	r2, [r4, #0]
 800f2c8:	bf18      	it	ne
 800f2ca:	2301      	movne	r3, #1
 800f2cc:	0692      	lsls	r2, r2, #26
 800f2ce:	d42b      	bmi.n	800f328 <_printf_common+0xb0>
 800f2d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f2d4:	4649      	mov	r1, r9
 800f2d6:	4638      	mov	r0, r7
 800f2d8:	47c0      	blx	r8
 800f2da:	3001      	adds	r0, #1
 800f2dc:	d01e      	beq.n	800f31c <_printf_common+0xa4>
 800f2de:	6823      	ldr	r3, [r4, #0]
 800f2e0:	68e5      	ldr	r5, [r4, #12]
 800f2e2:	6832      	ldr	r2, [r6, #0]
 800f2e4:	f003 0306 	and.w	r3, r3, #6
 800f2e8:	2b04      	cmp	r3, #4
 800f2ea:	bf08      	it	eq
 800f2ec:	1aad      	subeq	r5, r5, r2
 800f2ee:	68a3      	ldr	r3, [r4, #8]
 800f2f0:	6922      	ldr	r2, [r4, #16]
 800f2f2:	bf0c      	ite	eq
 800f2f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f2f8:	2500      	movne	r5, #0
 800f2fa:	4293      	cmp	r3, r2
 800f2fc:	bfc4      	itt	gt
 800f2fe:	1a9b      	subgt	r3, r3, r2
 800f300:	18ed      	addgt	r5, r5, r3
 800f302:	2600      	movs	r6, #0
 800f304:	341a      	adds	r4, #26
 800f306:	42b5      	cmp	r5, r6
 800f308:	d11a      	bne.n	800f340 <_printf_common+0xc8>
 800f30a:	2000      	movs	r0, #0
 800f30c:	e008      	b.n	800f320 <_printf_common+0xa8>
 800f30e:	2301      	movs	r3, #1
 800f310:	4652      	mov	r2, sl
 800f312:	4649      	mov	r1, r9
 800f314:	4638      	mov	r0, r7
 800f316:	47c0      	blx	r8
 800f318:	3001      	adds	r0, #1
 800f31a:	d103      	bne.n	800f324 <_printf_common+0xac>
 800f31c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f324:	3501      	adds	r5, #1
 800f326:	e7c6      	b.n	800f2b6 <_printf_common+0x3e>
 800f328:	18e1      	adds	r1, r4, r3
 800f32a:	1c5a      	adds	r2, r3, #1
 800f32c:	2030      	movs	r0, #48	; 0x30
 800f32e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f332:	4422      	add	r2, r4
 800f334:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f338:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f33c:	3302      	adds	r3, #2
 800f33e:	e7c7      	b.n	800f2d0 <_printf_common+0x58>
 800f340:	2301      	movs	r3, #1
 800f342:	4622      	mov	r2, r4
 800f344:	4649      	mov	r1, r9
 800f346:	4638      	mov	r0, r7
 800f348:	47c0      	blx	r8
 800f34a:	3001      	adds	r0, #1
 800f34c:	d0e6      	beq.n	800f31c <_printf_common+0xa4>
 800f34e:	3601      	adds	r6, #1
 800f350:	e7d9      	b.n	800f306 <_printf_common+0x8e>
	...

0800f354 <_printf_i>:
 800f354:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f358:	460c      	mov	r4, r1
 800f35a:	4691      	mov	r9, r2
 800f35c:	7e27      	ldrb	r7, [r4, #24]
 800f35e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f360:	2f78      	cmp	r7, #120	; 0x78
 800f362:	4680      	mov	r8, r0
 800f364:	469a      	mov	sl, r3
 800f366:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f36a:	d807      	bhi.n	800f37c <_printf_i+0x28>
 800f36c:	2f62      	cmp	r7, #98	; 0x62
 800f36e:	d80a      	bhi.n	800f386 <_printf_i+0x32>
 800f370:	2f00      	cmp	r7, #0
 800f372:	f000 80d8 	beq.w	800f526 <_printf_i+0x1d2>
 800f376:	2f58      	cmp	r7, #88	; 0x58
 800f378:	f000 80a3 	beq.w	800f4c2 <_printf_i+0x16e>
 800f37c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f380:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f384:	e03a      	b.n	800f3fc <_printf_i+0xa8>
 800f386:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f38a:	2b15      	cmp	r3, #21
 800f38c:	d8f6      	bhi.n	800f37c <_printf_i+0x28>
 800f38e:	a001      	add	r0, pc, #4	; (adr r0, 800f394 <_printf_i+0x40>)
 800f390:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f394:	0800f3ed 	.word	0x0800f3ed
 800f398:	0800f401 	.word	0x0800f401
 800f39c:	0800f37d 	.word	0x0800f37d
 800f3a0:	0800f37d 	.word	0x0800f37d
 800f3a4:	0800f37d 	.word	0x0800f37d
 800f3a8:	0800f37d 	.word	0x0800f37d
 800f3ac:	0800f401 	.word	0x0800f401
 800f3b0:	0800f37d 	.word	0x0800f37d
 800f3b4:	0800f37d 	.word	0x0800f37d
 800f3b8:	0800f37d 	.word	0x0800f37d
 800f3bc:	0800f37d 	.word	0x0800f37d
 800f3c0:	0800f50d 	.word	0x0800f50d
 800f3c4:	0800f431 	.word	0x0800f431
 800f3c8:	0800f4ef 	.word	0x0800f4ef
 800f3cc:	0800f37d 	.word	0x0800f37d
 800f3d0:	0800f37d 	.word	0x0800f37d
 800f3d4:	0800f52f 	.word	0x0800f52f
 800f3d8:	0800f37d 	.word	0x0800f37d
 800f3dc:	0800f431 	.word	0x0800f431
 800f3e0:	0800f37d 	.word	0x0800f37d
 800f3e4:	0800f37d 	.word	0x0800f37d
 800f3e8:	0800f4f7 	.word	0x0800f4f7
 800f3ec:	680b      	ldr	r3, [r1, #0]
 800f3ee:	1d1a      	adds	r2, r3, #4
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	600a      	str	r2, [r1, #0]
 800f3f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f3f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f3fc:	2301      	movs	r3, #1
 800f3fe:	e0a3      	b.n	800f548 <_printf_i+0x1f4>
 800f400:	6825      	ldr	r5, [r4, #0]
 800f402:	6808      	ldr	r0, [r1, #0]
 800f404:	062e      	lsls	r6, r5, #24
 800f406:	f100 0304 	add.w	r3, r0, #4
 800f40a:	d50a      	bpl.n	800f422 <_printf_i+0xce>
 800f40c:	6805      	ldr	r5, [r0, #0]
 800f40e:	600b      	str	r3, [r1, #0]
 800f410:	2d00      	cmp	r5, #0
 800f412:	da03      	bge.n	800f41c <_printf_i+0xc8>
 800f414:	232d      	movs	r3, #45	; 0x2d
 800f416:	426d      	negs	r5, r5
 800f418:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f41c:	485e      	ldr	r0, [pc, #376]	; (800f598 <_printf_i+0x244>)
 800f41e:	230a      	movs	r3, #10
 800f420:	e019      	b.n	800f456 <_printf_i+0x102>
 800f422:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f426:	6805      	ldr	r5, [r0, #0]
 800f428:	600b      	str	r3, [r1, #0]
 800f42a:	bf18      	it	ne
 800f42c:	b22d      	sxthne	r5, r5
 800f42e:	e7ef      	b.n	800f410 <_printf_i+0xbc>
 800f430:	680b      	ldr	r3, [r1, #0]
 800f432:	6825      	ldr	r5, [r4, #0]
 800f434:	1d18      	adds	r0, r3, #4
 800f436:	6008      	str	r0, [r1, #0]
 800f438:	0628      	lsls	r0, r5, #24
 800f43a:	d501      	bpl.n	800f440 <_printf_i+0xec>
 800f43c:	681d      	ldr	r5, [r3, #0]
 800f43e:	e002      	b.n	800f446 <_printf_i+0xf2>
 800f440:	0669      	lsls	r1, r5, #25
 800f442:	d5fb      	bpl.n	800f43c <_printf_i+0xe8>
 800f444:	881d      	ldrh	r5, [r3, #0]
 800f446:	4854      	ldr	r0, [pc, #336]	; (800f598 <_printf_i+0x244>)
 800f448:	2f6f      	cmp	r7, #111	; 0x6f
 800f44a:	bf0c      	ite	eq
 800f44c:	2308      	moveq	r3, #8
 800f44e:	230a      	movne	r3, #10
 800f450:	2100      	movs	r1, #0
 800f452:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f456:	6866      	ldr	r6, [r4, #4]
 800f458:	60a6      	str	r6, [r4, #8]
 800f45a:	2e00      	cmp	r6, #0
 800f45c:	bfa2      	ittt	ge
 800f45e:	6821      	ldrge	r1, [r4, #0]
 800f460:	f021 0104 	bicge.w	r1, r1, #4
 800f464:	6021      	strge	r1, [r4, #0]
 800f466:	b90d      	cbnz	r5, 800f46c <_printf_i+0x118>
 800f468:	2e00      	cmp	r6, #0
 800f46a:	d04d      	beq.n	800f508 <_printf_i+0x1b4>
 800f46c:	4616      	mov	r6, r2
 800f46e:	fbb5 f1f3 	udiv	r1, r5, r3
 800f472:	fb03 5711 	mls	r7, r3, r1, r5
 800f476:	5dc7      	ldrb	r7, [r0, r7]
 800f478:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f47c:	462f      	mov	r7, r5
 800f47e:	42bb      	cmp	r3, r7
 800f480:	460d      	mov	r5, r1
 800f482:	d9f4      	bls.n	800f46e <_printf_i+0x11a>
 800f484:	2b08      	cmp	r3, #8
 800f486:	d10b      	bne.n	800f4a0 <_printf_i+0x14c>
 800f488:	6823      	ldr	r3, [r4, #0]
 800f48a:	07df      	lsls	r7, r3, #31
 800f48c:	d508      	bpl.n	800f4a0 <_printf_i+0x14c>
 800f48e:	6923      	ldr	r3, [r4, #16]
 800f490:	6861      	ldr	r1, [r4, #4]
 800f492:	4299      	cmp	r1, r3
 800f494:	bfde      	ittt	le
 800f496:	2330      	movle	r3, #48	; 0x30
 800f498:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f49c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800f4a0:	1b92      	subs	r2, r2, r6
 800f4a2:	6122      	str	r2, [r4, #16]
 800f4a4:	f8cd a000 	str.w	sl, [sp]
 800f4a8:	464b      	mov	r3, r9
 800f4aa:	aa03      	add	r2, sp, #12
 800f4ac:	4621      	mov	r1, r4
 800f4ae:	4640      	mov	r0, r8
 800f4b0:	f7ff fee2 	bl	800f278 <_printf_common>
 800f4b4:	3001      	adds	r0, #1
 800f4b6:	d14c      	bne.n	800f552 <_printf_i+0x1fe>
 800f4b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f4bc:	b004      	add	sp, #16
 800f4be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4c2:	4835      	ldr	r0, [pc, #212]	; (800f598 <_printf_i+0x244>)
 800f4c4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f4c8:	6823      	ldr	r3, [r4, #0]
 800f4ca:	680e      	ldr	r6, [r1, #0]
 800f4cc:	061f      	lsls	r7, r3, #24
 800f4ce:	f856 5b04 	ldr.w	r5, [r6], #4
 800f4d2:	600e      	str	r6, [r1, #0]
 800f4d4:	d514      	bpl.n	800f500 <_printf_i+0x1ac>
 800f4d6:	07d9      	lsls	r1, r3, #31
 800f4d8:	bf44      	itt	mi
 800f4da:	f043 0320 	orrmi.w	r3, r3, #32
 800f4de:	6023      	strmi	r3, [r4, #0]
 800f4e0:	b91d      	cbnz	r5, 800f4ea <_printf_i+0x196>
 800f4e2:	6823      	ldr	r3, [r4, #0]
 800f4e4:	f023 0320 	bic.w	r3, r3, #32
 800f4e8:	6023      	str	r3, [r4, #0]
 800f4ea:	2310      	movs	r3, #16
 800f4ec:	e7b0      	b.n	800f450 <_printf_i+0xfc>
 800f4ee:	6823      	ldr	r3, [r4, #0]
 800f4f0:	f043 0320 	orr.w	r3, r3, #32
 800f4f4:	6023      	str	r3, [r4, #0]
 800f4f6:	2378      	movs	r3, #120	; 0x78
 800f4f8:	4828      	ldr	r0, [pc, #160]	; (800f59c <_printf_i+0x248>)
 800f4fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f4fe:	e7e3      	b.n	800f4c8 <_printf_i+0x174>
 800f500:	065e      	lsls	r6, r3, #25
 800f502:	bf48      	it	mi
 800f504:	b2ad      	uxthmi	r5, r5
 800f506:	e7e6      	b.n	800f4d6 <_printf_i+0x182>
 800f508:	4616      	mov	r6, r2
 800f50a:	e7bb      	b.n	800f484 <_printf_i+0x130>
 800f50c:	680b      	ldr	r3, [r1, #0]
 800f50e:	6826      	ldr	r6, [r4, #0]
 800f510:	6960      	ldr	r0, [r4, #20]
 800f512:	1d1d      	adds	r5, r3, #4
 800f514:	600d      	str	r5, [r1, #0]
 800f516:	0635      	lsls	r5, r6, #24
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	d501      	bpl.n	800f520 <_printf_i+0x1cc>
 800f51c:	6018      	str	r0, [r3, #0]
 800f51e:	e002      	b.n	800f526 <_printf_i+0x1d2>
 800f520:	0671      	lsls	r1, r6, #25
 800f522:	d5fb      	bpl.n	800f51c <_printf_i+0x1c8>
 800f524:	8018      	strh	r0, [r3, #0]
 800f526:	2300      	movs	r3, #0
 800f528:	6123      	str	r3, [r4, #16]
 800f52a:	4616      	mov	r6, r2
 800f52c:	e7ba      	b.n	800f4a4 <_printf_i+0x150>
 800f52e:	680b      	ldr	r3, [r1, #0]
 800f530:	1d1a      	adds	r2, r3, #4
 800f532:	600a      	str	r2, [r1, #0]
 800f534:	681e      	ldr	r6, [r3, #0]
 800f536:	6862      	ldr	r2, [r4, #4]
 800f538:	2100      	movs	r1, #0
 800f53a:	4630      	mov	r0, r6
 800f53c:	f7f0 fe70 	bl	8000220 <memchr>
 800f540:	b108      	cbz	r0, 800f546 <_printf_i+0x1f2>
 800f542:	1b80      	subs	r0, r0, r6
 800f544:	6060      	str	r0, [r4, #4]
 800f546:	6863      	ldr	r3, [r4, #4]
 800f548:	6123      	str	r3, [r4, #16]
 800f54a:	2300      	movs	r3, #0
 800f54c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f550:	e7a8      	b.n	800f4a4 <_printf_i+0x150>
 800f552:	6923      	ldr	r3, [r4, #16]
 800f554:	4632      	mov	r2, r6
 800f556:	4649      	mov	r1, r9
 800f558:	4640      	mov	r0, r8
 800f55a:	47d0      	blx	sl
 800f55c:	3001      	adds	r0, #1
 800f55e:	d0ab      	beq.n	800f4b8 <_printf_i+0x164>
 800f560:	6823      	ldr	r3, [r4, #0]
 800f562:	079b      	lsls	r3, r3, #30
 800f564:	d413      	bmi.n	800f58e <_printf_i+0x23a>
 800f566:	68e0      	ldr	r0, [r4, #12]
 800f568:	9b03      	ldr	r3, [sp, #12]
 800f56a:	4298      	cmp	r0, r3
 800f56c:	bfb8      	it	lt
 800f56e:	4618      	movlt	r0, r3
 800f570:	e7a4      	b.n	800f4bc <_printf_i+0x168>
 800f572:	2301      	movs	r3, #1
 800f574:	4632      	mov	r2, r6
 800f576:	4649      	mov	r1, r9
 800f578:	4640      	mov	r0, r8
 800f57a:	47d0      	blx	sl
 800f57c:	3001      	adds	r0, #1
 800f57e:	d09b      	beq.n	800f4b8 <_printf_i+0x164>
 800f580:	3501      	adds	r5, #1
 800f582:	68e3      	ldr	r3, [r4, #12]
 800f584:	9903      	ldr	r1, [sp, #12]
 800f586:	1a5b      	subs	r3, r3, r1
 800f588:	42ab      	cmp	r3, r5
 800f58a:	dcf2      	bgt.n	800f572 <_printf_i+0x21e>
 800f58c:	e7eb      	b.n	800f566 <_printf_i+0x212>
 800f58e:	2500      	movs	r5, #0
 800f590:	f104 0619 	add.w	r6, r4, #25
 800f594:	e7f5      	b.n	800f582 <_printf_i+0x22e>
 800f596:	bf00      	nop
 800f598:	080d1429 	.word	0x080d1429
 800f59c:	080d143a 	.word	0x080d143a

0800f5a0 <memmove>:
 800f5a0:	4288      	cmp	r0, r1
 800f5a2:	b510      	push	{r4, lr}
 800f5a4:	eb01 0402 	add.w	r4, r1, r2
 800f5a8:	d902      	bls.n	800f5b0 <memmove+0x10>
 800f5aa:	4284      	cmp	r4, r0
 800f5ac:	4623      	mov	r3, r4
 800f5ae:	d807      	bhi.n	800f5c0 <memmove+0x20>
 800f5b0:	1e43      	subs	r3, r0, #1
 800f5b2:	42a1      	cmp	r1, r4
 800f5b4:	d008      	beq.n	800f5c8 <memmove+0x28>
 800f5b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5be:	e7f8      	b.n	800f5b2 <memmove+0x12>
 800f5c0:	4402      	add	r2, r0
 800f5c2:	4601      	mov	r1, r0
 800f5c4:	428a      	cmp	r2, r1
 800f5c6:	d100      	bne.n	800f5ca <memmove+0x2a>
 800f5c8:	bd10      	pop	{r4, pc}
 800f5ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f5ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f5d2:	e7f7      	b.n	800f5c4 <memmove+0x24>

0800f5d4 <_realloc_r>:
 800f5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5d6:	4607      	mov	r7, r0
 800f5d8:	4614      	mov	r4, r2
 800f5da:	460e      	mov	r6, r1
 800f5dc:	b921      	cbnz	r1, 800f5e8 <_realloc_r+0x14>
 800f5de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f5e2:	4611      	mov	r1, r2
 800f5e4:	f7ff bb9c 	b.w	800ed20 <_malloc_r>
 800f5e8:	b922      	cbnz	r2, 800f5f4 <_realloc_r+0x20>
 800f5ea:	f7ff fc99 	bl	800ef20 <_free_r>
 800f5ee:	4625      	mov	r5, r4
 800f5f0:	4628      	mov	r0, r5
 800f5f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5f4:	f000 f814 	bl	800f620 <_malloc_usable_size_r>
 800f5f8:	42a0      	cmp	r0, r4
 800f5fa:	d20f      	bcs.n	800f61c <_realloc_r+0x48>
 800f5fc:	4621      	mov	r1, r4
 800f5fe:	4638      	mov	r0, r7
 800f600:	f7ff fb8e 	bl	800ed20 <_malloc_r>
 800f604:	4605      	mov	r5, r0
 800f606:	2800      	cmp	r0, #0
 800f608:	d0f2      	beq.n	800f5f0 <_realloc_r+0x1c>
 800f60a:	4631      	mov	r1, r6
 800f60c:	4622      	mov	r2, r4
 800f60e:	f7ff fb71 	bl	800ecf4 <memcpy>
 800f612:	4631      	mov	r1, r6
 800f614:	4638      	mov	r0, r7
 800f616:	f7ff fc83 	bl	800ef20 <_free_r>
 800f61a:	e7e9      	b.n	800f5f0 <_realloc_r+0x1c>
 800f61c:	4635      	mov	r5, r6
 800f61e:	e7e7      	b.n	800f5f0 <_realloc_r+0x1c>

0800f620 <_malloc_usable_size_r>:
 800f620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f624:	1f18      	subs	r0, r3, #4
 800f626:	2b00      	cmp	r3, #0
 800f628:	bfbc      	itt	lt
 800f62a:	580b      	ldrlt	r3, [r1, r0]
 800f62c:	18c0      	addlt	r0, r0, r3
 800f62e:	4770      	bx	lr

0800f630 <_init>:
 800f630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f632:	bf00      	nop
 800f634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f636:	bc08      	pop	{r3}
 800f638:	469e      	mov	lr, r3
 800f63a:	4770      	bx	lr

0800f63c <_fini>:
 800f63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f63e:	bf00      	nop
 800f640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f642:	bc08      	pop	{r3}
 800f644:	469e      	mov	lr, r3
 800f646:	4770      	bx	lr
