{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765426671098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765426671098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 01:17:51 2025 " "Processing started: Thu Dec 11 01:17:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765426671098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426671098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_control -c arithmetic_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_control -c arithmetic_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426671098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765426671386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765426671386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/fsm/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/fsm/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavioral " "Found design unit 1: FSM-behavioral" {  } { { "../FSM/FSM.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676911 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d__en_flip_flop/d_en_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d__en_flip_flop/d_en_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_EN_flip_flop-behavioral " "Found design unit 1: D_EN_flip_flop-behavioral" {  } { { "../Components/D__EN_flip_flop/D_EN_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D__EN_flip_flop/D_EN_flip_flop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676927 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_EN_flip_flop " "Found entity 1: D_EN_flip_flop" {  } { { "../Components/D__EN_flip_flop/D_EN_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D__EN_flip_flop/D_EN_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/mux_2x1/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/mux_2x1/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2x1-data_flow " "Found design unit 1: Mux_2x1-data_flow" {  } { { "../Components/Mux_2x1/Mux_2x1.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676928 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../Components/Mux_2x1/Mux_2x1.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d_flip_flop/d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/d_flip_flop/d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop-behavourial " "Found design unit 1: D_flip_flop-behavourial" {  } { { "../Components/D_flip_flop/D_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676930 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "../Components/D_flip_flop/D_flip_flop.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/demux_1x2/demux_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/demux_1x2/demux_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x2-data_flow " "Found design unit 1: Demux_1x2-data_flow" {  } { { "../Components/Demux_1x2/Demux_1x2.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../Components/Demux_1x2/Demux_1x2.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/comparator/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/comparator/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-data_flow " "Found design unit 1: comparator-data_flow" {  } { { "../Components/comparator/comparator.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/comparator/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676932 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../Components/comparator/comparator.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/comparator/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-data_flow " "Found design unit 1: ALU-data_flow" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676933 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/reg_8bit/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/downloads/laboratorio-de-sistemas-digitais-main/tp/structural/components/reg_8bit/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-structural " "Found design unit 1: reg_8bit-structural" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676935 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_control.vhd 1 0 " "Found 1 design units, including 0 entities, in source file arithmetic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_control-structural " "Found design unit 1: arithmetic_control-structural" {  } { { "arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_arithmetic_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_arithmetic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_arithmetic_control-behavior " "Found design unit 1: tb_arithmetic_control-behavior" {  } { { "tb_arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/tb_arithmetic_control.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676937 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_arithmetic_control " "Found entity 1: tb_arithmetic_control" {  } { { "tb_arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/tb_arithmetic_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765426676937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426676937 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "arithmetic_control arithmetic_control.vhd(1) " "VHDL error at arithmetic_control.vhd(1): entity \"arithmetic_control\" is used but not declared" {  } { { "arithmetic_control.vhd" "" { Text "C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd" 1 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1765426676945 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765426677024 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 11 01:17:57 2025 " "Processing ended: Thu Dec 11 01:17:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765426677024 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765426677024 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765426677024 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426677024 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765426677595 ""}
