INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/EE2026-Star-War/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
