Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 23 16:05:48 2019
| Host         : DESKTOP-4MBK26K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Dis/clk2_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.043        0.000                      0                  264        0.107        0.000                      0                  264        4.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.043        0.000                      0                  264        0.107        0.000                      0                  264        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 3.146ns (45.335%)  route 3.793ns (54.665%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.921    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.255 r  Inst_cm/contador_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.255    Inst_cm/contador_reg[28]_i_1_n_6
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.590    15.013    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[29]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    Inst_cm/contador_reg[29]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 3.125ns (45.169%)  route 3.793ns (54.831%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.921    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.234 r  Inst_cm/contador_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.234    Inst_cm/contador_reg[28]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.590    15.013    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[31]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    Inst_cm/contador_reg[31]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 3.051ns (44.576%)  route 3.793ns (55.424%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.921    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.160 r  Inst_cm/contador_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.160    Inst_cm/contador_reg[28]_i_1_n_5
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.590    15.013    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[30]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    Inst_cm/contador_reg[30]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.035ns (44.446%)  route 3.793ns (55.554%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.921    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.144 r  Inst_cm/contador_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.144    Inst_cm/contador_reg[28]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.590    15.013    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  Inst_cm/contador_reg[28]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    Inst_cm/contador_reg[28]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.032ns (44.422%)  route 3.793ns (55.578%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.141 r  Inst_cm/contador_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.141    Inst_cm/contador_reg[24]_i_1_n_6
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.588    15.011    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[25]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    Inst_cm/contador_reg[25]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 3.011ns (44.250%)  route 3.793ns (55.749%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.120 r  Inst_cm/contador_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.120    Inst_cm/contador_reg[24]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.588    15.011    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[27]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    Inst_cm/contador_reg[27]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.937ns (43.638%)  route 3.793ns (56.362%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.046 r  Inst_cm/contador_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.046    Inst_cm/contador_reg[24]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.588    15.011    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[26]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    Inst_cm/contador_reg[26]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.921ns (43.503%)  route 3.793ns (56.497%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.807    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.030 r  Inst_cm/contador_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.030    Inst_cm/contador_reg[24]_i_1_n_7
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.588    15.011    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  Inst_cm/contador_reg[24]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    Inst_cm/contador_reg[24]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.918ns (43.536%)  route 3.784ns (56.464%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  Inst_cm/contador_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.018    Inst_cm/contador_reg[20]_i_1_n_6
    SLICE_X1Y74          FDRE                                         r  Inst_cm/contador_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.588    15.011    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  Inst_cm/contador_reg[21]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    Inst_cm/contador_reg[21]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 2.897ns (43.359%)  route 3.784ns (56.641%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.713     5.316    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Inst_cm/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_cm/contador_reg[2]/Q
                         net (fo=8, routed)           1.576     7.347    Inst_cm/contador_reg[2]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.124     7.471 r  Inst_cm/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.471    Inst_cm/i__carry_i_5_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.021 r  Inst_cm/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.021    Inst_cm/contador1_inferred__0/i__carry_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  Inst_cm/contador1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    Inst_cm/contador1_inferred__0/i__carry__0_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  Inst_cm/contador1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.258    Inst_cm/contador1_inferred__0/i__carry__1_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 f  Inst_cm/contador1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          2.200    10.572    Inst_cm/contador13_in
    SLICE_X1Y69          LUT5 (Prop_lut5_I2_O)        0.124    10.696 r  Inst_cm/contador[0]_i_8/O
                         net (fo=1, routed)           0.000    10.696    Inst_cm/contador[0]_i_8_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.228 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.997 r  Inst_cm/contador_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.997    Inst_cm/contador_reg[20]_i_1_n_4
    SLICE_X1Y74          FDRE                                         r  Inst_cm/contador_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.588    15.011    Inst_cm/clock_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  Inst_cm/contador_reg[23]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.062    15.312    Inst_cm/contador_reg[23]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  3.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  Inst_Dis/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.961    Inst_Dis/count0_carry__4_n_7
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  Inst_Dis/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.972    Inst_Dis/count0_carry__4_n_5
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  Inst_Dis/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.997    Inst_Dis/count0_carry__4_n_6
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  Inst_Dis/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.997    Inst_Dis/count0_carry__4_n_4
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Inst_Dis/count_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_cm/correcto_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/Salida_correcto_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.592     1.511    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  Inst_cm/correcto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_cm/correcto_reg/Q
                         net (fo=2, routed)           0.102     1.754    Inst_cm/correcto
    SLICE_X2Y73          FDRE                                         r  Inst_cm/Salida_correcto_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     2.027    Inst_cm/clock_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  Inst_cm/Salida_correcto_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.085     1.609    Inst_cm/Salida_correcto_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  Inst_Dis/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.000    Inst_Dis/count0_carry__5_n_7
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  Inst_Dis/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.011    Inst_Dis/count0_carry__5_n_5
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  Inst_Dis/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.036    Inst_Dis/count0_carry__5_n_6
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  Inst_Dis/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.036    Inst_Dis/count0_carry__5_n_4
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  Inst_Dis/count_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.566     1.485    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Dis/count[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    Inst_Dis/count0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    Inst_Dis/count0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  Inst_Dis/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.985    Inst_Dis/count0_carry__5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  Inst_Dis/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.039    Inst_Dis/count0_carry__6_n_7
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.995    Inst_Dis/clock_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  Inst_Dis/count_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.854    Inst_Dis/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    Inst_mult/ss5_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    Inst_mult/ss5_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y41    Inst_mult/ss7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y41    Inst_mult/ss7_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    Inst_mult/ss1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    Inst_mult/ss1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y43    Inst_mult/ss3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y43    Inst_mult/ss3_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96    Inst_Dis/clk2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     Inst_cm/Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     Inst_cm/Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     Inst_cm/Counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     Inst_cm/Counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     Inst_cm/Counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     Inst_cm/Counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     Inst_cm/Counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     Inst_cm/Counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     Inst_cm/Counter_reg[31]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y73     Inst_cm/Counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96    Inst_Dis/clk2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96    Inst_Dis/clk2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y106    Inst_Rt/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    Inst_Rt/end_of_returns_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    Inst_Rt/end_of_returns_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103    Inst_Rt/output_ret_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y103    Inst_Rt/output_ret_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Rt/output_ret_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y70     Inst_cm/Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y70     Inst_cm/Counter_reg[0]/C



