--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab2.twx lab2.ncd -o lab2.twr
lab2.pcf -ucf lab2.ucf

Design file:              lab2.ncd
Physical constraint file: lab2.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6297 paths analyzed, 721 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.032ns.
--------------------------------------------------------------------------------

Paths for end point decCounter/cs_3 (SLICE_X39Y48.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_3 (FF)
  Destination:          decCounter/cs_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.029ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.848 - 0.851)
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_3 to decCounter/cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.XQ      Tcko                  0.720   cycleCounter/cs<3>
                                                       cycleCounter/cs_3
    SLICE_X41Y50.G2      net (fanout=2)        1.182   cycleCounter/cs<3>
    SLICE_X41Y50.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000_wg_cy<1>
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<1>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<1>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<1>
    SLICE_X41Y51.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000_wg_cy<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<2>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<4>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X38Y48.F1      net (fanout=26)       1.141   cycleCounter/tc_cmp_eq0000
    SLICE_X38Y48.X       Tilo                  0.608   decCounter/cs_not0002
                                                       decCounter/cs_not00021
    SLICE_X39Y48.CE      net (fanout=3)        1.481   decCounter/cs_not0002
    SLICE_X39Y48.CLK     Tceck                 0.602   decCounter/cs<3>
                                                       decCounter/cs_3
    -------------------------------------------------  ---------------------------
    Total                                      7.029ns (3.225ns logic, 3.804ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_13 (FF)
  Destination:          decCounter/cs_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_13 to decCounter/cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.XQ      Tcko                  0.720   cycleCounter/cs<13>
                                                       cycleCounter/cs_13
    SLICE_X41Y51.G1      net (fanout=2)        1.015   cycleCounter/cs<13>
    SLICE_X41Y51.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000_wg_cy<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<4>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X38Y48.F1      net (fanout=26)       1.141   cycleCounter/tc_cmp_eq0000
    SLICE_X38Y48.X       Tilo                  0.608   decCounter/cs_not0002
                                                       decCounter/cs_not00021
    SLICE_X39Y48.CE      net (fanout=3)        1.481   decCounter/cs_not0002
    SLICE_X39Y48.CLK     Tceck                 0.602   decCounter/cs<3>
                                                       decCounter/cs_3
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (3.097ns logic, 3.637ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_2 (FF)
  Destination:          decCounter/cs_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.727ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.848 - 0.851)
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_2 to decCounter/cs_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.YQ      Tcko                  0.720   cycleCounter/cs<3>
                                                       cycleCounter/cs_2
    SLICE_X41Y52.G3      net (fanout=2)        1.136   cycleCounter/cs<2>
    SLICE_X41Y52.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<5>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X38Y48.F1      net (fanout=26)       1.141   cycleCounter/tc_cmp_eq0000
    SLICE_X38Y48.X       Tilo                  0.608   decCounter/cs_not0002
                                                       decCounter/cs_not00021
    SLICE_X39Y48.CE      net (fanout=3)        1.481   decCounter/cs_not0002
    SLICE_X39Y48.CLK     Tceck                 0.602   decCounter/cs<3>
                                                       decCounter/cs_3
    -------------------------------------------------  ---------------------------
    Total                                      6.727ns (2.969ns logic, 3.758ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point secHighCounter/cs_1 (SLICE_X42Y44.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_3 (FF)
  Destination:          secHighCounter/cs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.458 - 0.475)
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_3 to secHighCounter/cs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.XQ      Tcko                  0.720   cycleCounter/cs<3>
                                                       cycleCounter/cs_3
    SLICE_X41Y50.G2      net (fanout=2)        1.182   cycleCounter/cs<3>
    SLICE_X41Y50.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000_wg_cy<1>
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<1>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<1>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<1>
    SLICE_X41Y51.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000_wg_cy<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<2>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<4>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X34Y50.F1      net (fanout=26)       1.162   cycleCounter/tc_cmp_eq0000
    SLICE_X34Y50.X       Tilo                  0.608   secLowCounter/cs<2>
                                                       secHighCounter/cs_not0002
    SLICE_X42Y44.CE      net (fanout=2)        1.326   secHighCounter/cs_not0002
    SLICE_X42Y44.CLK     Tceck                 0.602   secHighCounter/cs<1>
                                                       secHighCounter/cs_1
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (3.225ns logic, 3.670ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_2 (FF)
  Destination:          secHighCounter/cs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.458 - 0.475)
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_2 to secHighCounter/cs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.YQ      Tcko                  0.720   cycleCounter/cs<3>
                                                       cycleCounter/cs_2
    SLICE_X41Y52.G3      net (fanout=2)        1.136   cycleCounter/cs<2>
    SLICE_X41Y52.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<5>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X34Y50.F1      net (fanout=26)       1.162   cycleCounter/tc_cmp_eq0000
    SLICE_X34Y50.X       Tilo                  0.608   secLowCounter/cs<2>
                                                       secHighCounter/cs_not0002
    SLICE_X42Y44.CE      net (fanout=2)        1.326   secHighCounter/cs_not0002
    SLICE_X42Y44.CLK     Tceck                 0.602   secHighCounter/cs<1>
                                                       secHighCounter/cs_1
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (2.969ns logic, 3.624ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_13 (FF)
  Destination:          secHighCounter/cs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.600ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_13 to secHighCounter/cs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.XQ      Tcko                  0.720   cycleCounter/cs<13>
                                                       cycleCounter/cs_13
    SLICE_X41Y51.G1      net (fanout=2)        1.015   cycleCounter/cs<13>
    SLICE_X41Y51.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000_wg_cy<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<4>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X34Y50.F1      net (fanout=26)       1.162   cycleCounter/tc_cmp_eq0000
    SLICE_X34Y50.X       Tilo                  0.608   secLowCounter/cs<2>
                                                       secHighCounter/cs_not0002
    SLICE_X42Y44.CE      net (fanout=2)        1.326   secHighCounter/cs_not0002
    SLICE_X42Y44.CLK     Tceck                 0.602   secHighCounter/cs<1>
                                                       secHighCounter/cs_1
    -------------------------------------------------  ---------------------------
    Total                                      6.600ns (3.097ns logic, 3.503ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point secHighCounter/cs_0 (SLICE_X42Y44.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_3 (FF)
  Destination:          secHighCounter/cs_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.458 - 0.475)
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_3 to secHighCounter/cs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.XQ      Tcko                  0.720   cycleCounter/cs<3>
                                                       cycleCounter/cs_3
    SLICE_X41Y50.G2      net (fanout=2)        1.182   cycleCounter/cs<3>
    SLICE_X41Y50.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000_wg_cy<1>
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<1>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<1>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<1>
    SLICE_X41Y51.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000_wg_cy<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<2>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<4>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X34Y50.F1      net (fanout=26)       1.162   cycleCounter/tc_cmp_eq0000
    SLICE_X34Y50.X       Tilo                  0.608   secLowCounter/cs<2>
                                                       secHighCounter/cs_not0002
    SLICE_X42Y44.CE      net (fanout=2)        1.326   secHighCounter/cs_not0002
    SLICE_X42Y44.CLK     Tceck                 0.602   secHighCounter/cs<1>
                                                       secHighCounter/cs_0
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (3.225ns logic, 3.670ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_2 (FF)
  Destination:          secHighCounter/cs_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.458 - 0.475)
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_2 to secHighCounter/cs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.YQ      Tcko                  0.720   cycleCounter/cs<3>
                                                       cycleCounter/cs_2
    SLICE_X41Y52.G3      net (fanout=2)        1.136   cycleCounter/cs<2>
    SLICE_X41Y52.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<5>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X34Y50.F1      net (fanout=26)       1.162   cycleCounter/tc_cmp_eq0000
    SLICE_X34Y50.X       Tilo                  0.608   secLowCounter/cs<2>
                                                       secHighCounter/cs_not0002
    SLICE_X42Y44.CE      net (fanout=2)        1.326   secHighCounter/cs_not0002
    SLICE_X42Y44.CLK     Tceck                 0.602   secHighCounter/cs<1>
                                                       secHighCounter/cs_0
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (2.969ns logic, 3.624ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycleCounter/cs_13 (FF)
  Destination:          secHighCounter/cs_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.600ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cycleCounter/cs_13 to secHighCounter/cs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.XQ      Tcko                  0.720   cycleCounter/cs<13>
                                                       cycleCounter/cs_13
    SLICE_X41Y51.G1      net (fanout=2)        1.015   cycleCounter/cs<13>
    SLICE_X41Y51.COUT    Topcyg                1.039   cycleCounter/tc_cmp_eq0000_wg_cy<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_lut<3>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   cycleCounter/tc_cmp_eq0000_wg_cy<3>
    SLICE_X41Y52.COUT    Tbyp                  0.128   cycleCounter/tc_cmp_eq0000
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<4>
                                                       cycleCounter/tc_cmp_eq0000_wg_cy<5>
    SLICE_X34Y50.F1      net (fanout=26)       1.162   cycleCounter/tc_cmp_eq0000
    SLICE_X34Y50.X       Tilo                  0.608   secLowCounter/cs<2>
                                                       secHighCounter/cs_not0002
    SLICE_X42Y44.CE      net (fanout=2)        1.326   secHighCounter/cs_not0002
    SLICE_X42Y44.CLK     Tceck                 0.602   secHighCounter/cs<1>
                                                       secHighCounter/cs_0
    -------------------------------------------------  ---------------------------
    Total                                      6.600ns (3.097ns logic, 3.503ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clearSynchronizer/aux_1 (SLICE_X12Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clearSynchronizer/aux_0 (FF)
  Destination:          clearSynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 20.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clearSynchronizer/aux_0 to clearSynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.YQ      Tcko                  0.576   clearSynchronizer/aux<1>
                                                       clearSynchronizer/aux_0
    SLICE_X12Y16.BX      net (fanout=1)        0.513   clearSynchronizer/aux<0>
    SLICE_X12Y16.CLK     Tckdi       (-Th)     0.283   clearSynchronizer/aux<1>
                                                       clearSynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point lapSynchronizer/aux_1 (SLICE_X13Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lapSynchronizer/aux_0 (FF)
  Destination:          lapSynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 20.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lapSynchronizer/aux_0 to lapSynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.YQ      Tcko                  0.576   lapSynchronizer/aux<1>
                                                       lapSynchronizer/aux_0
    SLICE_X13Y17.BX      net (fanout=1)        0.513   lapSynchronizer/aux<0>
    SLICE_X13Y17.CLK     Tckdi       (-Th)     0.283   lapSynchronizer/aux<1>
                                                       lapSynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point startStopSynchronizer/aux_1 (SLICE_X12Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startStopSynchronizer/aux_0 (FF)
  Destination:          startStopSynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 20.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: startStopSynchronizer/aux_0 to startStopSynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.YQ      Tcko                  0.576   startStopSynchronizer/aux<1>
                                                       startStopSynchronizer/aux_0
    SLICE_X12Y25.BX      net (fanout=1)        0.513   startStopSynchronizer/aux<0>
    SLICE_X12Y25.CLK     Tckdi       (-Th)     0.283   startStopSynchronizer/aux<1>
                                                       startStopSynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: clearDebouncer/count<0>/SR
  Logical resource: clearDebouncer/count_0/SR
  Location pin: SLICE_X16Y18.SR
  Clock network: rstPb_n_IBUF
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: clearDebouncer/count<0>/SR
  Logical resource: clearDebouncer/count_0/SR
  Location pin: SLICE_X16Y18.SR
  Clock network: rstPb_n_IBUF
--------------------------------------------------------------------------------
Slack: 18.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: clearDebouncer/count<0>/SR
  Logical resource: clearDebouncer/count_1/SR
  Location pin: SLICE_X16Y18.SR
  Clock network: rstPb_n_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |    7.032|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6297 paths, 0 nets, and 781 connections

Design statistics:
   Minimum period:   7.032ns{1}   (Maximum frequency: 142.207MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 25 15:25:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4528 MB



