Startpoint      Endpoint        Scenario    Path Group Slack
I_BLENDER_0/R_129 I_BLENDER_0/R_525 func.ss_125c SYS_CLK -0.04
I_BLENDER_0/R_129 I_BLENDER_0/R_332 func.ss_125c SYS_CLK -0.02
I_BLENDER_0/R_129 I_BLENDER_0/R_744 func.ss_125c SYS_CLK -0.02
I_BLENDER_0/R_129 I_BLENDER_0/R_434 func.ss_125c SYS_CLK -0.02
I_BLENDER_1/s3_op1_reg[1] I_BLENDER_1/R_586 func.ss_125c SYS_CLK -0.02
I_BLENDER_1/R_286 I_BLENDER_1/R_598 func.ss_125c SYS_CLK -0.02
I_BLENDER_0/R_129 I_BLENDER_0/R_577 func.ss_125c SYS_CLK -0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_235 func.ss_125c SYS_CLK -0.01
I_BLENDER_1/s3_op1_reg[1] I_BLENDER_1/R_592 func.ss_125c SYS_CLK -0.01
I_BLENDER_1/s3_op1_reg[1] I_BLENDER_1/R_458 func.ss_125c SYS_CLK -0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][1] test.ss_125c SDRAM_CLK -0.00
I_BLENDER_0/R_129 I_BLENDER_0/R_158 func.ss_125c SYS_CLK -0.00
I_BLENDER_0/s3_op2_reg[26] I_BLENDER_0/s4_op1_reg[30] func.ss_125c SYS_CLK -0.00
I_BLENDER_0/R_738 I_BLENDER_0/s4_op2_reg[23] func.ss_125c SYS_CLK -0.00
I_BLENDER_1/R_49 I_BLENDER_1/R_310 func.ss_125c SYS_CLK -0.00
I_BLENDER_1/R_49 I_BLENDER_1/R_746 func.ss_125c SYS_CLK -0.00
I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[4] I_RISC_CORE/R_31 func.ss_125c SYS_2x_CLK -0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[2][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[1][25] test.ss_125c SDRAM_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][28] test.ss_125c SDRAM_CLK 0.00
I_BLENDER_0/R_81 I_BLENDER_0/s3_op2_reg[15] func.ss_125c SYS_CLK 0.00
I_BLENDER_0/s3_op2_reg[3] I_BLENDER_0/s4_op1_reg[29] func.ss_125c SYS_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][0] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][23] test.ss_125c SDRAM_CLK 0.00
I_BLENDER_1/R_515 I_BLENDER_1/R_476 func.ss_125c SYS_CLK 0.00
I_BLENDER_1/R_286 I_BLENDER_1/R_638 func.ss_125c SYS_CLK 0.00
I_BLENDER_0/s3_op2_reg[3] I_BLENDER_0/s4_op1_reg[26] func.ss_125c SYS_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[26][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[25][6] test.ss_125c SDRAM_CLK 0.00
I_BLENDER_0/R_129 I_BLENDER_0/R_432 func.ss_125c SYS_CLK 0.00
I_BLENDER_0/R_131 I_BLENDER_0/R_239 func.ss_125c SYS_CLK 0.00
I_BLENDER_1/R_515 I_BLENDER_1/R_470 func.ss_125c SYS_CLK 0.00
I_PARSER/i_reg_reg[15] I_PARSER/out_bus_reg[15] func.ss_125c SYS_CLK 0.00
I_BLENDER_0/R_129 I_BLENDER_0/R_435 func.ss_125c SYS_CLK 0.00
I_BLENDER_1/trans2_reg I_BLENDER_1/s3_op1_reg[31] func.ss_125c SYS_CLK 0.00
I_PCI_TOP/I_PCI_CORE/mega_shift_reg[6][2] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[5][30] test.ss_125c PCI_CLK 0.00
I_PARSER/out_bus_reg[4] I_BLENDER_1/s1_op1_reg[5] func.ss_125c SYS_CLK 0.00
I_BLENDER_1/R_286 I_BLENDER_1/s4_op2_reg[17] func.ss_125c SYS_CLK 0.00
I_BLENDER_0/s3_op2_reg[8] I_BLENDER_0/s4_op2_reg[26] func.ss_125c SYS_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][24] test.ss_125c SDRAM_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg[8] I_SDRAM_TOP/I_SDRAM_IF/R_8 test.ss_125c SDRAM_CLK 0.00
I_PARSER/out_bus_reg[10] I_BLENDER_0/mega_shift_reg[3][31] func.ss_125c SYS_CLK 0.00
I_BLENDER_1/s3_op1_reg[1] I_BLENDER_1/R_604 func.ss_125c SYS_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[29][8] test.ss_125c SDRAM_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[8][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[7][9] test.ss_125c SDRAM_CLK 0.00
I_BLENDER_0/R_439 I_BLENDER_0/s4_op1_reg[24] func.ss_125c SYS_CLK 0.00
I_PCI_TOP/I_PCI_CORE/mega_shift_reg[8][23] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[7][30] test.ss_125c PCI_CLK 0.00
I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] I_RISC_CORE/R_30 func.ss_125c SYS_2x_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][17] test.ss_125c SDRAM_CLK 0.00
I_BLENDER_0/R_132 I_BLENDER_0/s3_op2_reg[31] func.ss_125c SYS_CLK 0.00
I_BLENDER_0/R_139 I_BLENDER_0/R_384 func.ss_125c SYS_CLK 0.00
I_BLENDER_0/R_579 I_BLENDER_0/s4_op2_reg[24] func.ss_125c SYS_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][28] test.ss_125c SDRAM_CLK 0.00
I_BLENDER_1/R_49 I_BLENDER_1/R_511 func.ss_125c SYS_CLK 0.00
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ss_125c SYS_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[8][22] test.ss_125c SDRAM_CLK 0.00
I_BLENDER_0/s3_op2_reg[26] I_BLENDER_0/s4_op1_reg[22] func.ss_125c SYS_CLK 0.00
I_BLENDER_0/R_700 I_BLENDER_0/R_559 func.ss_125c SYS_CLK 0.00
I_BLENDER_0/R_78 I_BLENDER_0/R_248 func.ss_125c SYS_CLK 0.00
I_BLENDER_0/s3_op2_reg[3] I_BLENDER_0/s4_op1_reg[25] func.ss_125c SYS_CLK 0.00
I_BLENDER_0/s3_op2_reg[31] I_BLENDER_0/s4_op2_reg[31] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][22] test.ss_125c SDRAM_CLK 0.01
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[21] func.ss_125c SYS_2x_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_396 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_395 func.ss_125c SYS_CLK 0.01
I_BLENDER_0/R_139 I_BLENDER_0/R_323 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_498 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_510 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_442 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_389 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][8] test.ss_125c SDRAM_CLK 0.01
I_PARSER/i_reg_reg[15] I_PARSER/out_bus_reg[16] func.ss_125c SYS_CLK 0.01
I_BLENDER_0/R_129 I_BLENDER_0/R_580 func.ss_125c SYS_CLK 0.01
I_BLENDER_0/R_175 I_BLENDER_0/s4_op1_reg[23] func.ss_125c SYS_CLK 0.01
I_BLENDER_0/s3_op2_reg[3] I_BLENDER_0/s4_op1_reg[19] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[29][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][12] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/trans1_reg I_BLENDER_0/s3_op1_reg[31] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][29] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/R_543 I_BLENDER_1/R_375 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][28] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/s3_op2_reg[14] I_BLENDER_0/s4_op1_reg[31] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[36][18] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[31][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][21] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][0] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_363 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[25][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[24][1] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][26] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/R_78 I_BLENDER_0/R_391 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][1] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/R_129 I_BLENDER_0/R_581 func.ss_125c SYS_CLK 0.01
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[26] I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1] func.ss_125c SYS_2x_CLK 0.01
I_BLENDER_1/R_49 I_BLENDER_1/R_298 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/s3_op2_reg[25] I_BLENDER_1/R_652 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_148 I_BLENDER_1/R_513 func.ss_125c SYS_CLK 0.01
I_BLENDER_0/s3_op2_reg[26] I_BLENDER_0/s4_op1_reg[21] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[2][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[1][9] test.ss_125c SDRAM_CLK 0.01
I_PARSER/out_bus_reg[10] I_BLENDER_1/mega_shift_reg[8][8] func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_50 I_BLENDER_1/R_280 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[11][8] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[11][12] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/R_579 I_BLENDER_0/s4_op2_reg[29] func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_518 I_BLENDER_1/R_482 func.ss_125c SYS_CLK 0.01
I_BLENDER_0/R_700 I_BLENDER_0/s4_op2_reg[19] func.ss_125c SYS_CLK 0.01
snps_OCC_controller/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[1] snps_OCC_controller/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[1] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/R_564 I_BLENDER_0/R_719 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[7][20] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][0] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/s3_op1_reg[2] I_BLENDER_0/R_716 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg[3] I_SDRAM_TOP/I_SDRAM_IF/R_13 test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][27] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[7][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][22] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/R_579 I_BLENDER_0/s4_op2_reg[21] func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_148 I_BLENDER_1/R_409 func.ss_125c SYS_CLK 0.01
I_BLENDER_0/s3_op2_reg[26] I_BLENDER_0/s4_op1_reg[28] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][1] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/s3_op2_reg[16] I_BLENDER_1/R_626 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][13] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/R_50 I_BLENDER_1/R_268 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_286 I_BLENDER_1/R_646 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[39][7] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_0/s3_op1_reg[13] I_BLENDER_0/s4_op2_reg[28] func.ss_125c SYS_CLK 0.01
I_BLENDER_1/s3_op2_reg[14] I_BLENDER_1/R_478 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_50 I_BLENDER_1/R_377 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][28] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][10] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][12] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/R_286 I_BLENDER_1/s4_op1_reg[18] func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_148 I_BLENDER_1/R_410 func.ss_125c SYS_CLK 0.01
I_BLENDER_0/s3_op2_reg[8] I_BLENDER_0/R_555 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/R_518 I_BLENDER_1/R_464 func.ss_125c SYS_CLK 0.01
I_BLENDER_1/s3_op1_reg[19] I_BLENDER_1/s4_op1_reg[31] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[39][13] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][5] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[8][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[7][4] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg[8] I_SDRAM_TOP/I_SDRAM_IF/R_10 test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[7][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][14] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[9][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[8][14] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][22] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/R_124 I_BLENDER_1/s3_op2_reg[31] func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[25][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[24][25] test.ss_125c SDRAM_CLK 0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][21] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/R_518 I_BLENDER_1/R_488 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][12] test.ss_125c SDRAM_CLK 0.01
I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][16] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][30] test.ss_125c PCI_CLK 0.01
I_BLENDER_1/s3_op2_reg[14] I_BLENDER_1/R_472 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[9][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[8][21] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][11] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][14] test.ss_125c SDRAM_CLK 0.01
I_BLENDER_1/R_173 I_BLENDER_1/R_634 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[22][29] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[7][20] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][16] test.ss_125c SDRAM_CLK 0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ss_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[39][23] test.ss_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[0] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/full_int_reg test.ss_125c SDRAM_CLK 0.01
I_PARSER/i_reg_reg[2] I_PARSER/out_bus_reg[18] func.ss_125c SYS_CLK 0.02
I_BLENDER_0/R_179 I_BLENDER_0/s4_op1_reg[17] func.ss_125c SYS_CLK 0.02
I_PARSER/out_bus_reg[4] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] func.ss_125c SYS_2x_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[11][28] test.ss_125c SDRAM_CLK 0.02
I_PARSER/out_bus_reg[4] I_BLENDER_0/s1_op2_reg[6] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][17] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/R_351 I_BLENDER_1/s4_op1_reg[14] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][27] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/s3_op2_reg[25] I_BLENDER_1/R_620 func.ss_125c SYS_CLK 0.02
I_BLENDER_0/s3_op1_reg[2] I_BLENDER_0/R_717 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][22] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][31] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][30] test.ss_125c SDRAM_CLK 0.02
I_PARSER/out_bus_reg[10] I_BLENDER_0/mega_shift_reg[3][15] func.ss_125c SYS_CLK 0.02
I_PCI_TOP/I_PCI_CORE/mega_shift_reg[7][26] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[6][30] test.ss_125c PCI_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][20] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_738 I_BLENDER_0/s4_op2_reg[17] func.ss_125c SYS_CLK 0.02
I_BLENDER_0/R_129 I_BLENDER_0/R_526 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][24] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][6] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[4][9] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][22] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[11][24] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_139 I_BLENDER_0/R_160 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][28] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][18] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/s3_op2_reg[26] I_BLENDER_0/s4_op2_reg[30] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[38][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[37][28] test.ss_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/full_int_reg I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/full_int_reg func.ss_125c SYS_CLK 0.02
I_BLENDER_0/s3_op2_reg[26] I_BLENDER_0/s4_op1_reg[27] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[26][26] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][3] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[29][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][28] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][14] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_78 I_BLENDER_0/R_697 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[39][9] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][6] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[20][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[19][5] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][27] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][12] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][25] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][21] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][12] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[24][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][0] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_139 I_BLENDER_0/R_422 func.ss_125c SYS_CLK 0.02
I_BLENDER_1/s3_op1_reg[19] I_BLENDER_1/R_640 func.ss_125c SYS_CLK 0.02
I_PARSER/out_bus_reg[5] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[12] func.ss_125c SYS_2x_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[27][10] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][25] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][13] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][25] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][5] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[20][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[19][11] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[11][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[10][19] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][5] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[9][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[8][30] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/R_49 I_BLENDER_1/R_508 func.ss_125c SYS_CLK 0.02
I_BLENDER_1/R_49 I_BLENDER_1/R_365 func.ss_125c SYS_CLK 0.02
I_BLENDER_1/R_49 I_BLENDER_1/R_360 func.ss_125c SYS_CLK 0.02
I_BLENDER_1/R_286 I_BLENDER_1/s4_op1_reg[16] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][0] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/s3_op1_reg[19] I_BLENDER_1/R_616 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][8] test.ss_125c SDRAM_CLK 0.02
I_PARSER/out_bus_reg[8] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] func.ss_125c SYS_2x_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][25] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][9] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][5] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/s3_op1_reg[13] I_BLENDER_0/R_553 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][1] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/R_49 I_BLENDER_1/R_502 func.ss_125c SYS_CLK 0.02
I_PARSER/out_bus_reg[10] I_BLENDER_1/mega_shift_reg[8][24] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[24][15] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][29] test.ss_125c SDRAM_CLK 0.02
I_PARSER/out_bus_reg[4] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[15] func.ss_125c SYS_2x_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][11] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][22] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][23] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][21] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_129 I_BLENDER_0/R_447 func.ss_125c SYS_CLK 0.02
I_BLENDER_1/R_148 I_BLENDER_1/R_499 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/full_int_reg I_SDRAM_TOP/I_SDRAM_IF/R_19 test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][22] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/R_173 I_BLENDER_1/R_628 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][17] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/R_543 I_BLENDER_1/R_417 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[11][19] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][12] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[40][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[39][14] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[17][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[16][19] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][11] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][2] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[17][8] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/R_515 I_BLENDER_1/R_452 func.ss_125c SYS_CLK 0.02
I_BLENDER_1/s2_op1_reg[2] I_BLENDER_1/s3_op2_reg[13] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][9] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][24] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/s3_op1_reg[13] I_BLENDER_1/s4_op1_reg[23] func.ss_125c SYS_CLK 0.02
I_BLENDER_0/R_129 I_BLENDER_0/R_745 func.ss_125c SYS_CLK 0.02
I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][16] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][30] test.ss_125c PCI_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][13] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_579 I_BLENDER_0/s4_op2_reg[22] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[7][14] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][9] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][19] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_1/R_347 I_BLENDER_1/R_632 func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][27] test.ss_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][26] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_738 I_BLENDER_0/s4_op2_reg[20] func.ss_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[32][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[31][4] test.ss_125c SDRAM_CLK 0.02
I_BLENDER_0/R_78 I_BLENDER_0/R_704 func.ss_125c SYS_CLK 0.02
I_PARSER/out_bus_reg[5] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[28] func.ss_125c SYS_2x_CLK 0.03
I_BLENDER_1/R_370 I_BLENDER_1/s4_op1_reg[19] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][22] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][15] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][15] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[32][15] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][30] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][21] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_0/s3_op2_reg[3] I_BLENDER_0/s4_op1_reg[18] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][28] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][15] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][31] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][30] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][7] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[9][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[8][5] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_0/R_139 I_BLENDER_0/R_521 func.ss_125c SYS_CLK 0.03
I_PARSER/out_bus_reg[4] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] func.ss_125c SYS_2x_CLK 0.03
I_BLENDER_0/s3_op1_reg[2] I_BLENDER_0/s4_op2_reg[18] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][9] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[29][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][0] test.ss_125c SDRAM_CLK 0.03
I_PARSER/out_bus_reg[8] I_BLENDER_0/mega_shift_reg[2][13] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][15] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[20][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[19][15] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][31] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][23] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][21] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][17] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[32][8] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][8] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[11][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][4] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[17][18] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[38][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[37][14] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[31][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][5] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[40][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[39][18] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][9] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][8] test.ss_125c SDRAM_CLK 0.03
I_PARSER/out_bus_reg[8] I_BLENDER_0/mega_shift_reg[2][26] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[35][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][6] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_1/R_543 I_BLENDER_1/R_427 func.ss_125c SYS_CLK 0.03
I_BLENDER_1/s3_op2_reg[14] I_BLENDER_1/R_454 func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][3] test.ss_125c SDRAM_CLK 0.03
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[26] I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4] func.ss_125c SYS_2x_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][6] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][20] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][20] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_0/R_78 I_BLENDER_0/R_507 func.ss_125c SYS_CLK 0.03
I_BLENDER_0/s3_op1_reg[1] I_BLENDER_0/s4_op1_reg[16] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][9] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/full_int_reg I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg[0]/latch test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[14][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[13][27] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_1/R_49 I_BLENDER_1/R_368 func.ss_125c SYS_CLK 0.03
I_PARSER/out_bus_reg[5] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30] func.ss_125c SYS_2x_CLK 0.03
I_BLENDER_1/R_286 I_BLENDER_1/s4_op2_reg[16] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[36][2] test.ss_125c SDRAM_CLK 0.03
I_PCI_TOP/R_666 I_PCI_TOP/R_665 func.ss_125c SYS_CLK 0.03
snps_OCC_controller/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[0] snps_OCC_controller/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][27] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][25] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[17][22] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][20] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][19] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_1/result_reg[30] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[35][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][22] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][31] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][5] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_1/R_724 I_BLENDER_1/R_648 func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[7][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][10] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_0/s2_op1_reg[20] I_BLENDER_0/s3_op2_reg[30] func.ss_125c SYS_CLK 0.03
I_BLENDER_0/result_reg[1] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][21] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][17] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][30] test.ss_125c SDRAM_CLK 0.03
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[8] func.ss_125c SYS_2x_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][10] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][15] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_0/R_128 I_BLENDER_0/s3_op2_reg[23] func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[11][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[10][3] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][1] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[40][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[39][2] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[26][10] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][0] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[31][20] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][19] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][23] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[29][31] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[22][22] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[17][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][24] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_1/s3_op2_reg[25] I_BLENDER_1/R_614 func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[8][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[7][20] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][14] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][14] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][6] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[24][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][25] test.ss_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[24][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14] test.ss_125c SDRAM_CLK 0.03
I_BLENDER_0/R_59 I_BLENDER_0/R_493 func.ss_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][23] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[36][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][24] test.ss_125c SDRAM_CLK 0.04
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[23] func.ss_125c SYS_2x_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][30] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][28] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][4] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][30] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[25][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[24][14] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][31] test.ss_125c SDRAM_CLK 0.04
I_BLENDER_1/R_347 I_BLENDER_1/s4_op2_reg[18] func.ss_125c SYS_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][15] test.ss_125c SDRAM_CLK 0.04
I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] I_RISC_CORE/R_34 func.ss_125c SYS_2x_CLK 0.04
I_BLENDER_1/R_347 I_BLENDER_1/s4_op1_reg[20] func.ss_125c SYS_CLK 0.04
I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][22] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][30] test.ss_125c PCI_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4] test.ss_125c SDRAM_CLK 0.04
I_PARSER/out_bus_reg[8] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[25] func.ss_125c SYS_2x_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[40][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[39][30] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][25] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][3] test.ss_125c SDRAM_CLK 0.04
I_BLENDER_1/R_286 I_BLENDER_1/s4_op2_reg[14] func.ss_125c SYS_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][30] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][12] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][25] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][23] test.ss_125c SDRAM_CLK 0.04
I_BLENDER_0/R_139 I_BLENDER_0/R_436 func.ss_125c SYS_CLK 0.04
I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] I_RISC_CORE/I_ALU/Lachd_Result_reg[11] func.ss_125c SYS_2x_CLK 0.04
I_BLENDER_1/R_724 I_BLENDER_1/R_654 func.ss_125c SYS_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][2] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][24] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[29][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][8] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][10] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][7] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[11][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[10][21] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[3][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[2][18] test.ss_125c SDRAM_CLK 0.04
I_PARSER/out_bus_reg[8] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[22] func.ss_125c SYS_2x_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][31] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[35][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][30] test.ss_125c SDRAM_CLK 0.04
I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ss_125c SYS_CLK 0.04
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[26] I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/Crnt_Stack_reg[1] func.ss_125c SYS_2x_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[27][26] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[2][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[1][13] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][2] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[24][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][16] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[31][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][17] test.ss_125c SDRAM_CLK 0.04
I_BLENDER_1/R_148 I_BLENDER_1/R_344 func.ss_125c SYS_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][15] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[8][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[7][14] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[1][28] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][1] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][25] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][31] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[36][22] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][28] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][21] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][22] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[26][21] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[25][11] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[6][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[5][23] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[4][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[3][11] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][30] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][21] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[35][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][14] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][31] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][17] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][2] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][14] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][14] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][27] test.ss_125c SDRAM_CLK 0.04
I_BLENDER_1/R_148 I_BLENDER_1/R_416 func.ss_125c SYS_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[11][3] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][31] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[20][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[19][27] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[29][23] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][19] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[34][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[33][7] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[25][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[24][18] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[17][25] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[16][21] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[16][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[15][21] test.ss_125c SDRAM_CLK 0.04
I_PARSER/out_bus_reg[8] I_BLENDER_1/mega_shift_reg[4][30] func.ss_125c SYS_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[7][26] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][30] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][9] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[39][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[38][15] test.ss_125c SDRAM_CLK 0.04
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][22] test.ss_125c SDRAM_CLK 0.04
I_PCI_TOP/I_PCI_CORE/mega_shift_reg[5][11] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][30] test.ss_125c PCI_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][28] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][15] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[4][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][14] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][19] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[8][8] test.ss_125c SDRAM_CLK 0.05
I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] I_RISC_CORE/I_ALU/Lachd_Result_reg[12] func.ss_125c SYS_2x_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][29] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[24][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][9] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][22] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][20] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[22][3] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[21][22] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][26] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][31] test.ss_125c SDRAM_CLK 0.05
I_PARSER/out_bus_reg[8] I_BLENDER_0/mega_shift_reg[2][6] func.ss_125c SYS_CLK 0.05
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[14] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ss_125c SYS_CLK 0.05
I_BLENDER_1/R_49 I_BLENDER_1/R_747 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[31][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][11] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][25] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[28][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][21] test.ss_125c SDRAM_CLK 0.05
I_PARSER/out_bus_reg[5] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[27] func.ss_125c SYS_2x_CLK 0.05
I_BLENDER_0/R_129 I_BLENDER_0/R_574 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[36][11] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][8] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[17][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][21] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[17][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[16][23] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[1][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[0][28] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[24][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][23] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][24] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][2] test.ss_125c SDRAM_CLK 0.05
I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[3][30] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[2][31] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][27] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[27][25] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[6][9] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[5][26] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][31] test.ss_125c SDRAM_CLK 0.05
I_PARSER/out_bus_reg[8] I_BLENDER_0/mega_shift_reg[2][22] func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][17] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[14][5] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[13][11] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][30] test.ss_125c SDRAM_CLK 0.05
I_BLENDER_1/R_49 I_BLENDER_1/R_348 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][17] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[22][8] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][10] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][18] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][15] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][27] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][21] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[28][27] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[27][9] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[18][2] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[17][21] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][25] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[31][31] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][21] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[38][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[37][12] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][17] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[39][29] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[27][13] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[26][4] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[10][8] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[9][2] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[39][27] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[30][1] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[29][27] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][23] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][14] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][25] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][15] test.ss_125c SDRAM_CLK 0.05
I_PARSER/out_bus_reg[8] I_BLENDER_0/mega_shift_reg[2][10] func.ss_125c SYS_CLK 0.05
I_BLENDER_1/R_543 I_BLENDER_1/R_414 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[22][26] test.ss_125c SDRAM_CLK 0.05
I_BLENDER_0/R_78 I_BLENDER_0/R_425 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[26][14] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[25][31] test.ss_125c SDRAM_CLK 0.05
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[12][15] func.ss_125c SDRAM_CLK 0.05
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[12][31] func.ss_125c SDRAM_CLK 0.05
I_BLENDER_0/R_139 I_BLENDER_0/R_443 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[3][4] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[2][2] test.ss_125c SDRAM_CLK 0.05
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[12][24] func.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[39][25] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[23][28] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[22][6] test.ss_125c SDRAM_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[18][6] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[17][6] test.ss_125c SDRAM_CLK 0.05
snps_clk_chain_0/U_shftreg_0/ff_0/q_reg snps_OCC_controller/U_clk_control_i_3/pipeline_or_tree_l_reg func.ss_125c PCI_CLK 0.05
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[1][29] I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg[0][20] test.ss_125c SDRAM_CLK 0.05
I_BLENDER_0/R_129 I_BLENDER_0/R_578 func.ss_125c SYS_CLK 0.05
I_BLENDER_1/s3_op2_reg[14] I_BLENDER_1/R_484 func.ss_125c SYS_CLK 0.05
I_BLENDER_0/trans1_reg I_BLENDER_0/R_175 func.ss_125c SYS_CLK 0.05
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10] test.ff_125c SDRAM_CLK -0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][26] test.ff_125c PCI_CLK -0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][22] func.ff_125c SDRAM_CLK -0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][23] func.ff_125c SDRAM_CLK -0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7] func.ff_125c SDRAM_CLK -0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][31] func.ff_125c SDRAM_CLK -0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4] test.ff_125c PCI_CLK -0.02
I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3] test.ff_125c SYS_2x_CLK -0.02
I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6] test.ff_125c SYS_2x_CLK -0.02
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21] func.ff_125c SDRAM_CLK -0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][12] test.ff_125c PCI_CLK -0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18] test.ff_125c PCI_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2] func.ff_125c SDRAM_CLK -0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][9] test.ff_125c PCI_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][22] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][16] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][31] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][20] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][30] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10] func.ff_125c SDRAM_CLK -0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][31] test.ff_125c PCI_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12] test.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18] func.ff_125c SDRAM_CLK -0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7] test.ff_125c SYS_2x_CLK -0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][14] test.ff_125c PCI_CLK -0.01
I_PARSER/out_bus_reg[0] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] test.ff_125c SYS_2x_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25] test.ff_125c SDRAM_CLK -0.01
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[14] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 func.ff_m40c SDRAM_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28] func.ff_125c SDRAM_CLK -0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][23] test.ff_125c PCI_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20] test.ff_125c SDRAM_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22] func.ff_125c SDRAM_CLK -0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][16] test.ff_125c PCI_CLK -0.01
I_CLOCKING/sys_rst_n_buf_reg I_BLENDER_0/mega_shift_reg[10][19] func.ff_125c SYS_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 func.ff_m40c SDRAM_CLK -0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][2] test.ff_125c PCI_CLK -0.01
I_CLOCKING/sys_rst_n_buf_reg I_BLENDER_0/mega_shift_reg[10][17] func.ff_125c SYS_CLK -0.01
I_CLOCKING/sys_rst_n_buf_reg I_BLENDER_0/mega_shift_reg[10][26] func.ff_125c SYS_CLK -0.01
I_CLOCKING/sys_rst_n_buf_reg I_BLENDER_0/mega_shift_reg[10][30] func.ff_125c SYS_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 func.ff_m40c SDRAM_CLK -0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5] test.ff_125c SYS_2x_CLK -0.01
I_CLOCKING/sys_2x_rst_ff_reg I_CLOCKING/sys_2x_rst_n_buf_reg test.ff_125c SYS_2x_CLK -0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][10] func.ff_125c PCI_CLK -0.01
I_CLOCKING/sys_rst_n_buf_reg I_BLENDER_0/mega_shift_reg[10][21] func.ff_125c SYS_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][21] func.ff_125c SDRAM_CLK -0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] test.ff_125c SYS_2x_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][20] func.ff_125c SDRAM_CLK -0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2] func.ff_125c SDRAM_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4] test.ff_125c SDRAM_CLK -0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26] test.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14] func.ff_125c SDRAM_CLK -0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5] test.ff_125c PCI_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15] func.ff_125c SDRAM_CLK -0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7] test.ff_125c PCI_CLK -0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][11] test.ff_125c PCI_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][12] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][28] func.ff_125c SDRAM_CLK -0.00
I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2] test.ff_125c SYS_2x_CLK -0.00
I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] test.ff_125c SYS_2x_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][29] func.ff_125c SDRAM_CLK -0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][27] test.ff_125c PCI_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][26] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][22] func.ff_125c SDRAM_CLK -0.00
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31] test.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1] func.ff_125c SDRAM_CLK -0.00
I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] test.ff_125c SYS_2x_CLK -0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][18] func.ff_125c SDRAM_CLK -0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][9] func.ff_125c PCI_CLK -0.00
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14] test.ff_125c SDRAM_CLK -0.00
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[4] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK -0.00
I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] test.ff_125c SYS_2x_CLK -0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][18] func.ff_125c PCI_CLK -0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][17] func.ff_125c PCI_CLK -0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][20] func.ff_125c PCI_CLK -0.00
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0] test.ff_125c SDRAM_CLK -0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][21] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][24] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][23] func.ff_125c PCI_CLK 0.00
I_PARSER/out_bus_reg[1] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1] test.ff_125c SYS_2x_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][7] func.ff_125c PCI_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][28] func.ff_125c SDRAM_CLK 0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][3] test.ff_125c PCI_CLK 0.00
snps_OCC_controller/U_clk_control_i_0/load_n_meta_0_l_reg snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg test.ff_125c SYS_2x_CLK 0.00
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][9] test.ff_125c SDRAM_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][19] func.ff_125c PCI_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][18] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][19] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][20] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][21] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][31] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][30] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][17] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][19] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][16] func.ff_125c PCI_CLK 0.00
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[22] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][23] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][3] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][4] func.ff_125c PCI_CLK 0.00
I_CLOCKING/sys_rst_n_buf_reg I_BLENDER_0/mega_shift_reg[10][28] func.ff_125c SYS_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][2] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][4] func.ff_125c PCI_CLK 0.00
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] test.ff_125c SYS_2x_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][21] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][16] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][19] func.ff_125c PCI_CLK 0.00
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 test.ff_125c SYS_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][3] func.ff_125c PCI_CLK 0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][15] test.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][15] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][5] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][9] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][6] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][10] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][11] func.ff_125c PCI_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][18] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][12] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][26] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][0] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][25] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][18] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][17] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][20] func.ff_125c PCI_CLK 0.00
I_PARSER/out_bus_reg[6] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] test.ff_125c SYS_2x_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][16] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][14] func.ff_125c PCI_CLK 0.00
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][26] func.ff_125c SDRAM_CLK 0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][13] test.ff_125c PCI_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16] func.ff_125c SDRAM_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][8] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][18] func.ff_125c PCI_CLK 0.00
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][6] func.ff_125c PCI_CLK 0.00
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13] test.ff_125c SDRAM_CLK 0.00
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][10] test.ff_125c PCI_CLK 0.00
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][22] func.ff_125c SDRAM_CLK 0.01
I_PARSER/out_bus_reg[2] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2] test.ff_125c SYS_2x_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][26] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][9] func.ff_125c PCI_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][22] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][1] func.ff_125c PCI_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][0] func.ff_125c PCI_CLK 0.01
I_PARSER/out_bus_reg[3] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3] test.ff_125c SYS_2x_CLK 0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][30] test.ff_125c PCI_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[3] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 test.ff_125c SYS_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][5] func.ff_125c PCI_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][0] func.ff_125c PCI_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][20] func.ff_125c PCI_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11] test.ff_125c SDRAM_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][11] func.ff_125c PCI_CLK 0.01
I_CONTEXT_MEM/ram_read_addr_reg[3] I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 test.ff_125c SYS_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][13] func.ff_125c PCI_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ff_m40c SDRAM_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][23] func.ff_125c PCI_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[7] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][26] func.ff_125c PCI_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6] test.ff_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 func.ff_m40c SDRAM_CLK 0.01
I_CONTEXT_MEM/ram_write_addr_reg[5] I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 test.ff_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][17] I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17] test.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][17] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sys_rst_n_buf_reg I_BLENDER_0/mega_shift_reg[10][27] func.ff_125c SYS_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10] func.ff_125c SDRAM_CLK 0.01
sdram_clk sd_DQ_out[29] test.ff_125c **in2out_default** 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][28] func.ff_125c SDRAM_CLK 0.01
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 test.ff_125c SYS_CLK 0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] func.ff_m40c SYS_2x_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][21] func.ff_125c PCI_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26] func.ff_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 test.ff_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24] func.ff_125c SDRAM_CLK 0.01
sdram_clk sd_DQ_out[1] test.ff_125c **in2out_default** 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24] test.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][28] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][28] func.ff_125c PCI_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1] func.ff_125c SDRAM_CLK 0.01
sdram_clk sd_DQ_out[15] test.ff_125c **in2out_default** 0.01
I_PARSER/out_bus_reg[5] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5] test.ff_125c SYS_2x_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][24] func.ff_125c PCI_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][0] func.ff_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[17] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.01
sdram_clk sd_DQ_out[27] test.ff_125c **in2out_default** 0.01
I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[3] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][3] test.ff_125c ate_clk 0.01
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[9] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23] test.ff_125c SDRAM_CLK 0.01
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM func.ff_m40c SYS_2x_CLK 0.01
I_CLOCKING/sys_clk_in_reg I_CLOCKING/sys_clk_in_reg func.ff_m40c SYS_2x_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[5] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 test.ff_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[31] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.01
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 test.ff_125c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19] test.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][13] func.ff_125c SDRAM_CLK 0.01
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM func.ff_m40c SYS_2x_CLK 0.01
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30] test.ff_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[28] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.01
sdram_clk sd_DQ_out[23] test.ff_125c **in2out_default** 0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][19] test.ff_125c PCI_CLK 0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] test.ff_125c SYS_2x_CLK 0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] test.ff_125c SYS_2x_CLK 0.01
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][17] test.ff_125c PCI_CLK 0.01
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM func.ff_m40c SYS_2x_CLK 0.01
I_PARSER/out_bus_reg[4] I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4] test.ff_125c SYS_2x_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][16] func.ff_125c PCI_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][2] func.ff_125c SDRAM_CLK 0.01
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] test.ff_125c SYS_2x_CLK 0.01
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 func.ff_m40c SYS_CLK 0.01
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.01
sdram_clk sd_DQ_out[9] test.ff_125c **in2out_default** 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][16] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][27] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][29] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][20] func.ff_125c SDRAM_CLK 0.01
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[13] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.01
sdram_clk sd_DQ_out[19] test.ff_125c **in2out_default** 0.01
sdram_clk sd_DQ_out[31] test.ff_125c **in2out_default** 0.01
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10] func.ff_125c SDRAM_CLK 0.01
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][19] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][15] func.ff_125c PCI_CLK 0.02
sdram_clk sd_DQ_out[25] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[3] test.ff_125c **in2out_default** 0.02
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[11] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][1] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][19] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][17] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][0] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[17] test.ff_125c **in2out_default** 0.02
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[0] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[19] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][20] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][10] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[24] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[7] test.ff_125c **in2out_default** 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][26] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][25] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[2] test.ff_125c **in2out_default** 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 func.ff_m40c SYS_CLK 0.02
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] test.ff_125c SYS_2x_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 test.ff_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[25] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM func.ff_m40c SYS_2x_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][2] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[16] test.ff_125c **in2out_default** 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][3] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[20] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[4] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[10] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[30] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[0] test.ff_125c **in2out_default** 0.02
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 test.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[6] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[8] test.ff_125c **in2out_default** 0.02
sdram_clk sd_DQ_out[11] test.ff_125c **in2out_default** 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][1] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[12] test.ff_125c **in2out_default** 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23] func.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 test.ff_125c SYS_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][8] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][14] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][7] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][13] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][8] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][27] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[18] test.ff_125c **in2out_default** 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][30] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][28] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][22] func.ff_125c PCI_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 test.ff_125c SYS_CLK 0.02
sdram_clk sd_DQ_out[28] test.ff_125c **in2out_default** 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][29] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][23] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[0] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[0] test.ff_125c ate_clk 0.02
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] test.ff_125c SYS_2x_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12] func.ff_125c SDRAM_CLK 0.02
I_BLENDER_1/R_35_IP I_BLENDER_1/R_315 test.ff_125c SYS_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][15] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[2] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[22] test.ff_125c **in2out_default** 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[26] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 test.ff_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] test.ff_125c SYS_2x_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[10] func.ff_125c SDRAM_CLK 0.02
I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] test.ff_125c SYS_2x_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[0] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][20] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][29] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][26] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][22] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][25] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][4] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[12] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[22] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[1] I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[1] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[4] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[4] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[0] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[10] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][8] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][16] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[6] func.ff_125c SDRAM_CLK 0.02
I_CONTEXT_MEM/ram_read_addr_reg[4] I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 test.ff_125c SYS_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 test.ff_125c SYS_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][1] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][1] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] func.ff_125c SDRAM_CLK 0.02
I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1] I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1] func.ff_m40c SYS_2x_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][17] func.ff_125c PCI_CLK 0.02
I_PCI_TOP/R_6 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7] test.ff_125c ate_clk 0.02
I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2] I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2] test.ff_125c SYS_2x_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 test.ff_125c SYS_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[16] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][3] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][2] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][24] func.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29] test.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 test.ff_125c SYS_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][31] func.ff_125c PCI_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[15] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 test.ff_125c SDRAM_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][30] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][22] func.ff_125c PCI_CLK 0.02
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[10] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][29] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][12] func.ff_125c PCI_CLK 0.02
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM func.ff_m40c SYS_2x_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][18] func.ff_125c SDRAM_CLK 0.02
I_CONTEXT_MEM/ram_read_addr_reg[5] I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 test.ff_125c SYS_CLK 0.02
sdram_clk sd_DQ_out[21] test.ff_125c **in2out_default** 0.02
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] test.ff_125c SYS_2x_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][27] func.ff_125c PCI_CLK 0.02
I_CLOCKING/pci_rst_n_buf_reg I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][25] func.ff_125c PCI_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][27] func.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[4] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 test.ff_125c SYS_CLK 0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[3] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[3] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][21] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7] func.ff_125c SDRAM_CLK 0.02
sdram_clk sd_DQ_out[5] test.ff_125c **in2out_default** 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][23] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][30] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][19] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][19] func.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[1] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[1] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][1] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][23] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][27] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][11] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][3] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][6] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][26] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[2] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[2] test.ff_125c ate_clk 0.02
sdram_clk sd_DQ_out[13] test.ff_125c **in2out_default** 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][7] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 func.ff_m40c SYS_CLK 0.02
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM func.ff_m40c SYS_2x_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/R_3 I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][29] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][29] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10] func.ff_125c SDRAM_CLK 0.02
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM func.ff_m40c SYS_2x_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][20] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][24] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][18] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][22] func.ff_125c SDRAM_CLK 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15] func.ff_125c SDRAM_CLK 0.02
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[0] I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[0] test.ff_125c ate_clk 0.02
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[4] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[4] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][3] func.ff_125c SDRAM_CLK 0.02
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[5] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[5] test.ff_125c ate_clk 0.02
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][8] func.ff_125c SDRAM_CLK 0.02
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM func.ff_m40c SYS_2x_CLK 0.02
sdram_clk sd_DQ_out[14] test.ff_125c **in2out_default** 0.03
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5] I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4] test.ff_125c ate_clk 0.03
I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[23] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM func.ff_m40c SYS_2x_CLK 0.03
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] test.ff_125c ate_clk 0.03
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 test.ff_125c SYS_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][25] func.ff_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15] test.ff_125c SDRAM_CLK 0.03
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[4] I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[4] test.ff_125c ate_clk 0.03
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 test.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM func.ff_m40c SYS_2x_CLK 0.03
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[2] I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[2] test.ff_125c ate_clk 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][21] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][16] func.ff_125c SDRAM_CLK 0.03
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 func.ff_m40c SYS_CLK 0.03
I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3] I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3] test.ff_125c SYS_2x_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][27] func.ff_125c SDRAM_CLK 0.03
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[3] I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[3] test.ff_125c ate_clk 0.03
I_CONTEXT_MEM/ram_read_addr_reg[4] I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 test.ff_125c SYS_CLK 0.03
I_CONTEXT_MEM/ram_read_addr_reg[5] I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 test.ff_125c SYS_CLK 0.03
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 test.ff_125c SYS_CLK 0.03
I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 func.ff_m40c SYS_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][18] func.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM func.ff_m40c SYS_2x_CLK 0.03
I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5] I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[5] test.ff_125c ate_clk 0.03
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM func.ff_m40c SYS_2x_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0] func.ff_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[3] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[3] test.ff_125c ate_clk 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][30] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][31] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][26] func.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM func.ff_m40c SYS_2x_CLK 0.03
I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0] I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0] func.ff_m40c SYS_2x_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][28] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12] func.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM func.ff_m40c SYS_2x_CLK 0.03
I_BLENDER_1/R_672 I_BLENDER_1/R_309 func.ff_m40c SYS_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][7] func.ff_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[0] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[0] test.ff_125c ate_clk 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][30] func.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] test.ff_125c SYS_2x_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][29] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][20] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][19] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][14] func.ff_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[6] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[6] test.ff_125c ate_clk 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][27] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2] func.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM func.ff_m40c SYS_2x_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][22] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][2] func.ff_125c SDRAM_CLK 0.03
I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4] I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0] test.ff_125c SYS_2x_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][6] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][26] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][31] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][18] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][3] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][20] func.ff_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[1] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[1] test.ff_125c ate_clk 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][30] func.ff_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0] I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 test.ff_125c SYS_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][31] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] func.ff_125c SDRAM_CLK 0.03
I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4] I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 test.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][29] func.ff_125c SDRAM_CLK 0.03
I_CLOCKING/sdram_rst_n_buf_reg I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][27] func.ff_125c SDRAM_CLK 0.03
