// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mlp_HH_
#define _mlp_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mlp_mul_32s_32s_3bkb.h"
#include "mlp_test_data_1.h"
#include "mlp_weightIH_0.h"
#include "mlp_weightHO.h"
#include "mlp_result.h"

namespace ap_rtl {

struct mlp : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > input_r_TDATA;
    sc_in< sc_logic > input_r_TVALID;
    sc_out< sc_logic > input_r_TREADY;
    sc_out< sc_lv<32> > output_r_TDATA;
    sc_out< sc_logic > output_r_TVALID;
    sc_in< sc_logic > output_r_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mlp(sc_module_name name);
    SC_HAS_PROCESS(mlp);

    ~mlp();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mlp_test_data_1* test_data_1_U;
    mlp_test_data_1* test_data_2_U;
    mlp_test_data_1* test_data_3_U;
    mlp_test_data_1* test_data_4_U;
    mlp_test_data_1* test_data_5_U;
    mlp_test_data_1* test_data_6_U;
    mlp_test_data_1* test_data_7_U;
    mlp_test_data_1* test_data_8_U;
    mlp_test_data_1* test_data_9_U;
    mlp_test_data_1* test_data_10_U;
    mlp_test_data_1* test_data_11_U;
    mlp_test_data_1* test_data_12_U;
    mlp_test_data_1* test_data_13_U;
    mlp_weightIH_0* weightIH_0_U;
    mlp_weightIH_0* weightIH_1_U;
    mlp_weightIH_0* weightIH_2_U;
    mlp_weightIH_0* weightIH_3_U;
    mlp_weightIH_0* weightIH_4_U;
    mlp_weightIH_0* weightIH_5_U;
    mlp_weightIH_0* weightIH_6_U;
    mlp_weightIH_0* weightIH_7_U;
    mlp_weightIH_0* weightIH_8_U;
    mlp_weightIH_0* weightIH_9_U;
    mlp_weightIH_0* weightIH_10_U;
    mlp_weightIH_0* weightIH_11_U;
    mlp_weightIH_0* weightIH_12_U;
    mlp_weightIH_0* weightIH_13_U;
    mlp_weightHO* weightHO_U;
    mlp_weightIH_0* SumH_U;
    mlp_result* result_U;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U0;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U1;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U2;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U3;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U4;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U5;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U6;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U7;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U8;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U9;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U10;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U11;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U12;
    mlp_mul_32s_32s_3bkb<1,6,32,32,32>* mlp_mul_32s_32s_3bkb_U13;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > input_r_0_data_out;
    sc_signal< sc_logic > input_r_0_vld_in;
    sc_signal< sc_logic > input_r_0_vld_out;
    sc_signal< sc_logic > input_r_0_ack_in;
    sc_signal< sc_logic > input_r_0_ack_out;
    sc_signal< sc_lv<32> > input_r_0_payload_A;
    sc_signal< sc_lv<32> > input_r_0_payload_B;
    sc_signal< sc_logic > input_r_0_sel_rd;
    sc_signal< sc_logic > input_r_0_sel_wr;
    sc_signal< sc_logic > input_r_0_sel;
    sc_signal< sc_logic > input_r_0_load_A;
    sc_signal< sc_logic > input_r_0_load_B;
    sc_signal< sc_lv<2> > input_r_0_state;
    sc_signal< sc_logic > input_r_0_state_cmp_full;
    sc_signal< sc_lv<32> > output_r_1_data_out;
    sc_signal< sc_logic > output_r_1_vld_in;
    sc_signal< sc_logic > output_r_1_vld_out;
    sc_signal< sc_logic > output_r_1_ack_in;
    sc_signal< sc_logic > output_r_1_ack_out;
    sc_signal< sc_lv<32> > output_r_1_payload_A;
    sc_signal< sc_lv<32> > output_r_1_payload_B;
    sc_signal< sc_logic > output_r_1_sel_rd;
    sc_signal< sc_logic > output_r_1_sel_wr;
    sc_signal< sc_logic > output_r_1_sel;
    sc_signal< sc_logic > output_r_1_load_A;
    sc_signal< sc_logic > output_r_1_load_B;
    sc_signal< sc_lv<2> > output_r_1_state;
    sc_signal< sc_logic > output_r_1_state_cmp_full;
    sc_signal< sc_logic > input_r_TDATA_blk_n;
    sc_signal< sc_lv<46> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond9_reg_2009;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > exitcond8_reg_2034;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > exitcond7_reg_2043;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state35;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > exitcond5_reg_2073;
    sc_signal< sc_logic > output_r_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp6_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< sc_lv<1> > exitcond_reg_2584;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp6_iter1_exitcond_reg_2584;
    sc_signal< sc_lv<5> > i_reg_821;
    sc_signal< sc_lv<4> > j_reg_833;
    sc_signal< sc_lv<4> > j_1_reg_845;
    sc_signal< sc_lv<4> > i_2_reg_857;
    sc_signal< sc_lv<4> > i_3_reg_881;
    sc_signal< sc_lv<4> > j_3_reg_892;
    sc_signal< sc_lv<5> > i_4_reg_903;
    sc_signal< sc_lv<32> > reg_914;
    sc_signal< sc_lv<32> > reg_920;
    sc_signal< sc_lv<32> > reg_926;
    sc_signal< sc_lv<32> > reg_932;
    sc_signal< sc_lv<32> > reg_938;
    sc_signal< sc_lv<32> > reg_944;
    sc_signal< sc_lv<32> > reg_950;
    sc_signal< sc_lv<32> > reg_956;
    sc_signal< sc_lv<32> > reg_962;
    sc_signal< sc_lv<32> > reg_968;
    sc_signal< sc_lv<32> > reg_974;
    sc_signal< sc_lv<32> > result_q0;
    sc_signal< sc_lv<32> > reg_980;
    sc_signal< sc_lv<1> > ap_CS_fsm_state62;
    sc_signal< sc_lv<1> > exitcond9_fu_985_p2;
    sc_signal< sc_lv<32> > i_cast_fu_991_p1;
    sc_signal< sc_lv<32> > i_cast_reg_2013;
    sc_signal< sc_lv<5> > i_1_fu_996_p2;
    sc_signal< sc_lv<5> > i_1_reg_2029;
    sc_signal< sc_lv<1> > exitcond8_fu_1002_p2;
    sc_signal< sc_lv<4> > j_2_fu_1008_p2;
    sc_signal< sc_lv<4> > j_2_reg_2038;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond7_fu_1026_p2;
    sc_signal< sc_lv<32> > j_1_cast_fu_1032_p1;
    sc_signal< sc_lv<32> > j_1_cast_reg_2047;
    sc_signal< sc_lv<4> > j_4_fu_1037_p2;
    sc_signal< sc_lv<4> > j_4_reg_2063;
    sc_signal< sc_lv<4> > weightHO_addr_reg_2068;
    sc_signal< sc_lv<1> > exitcond5_fu_1050_p2;
    sc_signal< sc_lv<4> > i_5_fu_1056_p2;
    sc_signal< sc_lv<4> > i_5_reg_2077;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > weightHO_q0;
    sc_signal< sc_lv<32> > weightHO_load_reg_2082;
    sc_signal< sc_lv<1> > ap_CS_fsm_state39;
    sc_signal< sc_lv<1> > exitcond4_fu_1067_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state40;
    sc_signal< sc_lv<32> > k_5_cast_fu_1073_p1;
    sc_signal< sc_lv<32> > k_5_cast_reg_2091;
    sc_signal< sc_lv<32> > test_data_1_q0;
    sc_signal< sc_lv<32> > test_data_1_load_reg_2161;
    sc_signal< sc_lv<1> > ap_CS_fsm_state41;
    sc_signal< sc_lv<32> > test_data_2_q0;
    sc_signal< sc_lv<32> > test_data_2_load_reg_2166;
    sc_signal< sc_lv<32> > test_data_3_q0;
    sc_signal< sc_lv<32> > test_data_3_load_reg_2171;
    sc_signal< sc_lv<32> > test_data_4_q0;
    sc_signal< sc_lv<32> > test_data_4_load_reg_2176;
    sc_signal< sc_lv<32> > test_data_5_q0;
    sc_signal< sc_lv<32> > test_data_5_load_reg_2181;
    sc_signal< sc_lv<32> > test_data_6_q0;
    sc_signal< sc_lv<32> > test_data_6_load_reg_2186;
    sc_signal< sc_lv<32> > test_data_7_q0;
    sc_signal< sc_lv<32> > test_data_7_load_reg_2191;
    sc_signal< sc_lv<32> > test_data_8_q0;
    sc_signal< sc_lv<32> > test_data_8_load_reg_2196;
    sc_signal< sc_lv<32> > test_data_9_q0;
    sc_signal< sc_lv<32> > test_data_9_load_reg_2201;
    sc_signal< sc_lv<32> > test_data_10_q0;
    sc_signal< sc_lv<32> > test_data_10_load_reg_2206;
    sc_signal< sc_lv<32> > test_data_11_q0;
    sc_signal< sc_lv<32> > test_data_11_load_reg_2211;
    sc_signal< sc_lv<32> > test_data_12_q0;
    sc_signal< sc_lv<32> > test_data_12_load_reg_2216;
    sc_signal< sc_lv<32> > test_data_13_q0;
    sc_signal< sc_lv<32> > test_data_13_load_reg_2221;
    sc_signal< sc_lv<1> > exitcond3_fu_1090_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter1_exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter2_exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter3_exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter4_exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter5_exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter6_exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter7_exitcond3_reg_2226;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter8_exitcond3_reg_2226;
    sc_signal< sc_lv<32> > i_3_cast_fu_1096_p1;
    sc_signal< sc_lv<32> > i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter1_i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter2_i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter3_i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter4_i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter5_i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter6_i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter7_i_3_cast_reg_2230;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp4_iter8_i_3_cast_reg_2230;
    sc_signal< sc_lv<4> > i_7_fu_1113_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > weightIH_1_q0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<32> > weightIH_2_q0;
    sc_signal< sc_lv<32> > weightIH_3_q0;
    sc_signal< sc_lv<32> > weightIH_4_q0;
    sc_signal< sc_lv<32> > weightIH_5_q0;
    sc_signal< sc_lv<32> > weightIH_6_q0;
    sc_signal< sc_lv<32> > weightIH_7_q0;
    sc_signal< sc_lv<32> > weightIH_8_q0;
    sc_signal< sc_lv<32> > weightIH_9_q0;
    sc_signal< sc_lv<32> > weightIH_10_q0;
    sc_signal< sc_lv<32> > weightIH_11_q0;
    sc_signal< sc_lv<32> > weightIH_12_q0;
    sc_signal< sc_lv<32> > weightIH_13_q0;
    sc_signal< sc_lv<32> > grp_fu_1119_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_2376;
    sc_signal< sc_lv<32> > grp_fu_1124_p2;
    sc_signal< sc_lv<32> > tmp_36_1_reg_2381;
    sc_signal< sc_lv<32> > grp_fu_1129_p2;
    sc_signal< sc_lv<32> > tmp_36_2_reg_2386;
    sc_signal< sc_lv<32> > grp_fu_1134_p2;
    sc_signal< sc_lv<32> > tmp_36_3_reg_2391;
    sc_signal< sc_lv<32> > grp_fu_1149_p2;
    sc_signal< sc_lv<32> > tmp_36_6_reg_2396;
    sc_signal< sc_lv<32> > grp_fu_1164_p2;
    sc_signal< sc_lv<32> > tmp_36_9_reg_2401;
    sc_signal< sc_lv<32> > grp_fu_1169_p2;
    sc_signal< sc_lv<32> > tmp_36_s_reg_2406;
    sc_signal< sc_lv<32> > tmp4_fu_1184_p2;
    sc_signal< sc_lv<32> > tmp4_reg_2411;
    sc_signal< sc_lv<32> > tmp7_fu_1190_p2;
    sc_signal< sc_lv<32> > tmp7_reg_2416;
    sc_signal< sc_lv<32> > tmp10_fu_1196_p2;
    sc_signal< sc_lv<32> > tmp10_reg_2421;
    sc_signal< sc_lv<32> > tmp_37_s_fu_1246_p2;
    sc_signal< sc_lv<32> > tmp_37_s_reg_2426;
    sc_signal< sc_lv<24> > tmp_9_reg_2432;
    sc_signal< sc_lv<19> > tmp_10_reg_2443;
    sc_signal< sc_lv<19> > ap_pipeline_reg_pp4_iter8_tmp_10_reg_2443;
    sc_signal< sc_lv<21> > tmp_12_reg_2448;
    sc_signal< sc_lv<21> > ap_pipeline_reg_pp4_iter8_tmp_12_reg_2448;
    sc_signal< sc_lv<1> > tmp_i_fu_1285_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_2453;
    sc_signal< sc_lv<1> > tmp_1_i_fu_1290_p2;
    sc_signal< sc_lv<1> > tmp_1_i_reg_2458;
    sc_signal< sc_lv<1> > tmp_4_i_fu_1295_p2;
    sc_signal< sc_lv<1> > tmp_4_i_reg_2464;
    sc_signal< sc_lv<32> > newSel3_fu_1507_p3;
    sc_signal< sc_lv<32> > newSel3_reg_2469;
    sc_signal< sc_lv<1> > or_cond3_fu_1515_p2;
    sc_signal< sc_lv<1> > or_cond3_reg_2474;
    sc_signal< sc_lv<5> > result_addr_1_reg_2479;
    sc_signal< sc_lv<1> > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > exitcond1_fu_1604_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_2484;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp5_iter1_exitcond1_reg_2484;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp5_iter2_exitcond1_reg_2484;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp5_iter3_exitcond1_reg_2484;
    sc_signal< sc_lv<4> > j_5_fu_1616_p2;
    sc_signal< sc_lv<4> > j_5_reg_2498;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > SumH_q0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage1;
    sc_signal< sc_lv<32> > grp_fu_1622_p2;
    sc_signal< sc_lv<32> > tmp_32_reg_2513;
    sc_signal< sc_lv<5> > k_fu_1634_p2;
    sc_signal< sc_lv<5> > k_reg_2518;
    sc_signal< sc_lv<1> > ap_CS_fsm_state61;
    sc_signal< sc_lv<1> > tmp_i1_fu_1654_p2;
    sc_signal< sc_lv<1> > tmp_i1_reg_2523;
    sc_signal< sc_lv<1> > tmp_1_i2_fu_1660_p2;
    sc_signal< sc_lv<1> > tmp_1_i2_reg_2530;
    sc_signal< sc_lv<19> > tmp_24_reg_2536;
    sc_signal< sc_lv<1> > tmp_4_i5_fu_1676_p2;
    sc_signal< sc_lv<1> > tmp_4_i5_reg_2541;
    sc_signal< sc_lv<21> > tmp_26_reg_2547;
    sc_signal< sc_lv<1> > tmp_7_i8_fu_1692_p2;
    sc_signal< sc_lv<1> > tmp_7_i8_reg_2552;
    sc_signal< sc_lv<31> > p_neg_t_i1_fu_1722_p2;
    sc_signal< sc_lv<31> > p_neg_t_i1_reg_2558;
    sc_signal< sc_lv<1> > tmp_i1_20_fu_1728_p2;
    sc_signal< sc_lv<1> > tmp_i1_20_reg_2563;
    sc_signal< sc_lv<22> > tmp_35_reg_2569;
    sc_signal< sc_lv<1> > tmp_12_i1_fu_1744_p2;
    sc_signal< sc_lv<1> > tmp_12_i1_reg_2574;
    sc_signal< sc_lv<20> > tmp_37_reg_2579;
    sc_signal< sc_lv<1> > exitcond_fu_1992_p2;
    sc_signal< sc_lv<5> > i_6_fu_2003_p2;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter3;
    sc_signal< sc_lv<5> > test_data_1_address0;
    sc_signal< sc_logic > test_data_1_ce0;
    sc_signal< sc_logic > test_data_1_we0;
    sc_signal< sc_lv<5> > test_data_2_address0;
    sc_signal< sc_logic > test_data_2_ce0;
    sc_signal< sc_logic > test_data_2_we0;
    sc_signal< sc_lv<5> > test_data_3_address0;
    sc_signal< sc_logic > test_data_3_ce0;
    sc_signal< sc_logic > test_data_3_we0;
    sc_signal< sc_lv<5> > test_data_4_address0;
    sc_signal< sc_logic > test_data_4_ce0;
    sc_signal< sc_logic > test_data_4_we0;
    sc_signal< sc_lv<5> > test_data_5_address0;
    sc_signal< sc_logic > test_data_5_ce0;
    sc_signal< sc_logic > test_data_5_we0;
    sc_signal< sc_lv<5> > test_data_6_address0;
    sc_signal< sc_logic > test_data_6_ce0;
    sc_signal< sc_logic > test_data_6_we0;
    sc_signal< sc_lv<5> > test_data_7_address0;
    sc_signal< sc_logic > test_data_7_ce0;
    sc_signal< sc_logic > test_data_7_we0;
    sc_signal< sc_lv<5> > test_data_8_address0;
    sc_signal< sc_logic > test_data_8_ce0;
    sc_signal< sc_logic > test_data_8_we0;
    sc_signal< sc_lv<5> > test_data_9_address0;
    sc_signal< sc_logic > test_data_9_ce0;
    sc_signal< sc_logic > test_data_9_we0;
    sc_signal< sc_lv<5> > test_data_10_address0;
    sc_signal< sc_logic > test_data_10_ce0;
    sc_signal< sc_logic > test_data_10_we0;
    sc_signal< sc_lv<5> > test_data_11_address0;
    sc_signal< sc_logic > test_data_11_ce0;
    sc_signal< sc_logic > test_data_11_we0;
    sc_signal< sc_lv<5> > test_data_12_address0;
    sc_signal< sc_logic > test_data_12_ce0;
    sc_signal< sc_logic > test_data_12_we0;
    sc_signal< sc_lv<5> > test_data_13_address0;
    sc_signal< sc_logic > test_data_13_ce0;
    sc_signal< sc_logic > test_data_13_we0;
    sc_signal< sc_lv<4> > weightIH_0_address0;
    sc_signal< sc_logic > weightIH_0_ce0;
    sc_signal< sc_logic > weightIH_0_we0;
    sc_signal< sc_lv<32> > weightIH_0_d0;
    sc_signal< sc_lv<32> > weightIH_0_q0;
    sc_signal< sc_lv<4> > weightIH_1_address0;
    sc_signal< sc_logic > weightIH_1_ce0;
    sc_signal< sc_logic > weightIH_1_we0;
    sc_signal< sc_lv<4> > weightIH_2_address0;
    sc_signal< sc_logic > weightIH_2_ce0;
    sc_signal< sc_logic > weightIH_2_we0;
    sc_signal< sc_lv<4> > weightIH_3_address0;
    sc_signal< sc_logic > weightIH_3_ce0;
    sc_signal< sc_logic > weightIH_3_we0;
    sc_signal< sc_lv<4> > weightIH_4_address0;
    sc_signal< sc_logic > weightIH_4_ce0;
    sc_signal< sc_logic > weightIH_4_we0;
    sc_signal< sc_lv<4> > weightIH_5_address0;
    sc_signal< sc_logic > weightIH_5_ce0;
    sc_signal< sc_logic > weightIH_5_we0;
    sc_signal< sc_lv<4> > weightIH_6_address0;
    sc_signal< sc_logic > weightIH_6_ce0;
    sc_signal< sc_logic > weightIH_6_we0;
    sc_signal< sc_lv<4> > weightIH_7_address0;
    sc_signal< sc_logic > weightIH_7_ce0;
    sc_signal< sc_logic > weightIH_7_we0;
    sc_signal< sc_lv<4> > weightIH_8_address0;
    sc_signal< sc_logic > weightIH_8_ce0;
    sc_signal< sc_logic > weightIH_8_we0;
    sc_signal< sc_lv<4> > weightIH_9_address0;
    sc_signal< sc_logic > weightIH_9_ce0;
    sc_signal< sc_logic > weightIH_9_we0;
    sc_signal< sc_lv<4> > weightIH_10_address0;
    sc_signal< sc_logic > weightIH_10_ce0;
    sc_signal< sc_logic > weightIH_10_we0;
    sc_signal< sc_lv<4> > weightIH_11_address0;
    sc_signal< sc_logic > weightIH_11_ce0;
    sc_signal< sc_logic > weightIH_11_we0;
    sc_signal< sc_lv<4> > weightIH_12_address0;
    sc_signal< sc_logic > weightIH_12_ce0;
    sc_signal< sc_logic > weightIH_12_we0;
    sc_signal< sc_lv<4> > weightIH_13_address0;
    sc_signal< sc_logic > weightIH_13_ce0;
    sc_signal< sc_logic > weightIH_13_we0;
    sc_signal< sc_lv<4> > weightHO_address0;
    sc_signal< sc_logic > weightHO_ce0;
    sc_signal< sc_logic > weightHO_we0;
    sc_signal< sc_lv<32> > weightHO_d0;
    sc_signal< sc_lv<4> > SumH_address0;
    sc_signal< sc_logic > SumH_ce0;
    sc_signal< sc_logic > SumH_we0;
    sc_signal< sc_lv<32> > SumH_d0;
    sc_signal< sc_lv<5> > result_address0;
    sc_signal< sc_logic > result_ce0;
    sc_signal< sc_logic > result_we0;
    sc_signal< sc_lv<32> > result_d0;
    sc_signal< sc_lv<5> > i_phi_fu_825_p4;
    sc_signal< sc_lv<4> > j_phi_fu_837_p4;
    sc_signal< sc_lv<4> > j_1_phi_fu_849_p4;
    sc_signal< sc_lv<4> > i_2_phi_fu_861_p4;
    sc_signal< sc_lv<5> > k_5_reg_869;
    sc_signal< sc_lv<1> > ap_CS_fsm_state63;
    sc_signal< sc_lv<4> > j_3_phi_fu_896_p4;
    sc_signal< sc_lv<32> > j_cast_fu_1014_p1;
    sc_signal< sc_lv<32> > i_2_cast_fu_1062_p1;
    sc_signal< sc_lv<32> > j_3_cast_fu_1610_p1;
    sc_signal< sc_lv<32> > i_4_cast_fu_1998_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_1043_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > tmp_33_fu_1628_p2;
    sc_signal< sc_lv<32> > newSel11_fu_1983_p3;
    sc_signal< sc_lv<32> > grp_fu_1139_p2;
    sc_signal< sc_lv<32> > grp_fu_1144_p2;
    sc_signal< sc_lv<32> > grp_fu_1154_p2;
    sc_signal< sc_lv<32> > grp_fu_1159_p2;
    sc_signal< sc_lv<32> > grp_fu_1174_p2;
    sc_signal< sc_lv<32> > grp_fu_1179_p2;
    sc_signal< sc_lv<32> > tmp1_fu_1202_p2;
    sc_signal< sc_lv<32> > tmp3_fu_1212_p2;
    sc_signal< sc_lv<32> > tmp5_fu_1216_p2;
    sc_signal< sc_lv<32> > tmp2_fu_1206_p2;
    sc_signal< sc_lv<32> > tmp9_fu_1231_p2;
    sc_signal< sc_lv<32> > tmp11_fu_1235_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1227_p2;
    sc_signal< sc_lv<32> > tmp12_fu_1240_p2;
    sc_signal< sc_lv<32> > tmp6_fu_1221_p2;
    sc_signal< sc_lv<25> > tmp_34_cast_fu_1282_p1;
    sc_signal< sc_lv<25> > p_neg_i_fu_1312_p2;
    sc_signal< sc_lv<23> > tmp_15_fu_1318_p4;
    sc_signal< sc_lv<30> > tmp_16_fu_1328_p1;
    sc_signal< sc_lv<31> > p_lshr_i_cast_fu_1332_p1;
    sc_signal< sc_lv<22> > tmp_17_fu_1342_p4;
    sc_signal< sc_lv<30> > tmp_18_fu_1351_p1;
    sc_signal< sc_lv<1> > tmp_14_fu_1305_p3;
    sc_signal< sc_lv<31> > p_neg_t_i_fu_1336_p2;
    sc_signal< sc_lv<31> > p_lshr_f_i_cast_fu_1355_p1;
    sc_signal< sc_lv<31> > tmp_8_i_fu_1359_p3;
    sc_signal< sc_lv<32> > tmp_8_i_cast_fu_1367_p1;
    sc_signal< sc_lv<22> > tmp_19_fu_1382_p4;
    sc_signal< sc_lv<29> > tmp_20_fu_1392_p1;
    sc_signal< sc_lv<30> > tmp_13_i_cast_fu_1396_p1;
    sc_signal< sc_lv<30> > tmp_11_i_fu_1400_p2;
    sc_signal< sc_lv<20> > tmp_21_fu_1415_p4;
    sc_signal< sc_lv<27> > tmp_22_fu_1425_p1;
    sc_signal< sc_lv<28> > tmp_16_i_cast_fu_1429_p1;
    sc_signal< sc_lv<1> > tmp_7_i_fu_1300_p2;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_1439_p2;
    sc_signal< sc_lv<1> > tmp_i_16_fu_1377_p2;
    sc_signal< sc_lv<1> > sel_tmp21_i_fu_1451_p2;
    sc_signal< sc_lv<1> > tmp_12_i_fu_1410_p2;
    sc_signal< sc_lv<1> > sel_tmp32_i_fu_1463_p2;
    sc_signal< sc_lv<28> > tmp_14_i_fu_1433_p2;
    sc_signal< sc_lv<28> > newSel_fu_1475_p3;
    sc_signal< sc_lv<1> > sel_tmp33_i_fu_1469_p2;
    sc_signal< sc_lv<1> > sel_tmp22_i_fu_1457_p2;
    sc_signal< sc_lv<32> > tmp_11_i_cast_fu_1406_p1;
    sc_signal< sc_lv<32> > tmp_9_i_fu_1371_p2;
    sc_signal< sc_lv<1> > sel_tmp13_i_fu_1445_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1487_p2;
    sc_signal< sc_lv<32> > newSel_cast_fu_1483_p1;
    sc_signal< sc_lv<32> > newSel1_fu_1493_p3;
    sc_signal< sc_lv<1> > or_cond1_fu_1501_p2;
    sc_signal< sc_lv<27> > tmp_11_fu_1521_p1;
    sc_signal< sc_lv<28> > tmp_2_i_cast_fu_1524_p1;
    sc_signal< sc_lv<28> > tmp_3_i_fu_1528_p2;
    sc_signal< sc_lv<29> > tmp_13_fu_1538_p1;
    sc_signal< sc_lv<30> > tmp_5_i_cast_fu_1541_p1;
    sc_signal< sc_lv<1> > sel_tmp_i_fu_1551_p2;
    sc_signal< sc_lv<1> > sel_tmp5_i_fu_1561_p2;
    sc_signal< sc_lv<1> > sel_tmp6_i_fu_1566_p2;
    sc_signal< sc_lv<30> > tmp_6_i_fu_1545_p2;
    sc_signal< sc_lv<30> > tmp_3_i_cast_fu_1534_p1;
    sc_signal< sc_lv<1> > sel_tmp1_i_fu_1556_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_1579_p2;
    sc_signal< sc_lv<30> > newSel2_fu_1571_p3;
    sc_signal< sc_lv<30> > newSel4_fu_1585_p3;
    sc_signal< sc_lv<32> > newSel57_cast_fu_1593_p1;
    sc_signal< sc_lv<24> > tmp_23_fu_1640_p4;
    sc_signal< sc_lv<25> > tmp_30_cast_fu_1650_p1;
    sc_signal< sc_lv<25> > p_neg_i1_fu_1698_p2;
    sc_signal< sc_lv<23> > tmp_29_fu_1704_p4;
    sc_signal< sc_lv<30> > tmp_30_fu_1714_p1;
    sc_signal< sc_lv<31> > p_lshr_i12_cast_fu_1718_p1;
    sc_signal< sc_lv<27> > tmp_25_fu_1760_p1;
    sc_signal< sc_lv<28> > tmp_2_i3_cast_fu_1763_p1;
    sc_signal< sc_lv<28> > tmp_3_i4_fu_1767_p2;
    sc_signal< sc_lv<29> > tmp_27_fu_1777_p1;
    sc_signal< sc_lv<30> > tmp_5_i6_cast_fu_1780_p1;
    sc_signal< sc_lv<22> > tmp_31_fu_1798_p4;
    sc_signal< sc_lv<30> > tmp_34_fu_1808_p1;
    sc_signal< sc_lv<1> > tmp_28_fu_1790_p3;
    sc_signal< sc_lv<31> > p_lshr_f_i14_cast_fu_1812_p1;
    sc_signal< sc_lv<31> > tmp_8_i1_fu_1816_p3;
    sc_signal< sc_lv<32> > tmp_8_i15_cast_fu_1823_p1;
    sc_signal< sc_lv<29> > tmp_36_fu_1833_p1;
    sc_signal< sc_lv<30> > tmp_13_i18_cast_fu_1836_p1;
    sc_signal< sc_lv<30> > tmp_11_i1_fu_1840_p2;
    sc_signal< sc_lv<27> > tmp_38_fu_1850_p1;
    sc_signal< sc_lv<28> > tmp_16_i21_cast_fu_1853_p1;
    sc_signal< sc_lv<1> > sel_tmp_i1_fu_1863_p2;
    sc_signal< sc_lv<1> > sel_tmp5_i1_fu_1873_p2;
    sc_signal< sc_lv<1> > sel_tmp12_i1_fu_1883_p2;
    sc_signal< sc_lv<1> > sel_tmp21_i1_fu_1893_p2;
    sc_signal< sc_lv<1> > sel_tmp32_i1_fu_1903_p2;
    sc_signal< sc_lv<28> > tmp_14_i1_fu_1857_p2;
    sc_signal< sc_lv<28> > newSel6_fu_1913_p3;
    sc_signal< sc_lv<1> > sel_tmp33_i1_fu_1908_p2;
    sc_signal< sc_lv<1> > sel_tmp22_i1_fu_1898_p2;
    sc_signal< sc_lv<32> > tmp_11_i19_cast_fu_1846_p1;
    sc_signal< sc_lv<32> > tmp_9_i1_fu_1827_p2;
    sc_signal< sc_lv<1> > sel_tmp13_i1_fu_1888_p2;
    sc_signal< sc_lv<1> > sel_tmp6_i1_fu_1878_p2;
    sc_signal< sc_lv<30> > tmp_6_i7_fu_1784_p2;
    sc_signal< sc_lv<30> > tmp_3_i4_cast_fu_1773_p1;
    sc_signal< sc_lv<1> > sel_tmp1_i1_fu_1868_p2;
    sc_signal< sc_lv<1> > or_cond4_fu_1924_p2;
    sc_signal< sc_lv<32> > newSel61_cast_fu_1920_p1;
    sc_signal< sc_lv<32> > newSel7_fu_1929_p3;
    sc_signal< sc_lv<1> > or_cond5_fu_1937_p2;
    sc_signal< sc_lv<1> > or_cond6_fu_1951_p2;
    sc_signal< sc_lv<30> > newSel8_fu_1943_p3;
    sc_signal< sc_lv<30> > newSel10_fu_1971_p3;
    sc_signal< sc_lv<1> > or_cond7_fu_1965_p2;
    sc_signal< sc_lv<32> > newSel9_fu_1957_p3;
    sc_signal< sc_lv<32> > newSel69_cast_fu_1979_p1;
    sc_signal< sc_lv<46> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<46> ap_ST_fsm_state1;
    static const sc_lv<46> ap_ST_fsm_pp0_stage0;
    static const sc_lv<46> ap_ST_fsm_pp0_stage1;
    static const sc_lv<46> ap_ST_fsm_pp0_stage2;
    static const sc_lv<46> ap_ST_fsm_pp0_stage3;
    static const sc_lv<46> ap_ST_fsm_pp0_stage4;
    static const sc_lv<46> ap_ST_fsm_pp0_stage5;
    static const sc_lv<46> ap_ST_fsm_pp0_stage6;
    static const sc_lv<46> ap_ST_fsm_pp0_stage7;
    static const sc_lv<46> ap_ST_fsm_pp0_stage8;
    static const sc_lv<46> ap_ST_fsm_pp0_stage9;
    static const sc_lv<46> ap_ST_fsm_pp0_stage10;
    static const sc_lv<46> ap_ST_fsm_pp0_stage11;
    static const sc_lv<46> ap_ST_fsm_pp0_stage12;
    static const sc_lv<46> ap_ST_fsm_state16;
    static const sc_lv<46> ap_ST_fsm_pp1_stage0;
    static const sc_lv<46> ap_ST_fsm_state19;
    static const sc_lv<46> ap_ST_fsm_pp2_stage0;
    static const sc_lv<46> ap_ST_fsm_pp2_stage1;
    static const sc_lv<46> ap_ST_fsm_pp2_stage2;
    static const sc_lv<46> ap_ST_fsm_pp2_stage3;
    static const sc_lv<46> ap_ST_fsm_pp2_stage4;
    static const sc_lv<46> ap_ST_fsm_pp2_stage5;
    static const sc_lv<46> ap_ST_fsm_pp2_stage6;
    static const sc_lv<46> ap_ST_fsm_pp2_stage7;
    static const sc_lv<46> ap_ST_fsm_pp2_stage8;
    static const sc_lv<46> ap_ST_fsm_pp2_stage9;
    static const sc_lv<46> ap_ST_fsm_pp2_stage10;
    static const sc_lv<46> ap_ST_fsm_pp2_stage11;
    static const sc_lv<46> ap_ST_fsm_pp2_stage12;
    static const sc_lv<46> ap_ST_fsm_state34;
    static const sc_lv<46> ap_ST_fsm_state35;
    static const sc_lv<46> ap_ST_fsm_pp3_stage0;
    static const sc_lv<46> ap_ST_fsm_state38;
    static const sc_lv<46> ap_ST_fsm_state39;
    static const sc_lv<46> ap_ST_fsm_state40;
    static const sc_lv<46> ap_ST_fsm_state41;
    static const sc_lv<46> ap_ST_fsm_pp4_stage0;
    static const sc_lv<46> ap_ST_fsm_state52;
    static const sc_lv<46> ap_ST_fsm_pp5_stage0;
    static const sc_lv<46> ap_ST_fsm_pp5_stage1;
    static const sc_lv<46> ap_ST_fsm_state61;
    static const sc_lv<46> ap_ST_fsm_state62;
    static const sc_lv<46> ap_ST_fsm_state63;
    static const sc_lv<46> ap_ST_fsm_pp6_stage0;
    static const sc_lv<46> ap_ST_fsm_state67;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<24> ap_const_lv24_500;
    static const sc_lv<24> ap_const_lv24_260;
    static const sc_lv<24> ap_const_lv24_100;
    static const sc_lv<24> ap_const_lv24_FFFF00;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<24> ap_const_lv24_FFFDA0;
    static const sc_lv<30> ap_const_lv30_60;
    static const sc_lv<24> ap_const_lv24_FFFB00;
    static const sc_lv<28> ap_const_lv28_28;
    static const sc_lv<28> ap_const_lv28_100;
    static const sc_lv<28> ap_const_lv28_D8;
    static const sc_lv<30> ap_const_lv30_A0;
    static const sc_lv<30> ap_const_lv30_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_SumH_address0();
    void thread_SumH_ce0();
    void thread_SumH_d0();
    void thread_SumH_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage10();
    void thread_ap_CS_fsm_pp2_stage11();
    void thread_ap_CS_fsm_pp2_stage12();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp2_stage5();
    void thread_ap_CS_fsm_pp2_stage6();
    void thread_ap_CS_fsm_pp2_stage7();
    void thread_ap_CS_fsm_pp2_stage8();
    void thread_ap_CS_fsm_pp2_stage9();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp5_stage1();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_rst_n_inv();
    void thread_exitcond1_fu_1604_p2();
    void thread_exitcond3_fu_1090_p2();
    void thread_exitcond4_fu_1067_p2();
    void thread_exitcond5_fu_1050_p2();
    void thread_exitcond7_fu_1026_p2();
    void thread_exitcond8_fu_1002_p2();
    void thread_exitcond9_fu_985_p2();
    void thread_exitcond_fu_1992_p2();
    void thread_i_1_fu_996_p2();
    void thread_i_2_cast_fu_1062_p1();
    void thread_i_2_phi_fu_861_p4();
    void thread_i_3_cast_fu_1096_p1();
    void thread_i_4_cast_fu_1998_p1();
    void thread_i_5_fu_1056_p2();
    void thread_i_6_fu_2003_p2();
    void thread_i_7_fu_1113_p2();
    void thread_i_cast_fu_991_p1();
    void thread_i_phi_fu_825_p4();
    void thread_input_r_0_ack_in();
    void thread_input_r_0_ack_out();
    void thread_input_r_0_data_out();
    void thread_input_r_0_load_A();
    void thread_input_r_0_load_B();
    void thread_input_r_0_sel();
    void thread_input_r_0_state_cmp_full();
    void thread_input_r_0_vld_in();
    void thread_input_r_0_vld_out();
    void thread_input_r_TDATA_blk_n();
    void thread_input_r_TREADY();
    void thread_j_1_cast_fu_1032_p1();
    void thread_j_1_phi_fu_849_p4();
    void thread_j_2_fu_1008_p2();
    void thread_j_3_cast_fu_1610_p1();
    void thread_j_3_phi_fu_896_p4();
    void thread_j_4_fu_1037_p2();
    void thread_j_5_fu_1616_p2();
    void thread_j_cast_fu_1014_p1();
    void thread_j_phi_fu_837_p4();
    void thread_k_5_cast_fu_1073_p1();
    void thread_k_fu_1634_p2();
    void thread_newSel10_fu_1971_p3();
    void thread_newSel11_fu_1983_p3();
    void thread_newSel1_fu_1493_p3();
    void thread_newSel2_fu_1571_p3();
    void thread_newSel3_fu_1507_p3();
    void thread_newSel4_fu_1585_p3();
    void thread_newSel57_cast_fu_1593_p1();
    void thread_newSel61_cast_fu_1920_p1();
    void thread_newSel69_cast_fu_1979_p1();
    void thread_newSel6_fu_1913_p3();
    void thread_newSel7_fu_1929_p3();
    void thread_newSel8_fu_1943_p3();
    void thread_newSel9_fu_1957_p3();
    void thread_newSel_cast_fu_1483_p1();
    void thread_newSel_fu_1475_p3();
    void thread_or_cond1_fu_1501_p2();
    void thread_or_cond2_fu_1579_p2();
    void thread_or_cond3_fu_1515_p2();
    void thread_or_cond4_fu_1924_p2();
    void thread_or_cond5_fu_1937_p2();
    void thread_or_cond6_fu_1951_p2();
    void thread_or_cond7_fu_1965_p2();
    void thread_or_cond_fu_1487_p2();
    void thread_output_r_1_ack_in();
    void thread_output_r_1_ack_out();
    void thread_output_r_1_data_out();
    void thread_output_r_1_load_A();
    void thread_output_r_1_load_B();
    void thread_output_r_1_sel();
    void thread_output_r_1_state_cmp_full();
    void thread_output_r_1_vld_in();
    void thread_output_r_1_vld_out();
    void thread_output_r_TDATA();
    void thread_output_r_TDATA_blk_n();
    void thread_output_r_TVALID();
    void thread_p_lshr_f_i14_cast_fu_1812_p1();
    void thread_p_lshr_f_i_cast_fu_1355_p1();
    void thread_p_lshr_i12_cast_fu_1718_p1();
    void thread_p_lshr_i_cast_fu_1332_p1();
    void thread_p_neg_i1_fu_1698_p2();
    void thread_p_neg_i_fu_1312_p2();
    void thread_p_neg_t_i1_fu_1722_p2();
    void thread_p_neg_t_i_fu_1336_p2();
    void thread_result_address0();
    void thread_result_ce0();
    void thread_result_d0();
    void thread_result_we0();
    void thread_sel_tmp12_i1_fu_1883_p2();
    void thread_sel_tmp12_i_fu_1439_p2();
    void thread_sel_tmp13_i1_fu_1888_p2();
    void thread_sel_tmp13_i_fu_1445_p2();
    void thread_sel_tmp1_i1_fu_1868_p2();
    void thread_sel_tmp1_i_fu_1556_p2();
    void thread_sel_tmp21_i1_fu_1893_p2();
    void thread_sel_tmp21_i_fu_1451_p2();
    void thread_sel_tmp22_i1_fu_1898_p2();
    void thread_sel_tmp22_i_fu_1457_p2();
    void thread_sel_tmp32_i1_fu_1903_p2();
    void thread_sel_tmp32_i_fu_1463_p2();
    void thread_sel_tmp33_i1_fu_1908_p2();
    void thread_sel_tmp33_i_fu_1469_p2();
    void thread_sel_tmp5_i1_fu_1873_p2();
    void thread_sel_tmp5_i_fu_1561_p2();
    void thread_sel_tmp6_i1_fu_1878_p2();
    void thread_sel_tmp6_i_fu_1566_p2();
    void thread_sel_tmp_i1_fu_1863_p2();
    void thread_sel_tmp_i_fu_1551_p2();
    void thread_test_data_10_address0();
    void thread_test_data_10_ce0();
    void thread_test_data_10_we0();
    void thread_test_data_11_address0();
    void thread_test_data_11_ce0();
    void thread_test_data_11_we0();
    void thread_test_data_12_address0();
    void thread_test_data_12_ce0();
    void thread_test_data_12_we0();
    void thread_test_data_13_address0();
    void thread_test_data_13_ce0();
    void thread_test_data_13_we0();
    void thread_test_data_1_address0();
    void thread_test_data_1_ce0();
    void thread_test_data_1_we0();
    void thread_test_data_2_address0();
    void thread_test_data_2_ce0();
    void thread_test_data_2_we0();
    void thread_test_data_3_address0();
    void thread_test_data_3_ce0();
    void thread_test_data_3_we0();
    void thread_test_data_4_address0();
    void thread_test_data_4_ce0();
    void thread_test_data_4_we0();
    void thread_test_data_5_address0();
    void thread_test_data_5_ce0();
    void thread_test_data_5_we0();
    void thread_test_data_6_address0();
    void thread_test_data_6_ce0();
    void thread_test_data_6_we0();
    void thread_test_data_7_address0();
    void thread_test_data_7_ce0();
    void thread_test_data_7_we0();
    void thread_test_data_8_address0();
    void thread_test_data_8_ce0();
    void thread_test_data_8_we0();
    void thread_test_data_9_address0();
    void thread_test_data_9_ce0();
    void thread_test_data_9_we0();
    void thread_tmp10_fu_1196_p2();
    void thread_tmp11_fu_1235_p2();
    void thread_tmp12_fu_1240_p2();
    void thread_tmp1_fu_1202_p2();
    void thread_tmp2_fu_1206_p2();
    void thread_tmp3_fu_1212_p2();
    void thread_tmp4_fu_1184_p2();
    void thread_tmp5_fu_1216_p2();
    void thread_tmp6_fu_1221_p2();
    void thread_tmp7_fu_1190_p2();
    void thread_tmp8_fu_1227_p2();
    void thread_tmp9_fu_1231_p2();
    void thread_tmp_11_fu_1521_p1();
    void thread_tmp_11_i19_cast_fu_1846_p1();
    void thread_tmp_11_i1_fu_1840_p2();
    void thread_tmp_11_i_cast_fu_1406_p1();
    void thread_tmp_11_i_fu_1400_p2();
    void thread_tmp_12_i1_fu_1744_p2();
    void thread_tmp_12_i_fu_1410_p2();
    void thread_tmp_13_fu_1538_p1();
    void thread_tmp_13_i18_cast_fu_1836_p1();
    void thread_tmp_13_i_cast_fu_1396_p1();
    void thread_tmp_14_fu_1305_p3();
    void thread_tmp_14_i1_fu_1857_p2();
    void thread_tmp_14_i_fu_1433_p2();
    void thread_tmp_15_fu_1318_p4();
    void thread_tmp_16_fu_1328_p1();
    void thread_tmp_16_i21_cast_fu_1853_p1();
    void thread_tmp_16_i_cast_fu_1429_p1();
    void thread_tmp_17_fu_1342_p4();
    void thread_tmp_18_fu_1351_p1();
    void thread_tmp_19_fu_1382_p4();
    void thread_tmp_1_i2_fu_1660_p2();
    void thread_tmp_1_i_fu_1290_p2();
    void thread_tmp_20_fu_1392_p1();
    void thread_tmp_21_fu_1415_p4();
    void thread_tmp_22_fu_1425_p1();
    void thread_tmp_23_fu_1640_p4();
    void thread_tmp_25_fu_1760_p1();
    void thread_tmp_27_fu_1777_p1();
    void thread_tmp_28_fu_1790_p3();
    void thread_tmp_29_fu_1704_p4();
    void thread_tmp_2_fu_1043_p2();
    void thread_tmp_2_i3_cast_fu_1763_p1();
    void thread_tmp_2_i_cast_fu_1524_p1();
    void thread_tmp_30_cast_fu_1650_p1();
    void thread_tmp_30_fu_1714_p1();
    void thread_tmp_31_fu_1798_p4();
    void thread_tmp_33_fu_1628_p2();
    void thread_tmp_34_cast_fu_1282_p1();
    void thread_tmp_34_fu_1808_p1();
    void thread_tmp_36_fu_1833_p1();
    void thread_tmp_37_s_fu_1246_p2();
    void thread_tmp_38_fu_1850_p1();
    void thread_tmp_3_i4_cast_fu_1773_p1();
    void thread_tmp_3_i4_fu_1767_p2();
    void thread_tmp_3_i_cast_fu_1534_p1();
    void thread_tmp_3_i_fu_1528_p2();
    void thread_tmp_4_i5_fu_1676_p2();
    void thread_tmp_4_i_fu_1295_p2();
    void thread_tmp_5_i6_cast_fu_1780_p1();
    void thread_tmp_5_i_cast_fu_1541_p1();
    void thread_tmp_6_i7_fu_1784_p2();
    void thread_tmp_6_i_fu_1545_p2();
    void thread_tmp_7_i8_fu_1692_p2();
    void thread_tmp_7_i_fu_1300_p2();
    void thread_tmp_8_i15_cast_fu_1823_p1();
    void thread_tmp_8_i1_fu_1816_p3();
    void thread_tmp_8_i_cast_fu_1367_p1();
    void thread_tmp_8_i_fu_1359_p3();
    void thread_tmp_9_i1_fu_1827_p2();
    void thread_tmp_9_i_fu_1371_p2();
    void thread_tmp_i1_20_fu_1728_p2();
    void thread_tmp_i1_fu_1654_p2();
    void thread_tmp_i_16_fu_1377_p2();
    void thread_tmp_i_fu_1285_p2();
    void thread_weightHO_addr_reg_2068();
    void thread_weightHO_address0();
    void thread_weightHO_ce0();
    void thread_weightHO_d0();
    void thread_weightHO_we0();
    void thread_weightIH_0_address0();
    void thread_weightIH_0_ce0();
    void thread_weightIH_0_d0();
    void thread_weightIH_0_we0();
    void thread_weightIH_10_address0();
    void thread_weightIH_10_ce0();
    void thread_weightIH_10_we0();
    void thread_weightIH_11_address0();
    void thread_weightIH_11_ce0();
    void thread_weightIH_11_we0();
    void thread_weightIH_12_address0();
    void thread_weightIH_12_ce0();
    void thread_weightIH_12_we0();
    void thread_weightIH_13_address0();
    void thread_weightIH_13_ce0();
    void thread_weightIH_13_we0();
    void thread_weightIH_1_address0();
    void thread_weightIH_1_ce0();
    void thread_weightIH_1_we0();
    void thread_weightIH_2_address0();
    void thread_weightIH_2_ce0();
    void thread_weightIH_2_we0();
    void thread_weightIH_3_address0();
    void thread_weightIH_3_ce0();
    void thread_weightIH_3_we0();
    void thread_weightIH_4_address0();
    void thread_weightIH_4_ce0();
    void thread_weightIH_4_we0();
    void thread_weightIH_5_address0();
    void thread_weightIH_5_ce0();
    void thread_weightIH_5_we0();
    void thread_weightIH_6_address0();
    void thread_weightIH_6_ce0();
    void thread_weightIH_6_we0();
    void thread_weightIH_7_address0();
    void thread_weightIH_7_ce0();
    void thread_weightIH_7_we0();
    void thread_weightIH_8_address0();
    void thread_weightIH_8_ce0();
    void thread_weightIH_8_we0();
    void thread_weightIH_9_address0();
    void thread_weightIH_9_ce0();
    void thread_weightIH_9_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
