#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 10 22:47:28 2024
# Process ID: 14168
# Current directory: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13108 C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.xpr
# Log file: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/vivado.log
# Journal file: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16867 MB
# Swap memory       :1186 MB
# Total Virtual     :18053 MB
# Available Virtual :7741 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-313] Project file moved from 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.555 ; gain = 475.203
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17424
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.781 ; gain = 415.750
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:168]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:178]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:184]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:187]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:35]
ERROR: [Synth 8-26] attribute 'event not implemented [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:37]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:33]
ERROR: [Synth 8-285] failed synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.707 ; gain = 524.676
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.707 ; gain = 524.676
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
export_ip_user_files -of_objects  [get_files C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync_button.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync_button.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close [ open C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd w ]
add_files C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\edgecntr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\sync.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\debouncer.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2131.707 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:200]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:216]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:232]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:241]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:251]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:257]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:35]
ERROR: [Synth 8-26] attribute 'event not implemented [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:37]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:33]
ERROR: [Synth 8-285] failed synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2171.414 ; gain = 39.707
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2171.414 ; gain = 39.707
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.414 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:200]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:216]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:232]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:241]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:251]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:257]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:35]
ERROR: [Synth 8-26] attribute 'event not implemented [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:37]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:33]
ERROR: [Synth 8-285] failed synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.188 ; gain = 7.773
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.188 ; gain = 7.773
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2179.188 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:200]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:216]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:232]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:241]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:251]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:257]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:35]
ERROR: [Synth 8-26] attribute 'event not implemented [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:37]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:33]
ERROR: [Synth 8-285] failed synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.188 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.188 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2184.539 ; gain = 5.352
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:200]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:216]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:232]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:241]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:251]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:257]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:35]
ERROR: [Synth 8-26] attribute 'event not implemented [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:37]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:33]
ERROR: [Synth 8-285] failed synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2184.539 ; gain = 5.352
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2184.539 ; gain = 5.352
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_M_AXI' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:128]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_M_AXI' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:128]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_M_AXIS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:160]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_M_AXIS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_S_AXI' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_S_AXI' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:270]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_NOC_S_AXIS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:302]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_NOC_S_AXIS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:302]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_AXIS128' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:322]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:322]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_AXIS32' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:342]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:342]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_AXIS64' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:362]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:362]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_M_EVENTS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:372]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:372]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_AXIS128' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:392]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:392]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_AXIS32' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:412]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:412]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_AXIS64' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:432]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:432]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_ML_PL_S_EVENTS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:442]
INFO: [Synth 8-9937] previous definition of design element 'AIE_ML_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:442]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXI' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:560]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXI' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:560]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXIS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:592]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXIS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:592]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXI' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:702]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXI' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:702]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXIS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:734]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXIS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:734]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS128' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:754]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:754]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS32' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:774]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:774]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS64' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:794]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:794]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_EVENTS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:804]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:804]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS128' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:824]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:824]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS32' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:844]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:844]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS64' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:864]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:864]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_EVENTS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:874]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:874]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_ADC' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:888]
INFO: [Synth 8-9937] previous definition of design element 'AMS_ADC' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:888]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_DAC' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:902]
INFO: [Synth 8-9937] previous definition of design element 'AMS_DAC' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:902]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:914]
INFO: [Synth 8-9937] previous definition of design element 'AND2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:914]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:926]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:926]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1L' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:939]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1L' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:939]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:950]
INFO: [Synth 8-9937] previous definition of design element 'AND2B2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:962]
INFO: [Synth 8-9937] previous definition of design element 'AND3' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:962]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:974]
INFO: [Synth 8-9937] previous definition of design element 'AND3B1' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:974]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:986]
INFO: [Synth 8-9937] previous definition of design element 'AND3B2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:986]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B3' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-9937] previous definition of design element 'AND3B3' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:998]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1011]
INFO: [Synth 8-9937] previous definition of design element 'AND4' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1011]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1024]
INFO: [Synth 8-9937] previous definition of design element 'AND4B1' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1024]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1037]
INFO: [Synth 8-9937] previous definition of design element 'AND4B2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1037]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B3' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1050]
INFO: [Synth 8-9937] previous definition of design element 'AND4B3' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1050]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B4' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1063]
INFO: [Synth 8-9937] previous definition of design element 'AND4B4' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1063]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1077]
INFO: [Synth 8-9937] previous definition of design element 'AND5' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1077]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1091]
INFO: [Synth 8-9937] previous definition of design element 'AND5B1' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1091]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1105]
INFO: [Synth 8-9937] previous definition of design element 'AND5B2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1105]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B3' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1119]
INFO: [Synth 8-9937] previous definition of design element 'AND5B3' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1119]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B4' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1133]
INFO: [Synth 8-9937] previous definition of design element 'AND5B4' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1133]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B5' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1147]
INFO: [Synth 8-9937] previous definition of design element 'AND5B5' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1147]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AUTOBUF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1158]
INFO: [Synth 8-9937] previous definition of design element 'AUTOBUF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1158]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BFR_MATMULX' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1595]
INFO: [Synth 8-9937] previous definition of design element 'BFR_MATMULX' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1595]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BIBUF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1605]
INFO: [Synth 8-9937] previous definition of design element 'BIBUF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1605]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BITSLICE_CONTROL' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1749]
INFO: [Synth 8-9937] previous definition of design element 'BITSLICE_CONTROL' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1749]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCANE2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1779]
INFO: [Synth 8-9937] previous definition of design element 'BSCANE2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1779]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1798]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1798]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3A' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1819]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3A' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1819]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN6' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1839]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN6' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1839]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX4' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1856]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX4' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1856]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX5' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1873]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX5' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1873]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX6' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1894]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX6' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1894]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1904]
INFO: [Synth 8-9937] previous definition of design element 'BUF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1904]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_LEAF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1919]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_LEAF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1919]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_ROW' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_ROW' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1934]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFDIV_LEAF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1948]
INFO: [Synth 8-9937] previous definition of design element 'BUFDIV_LEAF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1948]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1958]
INFO: [Synth 8-9937] previous definition of design element 'BUFG' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1958]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1975]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1975]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1988]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_1' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1988]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_DIV' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2010]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_DIV' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2010]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCTRL' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2049]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCTRL' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2049]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2064]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2064]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2077]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_1' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2077]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2091]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_CTRL' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2091]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_VIRTEX4' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2105]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_VIRTEX4' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2105]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGP' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2115]
INFO: [Synth 8-9937] previous definition of design element 'BUFGP' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2115]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_FABRIC' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2125]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_FABRIC' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2125]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2147]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2147]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT_SYNC' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2163]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT_SYNC' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2163]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_HM' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2174]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_HM' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2174]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_LB' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2184]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_LB' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2184]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_PS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2196]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_PS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2196]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFH' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2206]
INFO: [Synth 8-9937] previous definition of design element 'BUFH' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2206]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFHCE' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2221]
INFO: [Synth 8-9937] previous definition of design element 'BUFHCE' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2221]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIO' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2231]
INFO: [Synth 8-9937] previous definition of design element 'BUFIO' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2231]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIO2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2249]
INFO: [Synth 8-9937] previous definition of design element 'BUFIO2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2249]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIODQS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2262]
INFO: [Synth 8-9937] previous definition of design element 'BUFIODQS' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFMR' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2272]
INFO: [Synth 8-9937] previous definition of design element 'BUFMR' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2272]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFMRCE' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2287]
INFO: [Synth 8-9937] previous definition of design element 'BUFMRCE' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2287]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFR' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2303]
INFO: [Synth 8-9937] previous definition of design element 'BUFR' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2303]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTUREE2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2314]
INFO: [Synth 8-9937] previous definition of design element 'CAPTUREE2' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2314]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_SPARTAN3' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2324]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_SPARTAN3' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2324]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_SPARTAN3A' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2334]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_SPARTAN3A' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2334]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX4' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2344]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX4' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2344]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX5' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2354]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX5' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2354]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX6' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2364]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX6' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2364]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CARRY4' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2382]
INFO: [Synth 8-9937] previous definition of design element 'CARRY4' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2382]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CARRY8' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2401]
INFO: [Synth 8-9937] previous definition of design element 'CARRY8' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2401]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CFGLUT5' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2431]
INFO: [Synth 8-9937] previous definition of design element 'CFGLUT5' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2431]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLL' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2461]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLL' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2461]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLLE' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2493]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLLE' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2493]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLLHF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2517]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLLHF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2517]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_CLE_FF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2531]
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_CLE_FF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2531]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_CLE_IMR' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2545]
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_CLE_IMR' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2545]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_IRI_FF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2558]
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_IRI_FF' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2558]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_IRI_IMR' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2573]
INFO: [Common 17-14] Message 'Synth 8-9873' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_IRI_IMR' is here [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2573]
INFO: [Common 17-14] Message 'Synth 8-9937' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2247.242 ; gain = 52.422
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:193]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:200]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:209]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:216]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:225]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:232]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:241]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:251]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:257]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:16]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:35]
ERROR: [Synth 8-26] attribute 'event not implemented [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:37]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:33]
ERROR: [Synth 8-285] failed synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2320.656 ; gain = 125.836
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 7 Warnings, 100 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2320.656 ; gain = 125.836
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2320.656 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:203]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:219]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:235]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:244]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:254]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:36]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
WARNING: [Synth 8-614] signal 'sec_lista' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:52]
WARNING: [Synth 8-614] signal 'indice' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Controlador_de_Sec' (7#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Decod_Leds_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:6' bound to instance 'inst_Decod_Leds_Sec' of component 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decod_Leds_Sec' (8#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
INFO: [Synth 8-3491] module 'decodificador_display' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:5' bound to instance 'inst_decodificador_display' of component 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:296]
INFO: [Synth 8-638] synthesizing module 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decodificador_display' (9#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:5' bound to instance 'inst_temporizador' of component 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:309]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (10#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'DivisorReloj' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:36' bound to instance 'inst_DivisorReloj' of component 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:320]
INFO: [Synth 8-638] synthesizing module 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
ERROR: [Synth 8-11323] initialization value '0' out of range [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.656 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 9 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.656 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\DivisorReloj.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\DivisorReloj.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\Controlador_de_Sec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2320.656 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:203]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:219]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:235]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:244]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:254]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:36]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
WARNING: [Synth 8-614] signal 'sec_lista' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:52]
WARNING: [Synth 8-614] signal 'indice' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Controlador_de_Sec' (7#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Decod_Leds_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:6' bound to instance 'inst_Decod_Leds_Sec' of component 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decod_Leds_Sec' (8#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
INFO: [Synth 8-3491] module 'decodificador_display' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:5' bound to instance 'inst_decodificador_display' of component 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:296]
INFO: [Synth 8-638] synthesizing module 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decodificador_display' (9#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:5' bound to instance 'inst_temporizador' of component 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:309]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (10#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'DivisorReloj' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:36' bound to instance 'inst_DivisorReloj' of component 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:320]
INFO: [Synth 8-638] synthesizing module 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DivisorReloj' (11#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
INFO: [Synth 8-3491] module 'controlador_nivel' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:4' bound to instance 'inst_controlador_nivel' of component 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:328]
INFO: [Synth 8-638] synthesizing module 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controlador_nivel' (12#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TOP' (13#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.656 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 10 23:42:36 2024
| Host         : MSI running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-7  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 1            | 0        |
| INFER-1   | WARNING  | 19           | 0        |
| INFER-4   | WARNING  | 15           | 0        |
| RESET-1   | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for flag_boton_reg. 
RTL Name 'flag_boton_reg', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 73.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for i_reg. 
RTL Name 'i_reg', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 63.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[0]. 
RTL Name 'sec_actual_reg[0]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[10]. 
RTL Name 'sec_actual_reg[10]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[11]. 
RTL Name 'sec_actual_reg[11]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[12]. 
RTL Name 'sec_actual_reg[12]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[13]. 
RTL Name 'sec_actual_reg[13]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[14]. 
RTL Name 'sec_actual_reg[14]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[1]. 
RTL Name 'sec_actual_reg[1]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[2]. 
RTL Name 'sec_actual_reg[2]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[3]. 
RTL Name 'sec_actual_reg[3]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[4]. 
RTL Name 'sec_actual_reg[4]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[5]. 
RTL Name 'sec_actual_reg[5]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[6]. 
RTL Name 'sec_actual_reg[6]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[7]. 
RTL Name 'sec_actual_reg[7]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[8]. 
RTL Name 'sec_actual_reg[8]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[9]. 
RTL Name 'sec_actual_reg[9]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[0]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[10]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[11]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[12]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[13]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[14]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[1]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[2]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[3]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[4]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[5]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[6]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[7]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[8]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[9]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for fin_detectado_reg. 
RTL Name 'fin_detectado_reg', Hierarchy 'Controlador_de_Sec', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd', Line 55.
WARNING: [Synth 37-73] [RESET-1]Always/Process block has multiple asynchronous resets specified. AMD FPGA recommends only one asynchronous preset/clear for each register for best area and QoR.
Hierarchy 'Controlador_de_Sec', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd', Line 50.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'sec_lista'.
RTL Name 'sec_lista', Hierarchy 'GenSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd', Line 13.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_lista_reg. 
RTL Name 'sec_lista_reg', Hierarchy 'GenSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd', Line 46.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'CLK' are not read. First unread bit index is 0. 
RTL Name 'CLK', Hierarchy 'decodificador_display', File 'decod_display.vhd', Line 8.
INFO: [Synth 37-85] Total of 37 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.656 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.656 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2522.176 ; gain = 115.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:203]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:219]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:235]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:244]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:254]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:36]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
WARNING: [Synth 8-614] signal 'sec_lista' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:52]
WARNING: [Synth 8-614] signal 'indice' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Controlador_de_Sec' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Decod_Leds_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:6' bound to instance 'inst_Decod_Leds_Sec' of component 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decod_Leds_Sec' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
INFO: [Synth 8-3491] module 'decodificador_display' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:5' bound to instance 'inst_decodificador_display' of component 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:296]
INFO: [Synth 8-638] synthesizing module 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decodificador_display' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:5' bound to instance 'inst_temporizador' of component 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:309]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'DivisorReloj' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:36' bound to instance 'inst_DivisorReloj' of component 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:320]
INFO: [Synth 8-638] synthesizing module 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DivisorReloj' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
INFO: [Synth 8-3491] module 'controlador_nivel' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:4' bound to instance 'inst_controlador_nivel' of component 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:328]
INFO: [Synth 8-638] synthesizing module 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controlador_nivel' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TOP' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.719 ; gain = 191.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.562 ; gain = 209.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.562 ; gain = 209.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2615.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2777.254 ; gain = 371.066
57 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2777.254 ; gain = 456.598
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Dec 10 23:43:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Dec 10 23:44:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2809.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2809.914 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3098.703 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3098.703 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3098.703 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.703 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3098.703 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3098.703 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3098.703 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.199 ; gain = 366.285
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3665.152 ; gain = 53.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:203]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:219]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:235]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:244]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:254]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
WARNING: [Synth 8-614] signal 's_enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:17]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:36]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
WARNING: [Synth 8-614] signal 'sec_lista' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:52]
WARNING: [Synth 8-614] signal 'indice' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Controlador_de_Sec' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Decod_Leds_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:6' bound to instance 'inst_Decod_Leds_Sec' of component 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decod_Leds_Sec' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
INFO: [Synth 8-3491] module 'decodificador_display' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:5' bound to instance 'inst_decodificador_display' of component 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:296]
INFO: [Synth 8-638] synthesizing module 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decodificador_display' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:5' bound to instance 'inst_temporizador' of component 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:309]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'DivisorReloj' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:36' bound to instance 'inst_DivisorReloj' of component 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:320]
INFO: [Synth 8-638] synthesizing module 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DivisorReloj' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
INFO: [Synth 8-3491] module 'controlador_nivel' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:4' bound to instance 'inst_controlador_nivel' of component 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:328]
INFO: [Synth 8-638] synthesizing module 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controlador_nivel' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TOP' (0#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.152 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.152 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.152 ; gain = 53.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3665.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3665.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3665.152 ; gain = 53.496
55 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3665.152 ; gain = 53.496
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\project\project_1.srcs\sources_1\imports\src\GenSecuencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\GenSecuencia_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\olsso\Documents\Universidad\4.1\Sistemas_Electronicos_Digitales\ProyectoVHDLCarRechDan\src\TOP.vhd:]
close_design
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3665.152 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:203]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:219]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:235]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:244]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:254]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:80]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:36]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
WARNING: [Synth 8-614] signal 'sec_lista' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:52]
WARNING: [Synth 8-614] signal 'indice' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Controlador_de_Sec' (7#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Decod_Leds_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:6' bound to instance 'inst_Decod_Leds_Sec' of component 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decod_Leds_Sec' (8#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
INFO: [Synth 8-3491] module 'decodificador_display' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:5' bound to instance 'inst_decodificador_display' of component 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:296]
INFO: [Synth 8-638] synthesizing module 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decodificador_display' (9#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:5' bound to instance 'inst_temporizador' of component 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:309]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (10#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'DivisorReloj' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:36' bound to instance 'inst_DivisorReloj' of component 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:320]
INFO: [Synth 8-638] synthesizing module 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DivisorReloj' (11#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
INFO: [Synth 8-3491] module 'controlador_nivel' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:4' bound to instance 'inst_controlador_nivel' of component 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:328]
INFO: [Synth 8-638] synthesizing module 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controlador_nivel' (12#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TOP' (13#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.152 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 00:02:47 2024
| Host         : MSI running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
| ASSIGN-12 | WARNING  | 1            | 0        |
| INFER-1   | WARNING  | 18           | 0        |
| INFER-4   | WARNING  | 15           | 0        |
| RESET-1   | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for flag_boton_reg. 
RTL Name 'flag_boton_reg', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 73.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for i_reg. 
RTL Name 'i_reg', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 63.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[0]. 
RTL Name 'sec_actual_reg[0]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[10]. 
RTL Name 'sec_actual_reg[10]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[11]. 
RTL Name 'sec_actual_reg[11]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[12]. 
RTL Name 'sec_actual_reg[12]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[13]. 
RTL Name 'sec_actual_reg[13]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[14]. 
RTL Name 'sec_actual_reg[14]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[1]. 
RTL Name 'sec_actual_reg[1]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[2]. 
RTL Name 'sec_actual_reg[2]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[3]. 
RTL Name 'sec_actual_reg[3]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[4]. 
RTL Name 'sec_actual_reg[4]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[5]. 
RTL Name 'sec_actual_reg[5]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[6]. 
RTL Name 'sec_actual_reg[6]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[7]. 
RTL Name 'sec_actual_reg[7]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[8]. 
RTL Name 'sec_actual_reg[8]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[9]. 
RTL Name 'sec_actual_reg[9]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[0]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[10]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[11]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[12]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[13]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[14]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[1]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[2]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[3]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[4]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[5]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[6]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[7]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[8]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[9]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for fin_detectado_reg. 
RTL Name 'fin_detectado_reg', Hierarchy 'Controlador_de_Sec', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd', Line 55.
WARNING: [Synth 37-73] [RESET-1]Always/Process block has multiple asynchronous resets specified. AMD FPGA recommends only one asynchronous preset/clear for each register for best area and QoR.
Hierarchy 'Controlador_de_Sec', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd', Line 50.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'inst_GenSecuencia', port name is 'CLK'. 
Hierarchy 'TOP', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd', Line 263.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'CLK' are not read. First unread bit index is 0. 
RTL Name 'CLK', Hierarchy 'decodificador_display', File 'decod_display.vhd', Line 8.
INFO: [Synth 37-85] Total of 36 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.152 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.152 ; gain = 0.000
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3665.152 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:12]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'botones_sync' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:196]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/sync.vhd:4' bound to instance 'inst_sync_accion' of component 'sync' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:203]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'botones_deb' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/debouncer.vhd:5' bound to instance 'inst_deb_accion' of component 'Debouncer' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:219]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'botones_edge' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:228]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/edgecntr.vhd:4' bound to instance 'inst_edge_accion' of component 'EDGEDTCTR' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:235]
INFO: [Synth 8-3491] module 'CompSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:35' bound to instance 'inst_CompSecuencia' of component 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:244]
INFO: [Synth 8-638] synthesizing module 'CompSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
WARNING: [Synth 8-614] signal 'sec_actual' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
WARNING: [Synth 8-614] signal 'flag_boton' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CompSecuencia' (4#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd:48]
INFO: [Synth 8-3491] module 'CodBotones' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:35' bound to instance 'inst_CodBotones' of component 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:254]
INFO: [Synth 8-638] synthesizing module 'CodBotones' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CodBotones' (5#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CodBotones.vhd:47]
WARNING: [Synth 8-7043] port width mismatch for port 'boton_pulsado': port width = 3, actual width = 32 (integer) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:260]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:80]
INFO: [Synth 8-3491] module 'GenSecuencia' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:5' bound to instance 'inst_GenSecuencia' of component 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'GenSecuencia' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'GenSecuencia' (6#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd:18]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Controlador_de_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:5' bound to instance 'inst_Controlador_de_Sec' of component 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:272]
INFO: [Synth 8-638] synthesizing module 'Controlador_de_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter TAMSEC bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:36]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
WARNING: [Synth 8-614] signal 'sec_lista' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:52]
WARNING: [Synth 8-614] signal 'indice' is read in the process but is not in the sensitivity list [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Controlador_de_Sec' (7#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd:19]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Decod_Leds_Sec' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:6' bound to instance 'inst_Decod_Leds_Sec' of component 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Decod_Leds_Sec' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
	Parameter NLEDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Decod_Leds_Sec' (8#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd:16]
INFO: [Synth 8-3491] module 'decodificador_display' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:5' bound to instance 'inst_decodificador_display' of component 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:296]
INFO: [Synth 8-638] synthesizing module 'decodificador_display' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decodificador_display' (9#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/decod_display.vhd:13]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:5' bound to instance 'inst_temporizador' of component 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:309]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter CLK_FREQ bound to: 1000000 - type: integer 
	Parameter TIEMPO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (10#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/temporizador.vhd:18]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'DivisorReloj' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:36' bound to instance 'inst_DivisorReloj' of component 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:320]
INFO: [Synth 8-638] synthesizing module 'DivisorReloj' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
	Parameter FREC_SALIDA bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DivisorReloj' (11#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd:49]
INFO: [Synth 8-3491] module 'controlador_nivel' declared at 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:4' bound to instance 'inst_controlador_nivel' of component 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:328]
INFO: [Synth 8-638] synthesizing module 'controlador_nivel' [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controlador_nivel' (12#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TOP' (13#1) [C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3665.152 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 00:03:18 2024
| Host         : MSI running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
| ASSIGN-12 | WARNING  | 1            | 0        |
| INFER-1   | WARNING  | 18           | 0        |
| INFER-4   | WARNING  | 15           | 0        |
| RESET-1   | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for flag_boton_reg. 
RTL Name 'flag_boton_reg', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 73.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for i_reg. 
RTL Name 'i_reg', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 63.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[0]. 
RTL Name 'sec_actual_reg[0]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[10]. 
RTL Name 'sec_actual_reg[10]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[11]. 
RTL Name 'sec_actual_reg[11]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[12]. 
RTL Name 'sec_actual_reg[12]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[13]. 
RTL Name 'sec_actual_reg[13]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[14]. 
RTL Name 'sec_actual_reg[14]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[1]. 
RTL Name 'sec_actual_reg[1]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[2]. 
RTL Name 'sec_actual_reg[2]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[3]. 
RTL Name 'sec_actual_reg[3]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[4]. 
RTL Name 'sec_actual_reg[4]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[5]. 
RTL Name 'sec_actual_reg[5]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[6]. 
RTL Name 'sec_actual_reg[6]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[7]. 
RTL Name 'sec_actual_reg[7]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[8]. 
RTL Name 'sec_actual_reg[8]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sec_actual_reg[9]. 
RTL Name 'sec_actual_reg[9]', Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 62.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[0]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[10]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[11]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[12]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[13]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[14]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[1]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[2]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[3]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[4]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[5]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[6]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[7]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[8]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-113] [INFER-4]Combination loop detected on 'sec_actual[9]' at '0' bit. 
Hierarchy 'CompSecuencia', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd', Line 51.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for fin_detectado_reg. 
RTL Name 'fin_detectado_reg', Hierarchy 'Controlador_de_Sec', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd', Line 55.
WARNING: [Synth 37-73] [RESET-1]Always/Process block has multiple asynchronous resets specified. AMD FPGA recommends only one asynchronous preset/clear for each register for best area and QoR.
Hierarchy 'Controlador_de_Sec', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd', Line 50.
WARNING: [Synth 37-135] [ASSIGN-12]Unconnected input ports found on instance 'inst_GenSecuencia', port name is 'CLK'. 
Hierarchy 'TOP', File 'C:/Users/olsso/Documents/Universidad/4.1/Sistemas_Electronicos_Digitales/ProyectoVHDLCarRechDan/src/TOP.vhd', Line 263.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'CLK' are not read. First unread bit index is 0. 
RTL Name 'CLK', Hierarchy 'decodificador_display', File 'decod_display.vhd', Line 8.
INFO: [Synth 37-85] Total of 36 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3665.152 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3665.152 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 00:03:51 2024...
