// Seed: 3434660793
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3
);
  integer id_5;
  ;
  wire id_6, id_7, id_8, id_9, id_10;
  assign id_5[-1'b0] = id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wire id_10,
    inout wire id_11,
    input wor id_12,
    input wand id_13,
    input supply0 id_14,
    output wand id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5
  );
  logic id_18;
  ;
endmodule
