// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -triple riscv64 -target-feature +experimental-p -emit-llvm %s -o - \
// RUN:     -disable-O0-optnone | opt -S -passes=mem2reg \
// RUN:     | FileCheck %s  -check-prefix=RV64P

#include <riscv_simd.h>

// RV64P-LABEL: @pslli_b(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pslli.b.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pslli_b(uint64_t rs1, int64_t rs2) {
  return __riscv_pslli_b(rs1, 1);
}

// RV64P-LABEL: @pslli_h(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pslli.h.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pslli_h(uint64_t rs1, int64_t rs2) {
  return __riscv_pslli_h(rs1, 1);
}

// RV64P-LABEL: @pslli_w(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pslli.w.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pslli_w(uint64_t rs1, int64_t rs2) {
  return __riscv_pslli_w(rs1, 1);
}
