{"vcs1":{"timestamp_begin":1728759070.665117222, "rt":2.49, "ut":0.62, "st":0.32}}
{"vcselab":{"timestamp_begin":1728759073.245988121, "rt":1.14, "ut":0.30, "st":0.24}}
{"link":{"timestamp_begin":1728759074.469711456, "rt":0.39, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728759070.042568528}
{"VCS_COMP_START_TIME": 1728759070.042568528}
{"VCS_COMP_END_TIME": 1728759167.061251849}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332600}}
{"stitch_vcselab": {"peak_mem": 231560}}
