---

# ğŸ§º Washing Machine Controller â€“ VHDL FSM Project

## ğŸ“Œ Project Overview

This project implements a **Finite State Machine (FSM) based Washing Machine Controller** using **VHDL**.

The design simulates a programmable washing machine system that controls washing, rinsing, and spinning cycles.
It is developed using **Intel Quartus Prime** and tested via simulation.

The controller interacts with:

* User program selection input
* Start / Reset signals
* Clock division module
* Seven-segment display driver

---

## ğŸ¯ Project Objectives

* Design a **Finite State Machine (FSM)** in VHDL
* Implement modular hardware components
* Display system states on a seven-segment display
* Simulate washing machine cycle transitions
* Apply synchronous digital system design principles

---

## ğŸ—ï¸ System Architecture

The project consists of multiple VHDL modules:

### 1ï¸âƒ£ `WashingMachineController.vhd`

Main FSM controller:

* Controls washing cycle states
* Handles user program selection
* Manages state transitions

---

### 2ï¸âƒ£ `Clk_Divider.vhd`

Clock divider module:

* Reduces system clock frequency
* Generates slower clock for timing control

---

### 3ï¸âƒ£ `seven_seg_decoder.vhd`

Seven-segment decoder:

* Converts binary input into segment signals
* Displays numbers and characters

---

### 4ï¸âƒ£ `seven_seg_decoder_tb.vhd`

Testbench for decoder:

* Verifies correct segment outputs
* Used for simulation validation

---

### 5ï¸âƒ£ `showword.vhd`

Display control module:

* Drives seven-segment display output
* Manages displayed words based on state

---

## âš™ï¸ Inputs & Outputs

### Inputs:

* `clk` â€“ System clock
* `reset` â€“ System reset
* `start` â€“ Start washing cycle
* `userProg` â€“ 5-bit program selector

### Outputs:

* `sevseg_data` â€“ 7-segment display segments
* `sevseg_driver` â€“ Display enable lines
* `state` â€“ Current FSM state

---

## ğŸ”„ FSM Operation

The controller transitions between states such as:

1. Idle
2. Washing
3. Rinsing
4. Spinning

State transitions depend on:

* Start signal
* Reset signal
* Program selection
* Cycle completion timing

---

## ğŸ› ï¸ Tools Used

* VHDL
* Intel Quartus Prime
* ModelSim / NativeLink Simulation
* FPGA Digital Design Principles

---

## ğŸ“‚ Project Structure

```
FinalProject/
â”‚
â”œâ”€â”€ Clk_Divider.vhd
â”œâ”€â”€ seven_seg_decoder.vhd
â”œâ”€â”€ seven_seg_decoder_tb.vhd
â”œâ”€â”€ showword.vhd
â”œâ”€â”€ WashingMachineController.vhd
â”œâ”€â”€ VHDL_FINALPROJECT.qpf
â”œâ”€â”€ VHDL_FINALPROJECT.qsf
â”œâ”€â”€ simulation/
â””â”€â”€ README.md
```

---

## â–¶ï¸ How to Run

1. Open **Quartus Prime**
2. Open `VHDL_FINALPROJECT.qpf`
3. Compile the project
4. Run simulation using ModelSim / NativeLink
5. Observe FSM state transitions and display outputs

---

## ğŸ“š Academic Context

This project was developed as part of a **Digital Systems / VHDL Design course**.

It demonstrates:

* FSM modeling
* Modular VHDL design
* Hardware abstraction
* Synchronous digital design

---

## ğŸ‘¨â€ğŸ’» Author

**Eng. Samer Alaa Abu Zaina**
Embedded Systems & Digital Design

---
