Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Feb  8 11:14:44 2022
| Host         : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command      : report_design_analysis -file ./report/main_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
| Design State : Synthesized
--------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                 Path #1                                                                                |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                 |
| Path Delay                | 4.127                                                                                                                                                                  |
| Logic Delay               | 1.026(25%)                                                                                                                                                             |
| Net Delay                 | 3.101(75%)                                                                                                                                                             |
| Clock Skew                | 0.000                                                                                                                                                                  |
| Slack                     | 5.658                                                                                                                                                                  |
| Clock Uncertainty         | 0.035                                                                                                                                                                  |
| Clock Relationship        | Safely Timed                                                                                                                                                           |
| Clock Delay Group         | Same Clock                                                                                                                                                             |
| Logic Levels              | 16                                                                                                                                                                     |
| Routes                    | NA                                                                                                                                                                     |
| Logical Path              | FDRE/C-(4)-LUT6-(1)-CARRY8-CARRY8-LUT2-(1)-LUT6-(51)-LUT3-(4)-LUT6-(20)-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(33)-LUT2-(122)-LUT6-(64)-RAMD32/WE |
| Start Point Clock         | ap_clk                                                                                                                                                                 |
| End Point Clock           | ap_clk                                                                                                                                                                 |
| DSP Block                 | None                                                                                                                                                                   |
| BRAM                      | None                                                                                                                                                                   |
| URAM INPUT                | None                                                                                                                                                                   |
| URAM OUTPUT               | None                                                                                                                                                                   |
| IO Crossings              | 0                                                                                                                                                                      |
| SLR Crossings             | 0                                                                                                                                                                      |
| PBlocks                   | 0                                                                                                                                                                      |
| High Fanout               | 122                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                      |
| Mark Debug                | 0                                                                                                                                                                      |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                 |
| End Point Pin Primitive   | RAMD32/WE                                                                                                                                                              |
| Start Point Pin           | din0_buf1_reg[3]/C                                                                                                                                                     |
| End Point Pin             | DP/WE                                                                                                                                                                  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2770, 746)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+
| End Point Clock | Requirement | 12 |  15 |  16 | 17 |
+-----------------+-------------+----+-----+-----+----+
| ap_clk          | 10.000ns    | 40 | 800 | 128 | 32 |
+-----------------+-------------+----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


