/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [45:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { in_data[133:126], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_3z = in_data[16:14];
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 46'h000000000000;
    else if (clkin_data[0]) celloutsig_1_3z = { in_data[171:170], _00_, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, _00_, _00_, _00_ };
  assign celloutsig_0_0z = ~((in_data[5] & in_data[25]) | (in_data[36] & in_data[20]));
  assign celloutsig_1_7z = ~((celloutsig_1_4z & _00_[7]) | (celloutsig_1_1z & celloutsig_1_4z));
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_4z) | (in_data[169] & celloutsig_1_7z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[55]) | (celloutsig_0_0z & in_data[89]));
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_8z) | (celloutsig_1_1z & celloutsig_1_5z));
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_3z[38]) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_18z = ~((celloutsig_1_7z & celloutsig_1_11z) | (celloutsig_1_5z & celloutsig_1_0z));
  assign celloutsig_1_19z = ~((_00_[7] & celloutsig_1_0z) | (celloutsig_1_9z & celloutsig_1_7z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & in_data[63]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z & in_data[62]) | (celloutsig_0_3z[0] & celloutsig_0_0z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z[1] & in_data[60]) | (celloutsig_0_4z & celloutsig_0_2z));
  assign celloutsig_0_1z = ~((in_data[7] & in_data[45]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_12z & celloutsig_0_4z) | (in_data[70] & celloutsig_0_0z));
  assign celloutsig_1_0z = ~((in_data[123] & in_data[116]) | (in_data[188] & in_data[164]));
  assign celloutsig_1_1z = ~((in_data[108] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z[43] & in_data[174]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z & _00_[5]) | (celloutsig_1_3z[21] & celloutsig_1_1z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
