INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:54:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 init25/fullReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer14/dataReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.646ns (15.004%)  route 3.660ns (84.996%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2052, unset)         0.508     0.508    init25/clk
    SLICE_X25Y82         FDSE                                         r  init25/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDSE (Prop_fdse_C_Q)         0.216     0.724 r  init25/fullReg_reg/Q
                         net (fo=4, routed)           0.515     1.239    fork27/generateBlocks[0].regblock/fullReg
    SLICE_X25Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.282 f  fork27/generateBlocks[0].regblock/fullReg_i_2__18/O
                         net (fo=12, routed)          0.328     1.609    init27/Head[0]_i_6
    SLICE_X24Y85         LUT6 (Prop_lut6_I2_O)        0.043     1.652 f  init27/transmitValue_i_7__8/O
                         net (fo=3, routed)           0.409     2.061    init0/control/transmitValue_reg_73
    SLICE_X26Y81         LUT6 (Prop_lut6_I4_O)        0.043     2.104 r  init0/control/transmitValue_i_2__52/O
                         net (fo=8, routed)           0.378     2.482    buffer22/control/transmitValue_i_3__30_0
    SLICE_X26Y77         LUT6 (Prop_lut6_I1_O)        0.043     2.525 r  buffer22/control/transmitValue_i_9__4/O
                         net (fo=1, routed)           0.227     2.752    buffer22/control/transmitValue_i_9__4_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.043     2.795 r  buffer22/control/transmitValue_i_3__30/O
                         net (fo=3, routed)           0.168     2.963    buffer10/fullReg_reg_2
    SLICE_X29Y78         LUT3 (Prop_lut3_I2_O)        0.043     3.006 f  buffer10/Head[1]_i_2__3/O
                         net (fo=12, routed)          0.430     3.435    fork6/control/generateBlocks[8].regblock/buffer52_outs_ready
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.043     3.478 r  fork6/control/generateBlocks[8].regblock/transmitValue_i_11/O
                         net (fo=1, routed)           0.414     3.893    fork6/control/generateBlocks[5].regblock/transmitValue_reg_5
    SLICE_X31Y85         LUT6 (Prop_lut6_I4_O)        0.043     3.936 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_2__16/O
                         net (fo=2, routed)           0.213     4.149    fork6/control/generateBlocks[5].regblock/transmitValue_i_2__16_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I0_O)        0.043     4.192 f  fork6/control/generateBlocks[5].regblock/fullReg_i_3__16/O
                         net (fo=30, routed)          0.305     4.497    buffer12/control/cmpi0_result_ready
    SLICE_X33Y84         LUT6 (Prop_lut6_I1_O)        0.043     4.540 r  buffer12/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.274     4.814    buffer14/E[0]
    SLICE_X34Y84         FDRE                                         r  buffer14/dataReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2052, unset)         0.483     3.683    buffer14/clk
    SLICE_X34Y84         FDRE                                         r  buffer14/dataReg_reg[25]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X34Y84         FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer14/dataReg_reg[25]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 -1.360    




