[
    {
        "BriefDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. DTLB linear (HW or SW) prefetch accesses.",
        "Counter": "0,1,2,3",
        "EventCode": "0x14",
        "EventName": "DTLB_HWPF_MISSES.IA_EPT_WALKS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "First level TLB miss but second level hit; no page walk. Account for all pages sizes (4K/2M/4M/1G). DTLB prefetch accesses.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x14",
        "EventName": "DTLB_HWPF_MISSES.STLB_HIT",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "TBD",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x14",
        "EventName": "DTLB_HWPF_MISSES.WALK_COMPLETED",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0xe"
    },
    {
        "BriefDescription": "Page Walk Successfully Completed - 1G",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x14",
        "EventName": "DTLB_HWPF_MISSES.WALK_COMPLETED_1GB",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Page Walk Successfully Completed - 2M/4M",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x14",
        "EventName": "DTLB_HWPF_MISSES.WALK_COMPLETED_2M_4M",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Page Walk Successfully Completed - 4K",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x14",
        "EventName": "DTLB_HWPF_MISSES.WALK_COMPLETED_4K",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Number of page walks outstanding for HW Prefetch (NPP) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk) accounting for both IA and EPT walks.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x14",
        "EventName": "DTLB_HWPF_MISSES.WALK_PENDING",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT is enabled + original IA32 walk. DTLB demand load accesses.",
        "Counter": "0,1,2,3",
        "EventCode": "0x12",
        "EventName": "DTLB_LOAD_MISSES.IA_EPT_WALKS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts EPT (Extended Page Table) walks of any page size (4K/2M/4M/1G) caused by a demand data loads. This implies it missed in the DTLB and further levels of TLB, but the walk need not have completed.",
        "SampleAfterValue": "1000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "DTLB demand load misses with low part of linear-to-physical address translation missed",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x12",
        "EventName": "DTLB_LOAD_MISSES.PDE_CACHE_MISS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of DTLB load misses with the low part of the linear-to-physical address translation missed. Counting covers only STLB misses.",
        "SampleAfterValue": "100003",
        "UMask": "0x80"
    },
    {
        "BriefDescription": "Page walks completed due to a demand data load to a 1G page.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x12",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks  (1G sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x12",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks  (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Page walks completed due to a demand data load to a 4K page.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x12",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks  (4K sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. DTLB store accesses.",
        "Counter": "0,1,2,3",
        "EventCode": "0x13",
        "EventName": "DTLB_STORE_MISSES.IA_EPT_WALKS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts EPT (Extended Page Table) walks of any page size (4K/2M/4M/1G) caused by a demand data stores. This implies it missed in the DTLB and further levels of TLB, but the walk need not have completed.",
        "SampleAfterValue": "1000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Page walks completed due to a demand data store to a 1G page.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x13",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks  (1G sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x13",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks  (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Page walks completed due to a demand data store to a 4K page.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x13",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks  (4K sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts Extended Page Directory Entry hits.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x10",
        "EventName": "EPT.EPDE_HIT",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Extended Page Directory Entry misses.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x10",
        "EventName": "EPT.EPDE_MISS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts Extended Page Directory Pointer Entry hits.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x10",
        "EventName": "EPT.EPDPE_HIT",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Counts Extended Page Directory Pointer Entry misses.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x10",
        "EventName": "EPT.EPDPE_MISS",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x8"
    },
    {
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x10",
        "EventName": "EPT.HLAT_RESTART",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "1000003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Cycles when a page walker is handling an EPT (Extended Page Table) walk for any request type.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "CounterMask": "1",
        "EventCode": "0x10",
        "EventName": "EPT.WALK_ACTIVE",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with an EPT (Extended Page Table) walk for any request type.",
        "SampleAfterValue": "100003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a EPT (Extended Page Table) walk for any request type.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x10",
        "EventName": "EPT.WALK_PENDING",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts cycles for each PMH (Page Miss Handler) that is busy with an EPT (Extended Page Table) walk for any request type.",
        "SampleAfterValue": "2000003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x81",
        "EventName": "ITLB.ITLB_FLUSH",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).",
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Misses at all ITLB levels that cause page walks",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x11",
        "EventName": "ITLB_MISSES.IA_EPT_WALKS",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts EPT (Extended Page Table) walks any page size (4K/2M/4M/1G) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB, but the walk need not have completed.",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x11",
        "EventName": "ITLB_MISSES.STLB_HIT",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts instruction fetch requests that miss the ITLB (Instruction TLB) and hit the STLB (Second-level TLB).",
        "SampleAfterValue": "100003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "CounterMask": "1",
        "EventCode": "0x11",
        "EventName": "ITLB_MISSES.WALK_ACTIVE",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a code (instruction fetch) request.",
        "SampleAfterValue": "100003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x11",
        "EventName": "ITLB_MISSES.WALK_COMPLETED",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0xe"
    },
    {
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (1G)",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x11",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks (1G page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x11",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x11",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Number of DTLB page walker hits in the L1+FB",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.DTLB_L1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x11"
    },
    {
        "BriefDescription": "Number of DTLB page walker hits in the L2",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.DTLB_L2",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x12"
    },
    {
        "BriefDescription": "Number of DTLB page walker hits in the L3 + XSNP",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.DTLB_L3",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x14"
    },
    {
        "BriefDescription": "Number of DTLB page walker hits in Memory",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.DTLB_MEMORY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x18"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L1 and FB.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x41"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L2.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L2",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x42"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L3.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L3",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x44"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in memory.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_DTLB_MEMORY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x48"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L1 and FB.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x81"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L2",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x82"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L3",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x84"
    },
    {
        "BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in memory.",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.EPT_ITLB_MEMORY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x88"
    },
    {
        "BriefDescription": "Number of ITLB page walker hits in the L1+FB",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.ITLB_L1",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x21"
    },
    {
        "BriefDescription": "Number of ITLB page walker hits in the L2",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.ITLB_L2",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x22"
    },
    {
        "BriefDescription": "Number of ITLB page walker hits in the L3 + XSNP",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.ITLB_L3",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x24"
    },
    {
        "BriefDescription": "Number of ITLB page walker hits in Memory",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1c",
        "EventName": "PAGE_WALKER_LOADS.ITLB_MEMORY",
        "PEBScounters": "0,1,2,3",
        "SampleAfterValue": "100003",
        "UMask": "0x28"
    },
    {
        "BriefDescription": "Count number of DTLB flushes of all entries (independent of thread specificity).",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1d",
        "EventName": "TLB_FLUSH.DTLB_ENTIRE",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of DTLB flush attempts of all entries (without depending on thread specificity).\r\nNote: For many TLB/PMH events over count occurs when the flush operation is aborted, for example, if it was adjacent to entry lock uop.",
        "SampleAfterValue": "100007",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "DTLB flush attempts of the thread-specific entries",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1d",
        "EventName": "TLB_FLUSH.DTLB_THREAD",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.",
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "STLB flush attempts",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1d",
        "EventName": "TLB_FLUSH.STLB_ANY",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).",
        "SampleAfterValue": "100007",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Count number of STLB flushes for a specific ASID",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1d",
        "EventName": "TLB_FLUSH.STLB_ASID",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of STLB flush attempts for the specific ASID (can be a result of either PCID or VPID dependency on OS/VMM).",
        "SampleAfterValue": "100007",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Count number of entire STLB flushes",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1d",
        "EventName": "TLB_FLUSH.STLB_ENTIRE",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of entire STLB flushes.",
        "SampleAfterValue": "100007",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Count number of STLB flushes involving Global pages flushes",
        "CollectPEBSRecord": "2",
        "Counter": "0,1,2,3",
        "EventCode": "0x1d",
        "EventName": "TLB_FLUSH.STLB_GLOBAL",
        "PEBScounters": "0,1,2,3",
        "PublicDescription": "This event counts the number of STLB flush attempts involving Global pages flush attempts (pages valid for all processes).",
        "SampleAfterValue": "100007",
        "UMask": "0x8"
    }
]