
---------- Begin Simulation Statistics ----------
final_tick                               2542176967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226976                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   226974                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.49                       # Real time elapsed on the host
host_tick_rate                              658034558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196770                       # Number of instructions simulated
sim_ops                                       4196770                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012167                       # Number of seconds simulated
sim_ticks                                 12167122500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.614957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  374354                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               803077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2738                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115974                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867731                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          284600                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239471                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074599                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71732                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31851                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196770                       # Number of instructions committed
system.cpu.committedOps                       4196770                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.795080                       # CPI: cycles per instruction
system.cpu.discardedOps                        297500                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619762                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1478044                       # DTB hits
system.cpu.dtb.data_misses                       8694                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417779                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873867                       # DTB read hits
system.cpu.dtb.read_misses                       7756                       # DTB read misses
system.cpu.dtb.write_accesses                  201983                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604177                       # DTB write hits
system.cpu.dtb.write_misses                       938                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18150                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3671551                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1161210                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687563                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17087787                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172560                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004990                       # ITB accesses
system.cpu.itb.fetch_acv                          803                       # ITB acv
system.cpu.itb.fetch_hits                      997476                       # ITB hits
system.cpu.itb.fetch_misses                      7514                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11227591500     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9309500      0.08%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19290500      0.16%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               915271500      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12171463000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8167972500     67.11%     67.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4003490500     32.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24320619                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541935     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839498     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592657     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196770                       # Class of committed instruction
system.cpu.quiesceCycles                        13626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7232832                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318392                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22682456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22682456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22682456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22682456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116320.287179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116320.287179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116320.287179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116320.287179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12917492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12917492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12917492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12917492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66243.548718                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66243.548718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66243.548718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66243.548718                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22332959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22332959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116317.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116317.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12717995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12717995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66239.557292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66239.557292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.283356                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539679078000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.283356                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205210                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205210                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130942                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34916                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88891                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34565                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41356                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18147769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160228                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002721                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052094                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159792     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160228                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836533039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378334750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474497000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10223680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34916                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470350816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369920168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840270984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470350816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470350816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183660845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183660845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183660845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470350816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369920168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023931829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414265                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114047                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123591                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123591                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10531                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2154                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045798500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4843561000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13710.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32460.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105639                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123591                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.621264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.337898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.825426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35123     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24671     29.72%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10221     12.31%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4640      5.59%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2493      3.00%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1464      1.76%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          972      1.17%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          609      0.73%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2812      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.962804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.365880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.706339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1360     18.20%     18.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5615     75.13%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           323      4.32%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6667     89.20%     89.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.15%     90.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              489      6.54%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.33%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      0.71%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  673984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7770112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10223680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12167117500                       # Total gap between requests
system.mem_ctrls.avgGap                      42942.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5080896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7770112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417592245.002875566483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367284869.532627761364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638615416.258034706116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582532000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261029000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298466724750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28881.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32150.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414955.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318693900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169367055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569257920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314103060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5330198820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183586560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7845274995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.792965                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    424580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11336422500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274054620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145636920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496130040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319646700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5250823470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250428960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7696788390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.589044                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    597867750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11163134750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12159922500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706277                       # number of overall hits
system.cpu.icache.overall_hits::total         1706277                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89482                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89482                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89482                       # number of overall misses
system.cpu.icache.overall_misses::total         89482                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509174000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509174000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509174000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509174000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1795759                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1795759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1795759                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1795759                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049830                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049830                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049830                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049830                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61567.399030                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61567.399030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61567.399030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61567.399030                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88891                       # number of writebacks
system.cpu.icache.writebacks::total             88891                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89482                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89482                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89482                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89482                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419693000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419693000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049830                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049830                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049830                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049830                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60567.410205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60567.410205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60567.410205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60567.410205                       # average overall mshr miss latency
system.cpu.icache.replacements                  88891                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89482                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89482                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509174000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509174000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1795759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1795759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049830                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61567.399030                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61567.399030                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89482                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89482                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049830                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049830                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60567.410205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60567.410205                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1763433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88969                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.820758                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3680999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3680999                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335035                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335035                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106092                       # number of overall misses
system.cpu.dcache.overall_misses::total        106092                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799878000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799878000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799878000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799878000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441127                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441127                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64094.163556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64094.163556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64094.163556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64094.163556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34740                       # number of writebacks
system.cpu.dcache.writebacks::total             34740                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422427500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422427500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422427500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422427500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048201                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048201                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048201                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048201                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63665.027928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63665.027928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63665.027928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63665.027928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69302                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66878.086109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66878.086109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66687.152563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66687.152563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530987                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530987                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478846000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478846000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61644.505086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61644.505086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723265000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723265000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59445.479320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59445.479320                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64751500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64751500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73581.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73581.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63871500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63871500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72581.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72581.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542176967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.292331                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69302                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.167744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.292331                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997192                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997192                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602575174500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297454                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   297454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.41                       # Real time elapsed on the host
host_tick_rate                              452517377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38194745                       # Number of instructions simulated
sim_ops                                      38194745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058106                       # Number of seconds simulated
sim_ticks                                 58105812000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.907368                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2785505                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4728619                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111687                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            409865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4495819                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192262                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1013941                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           821679                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6390240                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1097488                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        79489                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33258706                       # Number of instructions committed
system.cpu.committedOps                      33258706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.465691                       # CPI: cycles per instruction
system.cpu.discardedOps                       2724789                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6408440                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9640052                       # DTB hits
system.cpu.dtb.data_misses                      12464                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3607861                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5433343                       # DTB read hits
system.cpu.dtb.read_misses                      11021                       # DTB read misses
system.cpu.dtb.write_accesses                 2800579                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4206709                       # DTB write hits
system.cpu.dtb.write_misses                      1443                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4612797                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26308631                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7656597                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4413105                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62437330                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288543                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10378017                       # ITB accesses
system.cpu.itb.fetch_acv                         1247                       # ITB acv
system.cpu.itb.fetch_hits                    10373356                       # ITB hits
system.cpu.itb.fetch_misses                      4661                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15718     27.95%     28.55% # number of callpals executed
system.cpu.kern.callpal::rdps                     721      1.28%     29.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rti                     1602      2.85%     32.68% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56238                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63495                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6970     39.81%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.73%     40.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10349     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17506                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6599     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.95%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6600     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13386                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49084650500     84.47%     84.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235534500      0.41%     84.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                74025500      0.13%     85.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8714234500     15.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58108445000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946772                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637743                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1092                      
system.cpu.kern.mode_good::user                  1068                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1876                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1068                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  51                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582090                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.470588                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.729215                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32813081000     56.47%     56.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24123768000     41.52%     97.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1171596000      2.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        115264389                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327999      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18477012     55.56%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533665      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456995     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429279     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184488      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33258706                       # Class of committed instruction
system.cpu.quiesceCycles                       947235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52827059                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          769                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       752035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1503501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15475528583                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15475528583                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15475528583                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15475528583                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118031.992121                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118031.992121                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118031.992121                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118031.992121                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           937                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   26                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.038462                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8912472577                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8912472577                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8912472577                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8912472577                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67975.506449                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67975.506449                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67975.506449                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67975.506449                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35400381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35400381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119193.202020                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119193.202020                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20550381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20550381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69193.202020                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69193.202020                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15440128202                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15440128202                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118029.355752                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118029.355752                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8891922196                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8891922196                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67972.741836                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67972.741836                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1525                       # Transaction distribution
system.membus.trans_dist::ReadResp             511452                       # Transaction distribution
system.membus.trans_dist::WriteReq               2246                       # Transaction distribution
system.membus.trans_dist::WriteResp              2246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267245                       # Transaction distribution
system.membus.trans_dist::WritebackClean       359022                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               46                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110784                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110784                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         359023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           48                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1077052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1077052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       784153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       791695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2130979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45953856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45953856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25460288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25467965                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79794429                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              358                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            755344                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001076                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032790                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  754531     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     813      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              755344                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7063500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4074100358                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1656379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1404496000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1885389750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22976448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16728832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39705664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22976448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22976448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17103680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17103680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          359007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              620401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395424265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287902904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683333777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395424265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395424265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294354031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294354031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294354031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395424265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287902904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            977687809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    559732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    267154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000405791250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1528528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             528592                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      620401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     625912                       # Number of write requests accepted
system.mem_ctrls.readBursts                    620401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   625912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  93897                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66180                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30407                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7371404250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2632520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17243354250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14000.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32750.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       465                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380864                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  413018                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                620401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               625912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       292344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.792190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.327364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.280774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121627     41.60%     41.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83065     28.41%     70.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33504     11.46%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14483      4.95%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8731      2.99%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4807      1.64%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2970      1.02%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2280      0.78%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20877      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       292344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.363047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.970640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8426     24.59%     24.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4240     12.37%     36.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18294     53.38%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1552      4.53%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           626      1.83%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           374      1.09%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           196      0.57%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           158      0.46%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           103      0.30%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            71      0.21%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            58      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            34      0.10%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           34      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           23      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           25      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            9      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.468502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33853     98.78%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           373      1.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            29      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33696256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6009408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35822976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39705664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40058368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       579.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       616.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    689.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58105812000                       # Total gap between requests
system.mem_ctrls.avgGap                      46622.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17097856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16598016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35822976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294253800.291096508503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285651562.704261004925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6608.633229323083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 616512785.330321192741                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       359007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       625912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9054324250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8187927500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1102500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1474448061000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25220.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31324.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    183750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2355679.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1126285020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            598608120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1983042180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1502994600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4586443680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23820160920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2253617280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35871151800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.341890                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5627411250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1940120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50538458250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            961151100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            510837360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1776224940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1418816880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4586443680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24050378790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2059681440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35363534190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.605800                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5115674500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1940120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51050195000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1822                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1822                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133062                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133062                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          774                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          387                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382277                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               810000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5296000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683080583                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5526500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              540000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               54000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1361815.277778                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    10437821.495786                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    198758500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59907953500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    490253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13938380                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13938380                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13938380                       # number of overall hits
system.cpu.icache.overall_hits::total        13938380                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       359023                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         359023                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       359023                       # number of overall misses
system.cpu.icache.overall_misses::total        359023                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20288453000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20288453000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20288453000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20288453000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14297403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14297403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14297403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14297403                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025111                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56510.176228                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56510.176228                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56510.176228                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56510.176228                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       359022                       # number of writebacks
system.cpu.icache.writebacks::total            359022                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       359023                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       359023                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       359023                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       359023                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19929430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19929430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19929430000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19929430000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55510.176228                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55510.176228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55510.176228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55510.176228                       # average overall mshr miss latency
system.cpu.icache.replacements                 359022                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13938380                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13938380                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       359023                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        359023                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20288453000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20288453000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14297403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14297403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56510.176228                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56510.176228                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       359023                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       359023                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19929430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19929430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55510.176228                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55510.176228                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14343801                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            359022                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.952429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28953829                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28953829                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9025853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9025853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9025853                       # number of overall hits
system.cpu.dcache.overall_hits::total         9025853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367402                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367402                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367402                       # number of overall misses
system.cpu.dcache.overall_misses::total        367402                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23314530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23314530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23314530000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23314530000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9393255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9393255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9393255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9393255                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039113                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63457.820045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63457.820045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63457.820045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63457.820045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136429                       # number of writebacks
system.cpu.dcache.writebacks::total            136429                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107862                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16292798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16292798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16292798500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16292798500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256946500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256946500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027630                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62775.674270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62775.674270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62775.674270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62775.674270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68137.496685                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68137.496685                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261328                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5156846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5156846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10105027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10105027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5308977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5308977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66423.197770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66423.197770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9736846500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9736846500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256946500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256946500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65471.436064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65471.436064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168489.508197                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168489.508197                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3869007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3869007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13209502500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13209502500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61362.201597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61362.201597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2246                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2246                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6555952000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6555952000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59158.029615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59158.029615                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106815                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106815                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146494000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146494000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017522                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017522                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76899.737533                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76899.737533                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144027000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144027000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017448                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017448                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75923.563521                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75923.563521                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60398207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.596928                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9269702                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.462973                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.596928                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19482507                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19482507                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3145169169000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333802                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   333802                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1647.66                       # Real time elapsed on the host
host_tick_rate                              329312361                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   549991650                       # Number of instructions simulated
sim_ops                                     549991650                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.542594                       # Number of seconds simulated
sim_ticks                                542593994500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.698198                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35479275                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48803514                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              18423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7027153                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          56470840                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             829066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3263845                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2434779                       # Number of indirect misses.
system.cpu.branchPred.lookups                65704441                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3226389                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       149616                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   511796905                       # Number of instructions committed
system.cpu.committedOps                     511796905                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.092838                       # CPI: cycles per instruction
system.cpu.discardedOps                      22339333                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                143687791                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                    146427480                       # DTB hits
system.cpu.dtb.data_misses                     268722                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                102000532                       # DTB read accesses
system.cpu.dtb.read_acv                           131                       # DTB read access violations
system.cpu.dtb.read_hits                    102865595                       # DTB read hits
system.cpu.dtb.read_misses                     217967                       # DTB read misses
system.cpu.dtb.write_accesses                41687259                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    43561885                       # DTB write hits
system.cpu.dtb.write_misses                     50755                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            89731357                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          307388643                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         120062347                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         48663133                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       370940742                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.477820                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               142007396                       # ITB accesses
system.cpu.itb.fetch_acv                          821                       # ITB acv
system.cpu.itb.fetch_hits                   141993917                       # ITB hits
system.cpu.itb.fetch_misses                     13479                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21043     19.05%     19.34% # number of callpals executed
system.cpu.kern.callpal::rdps                    1323      1.20%     20.54% # number of callpals executed
system.cpu.kern.callpal::rti                     2492      2.26%     22.80% # number of callpals executed
system.cpu.kern.callpal::callsys                  554      0.50%     23.30% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     23.30% # number of callpals executed
system.cpu.kern.callpal::rdunique               84732     76.70%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 110470                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     242469                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8809     36.53%     36.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.10%     36.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     555      2.30%     38.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14726     61.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8808     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      555      3.05%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8808     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18196                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             531747019000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                48906500      0.01%     98.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               754665500      0.14%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9711091500      1.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         542261682500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999886                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.598126                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.754551                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2449                      
system.cpu.kern.mode_good::user                  2441                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2792                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2441                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.877149                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.931887                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29363783500      5.42%      5.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         505568018000     93.23%     98.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7329881000      1.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                       1071107938                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36188624      7.07%      7.07% # Class of committed instruction
system.cpu.op_class_0::IntAlu               252075488     49.25%     56.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                1823686      0.36%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51391363     10.04%     66.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11598272      2.27%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2130991      0.42%     69.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11746953      2.30%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1129136      0.22%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               280669      0.05%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               65636959     12.82%     84.80% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37177423      7.26%     92.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33116213      6.47%     98.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5999580      1.17%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1501548      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                511796905                       # Class of committed instruction
system.cpu.quiesceCycles                     14080051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       700167196                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3773243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7546436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1471009106                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1471009106                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1471009106                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1471009106                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118143.852381                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118143.852381                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118143.852381                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118143.852381                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            56                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    847780919                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    847780919                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    847780919                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    847780919                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68089.383905                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68089.383905                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68089.383905                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68089.383905                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4041481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4041481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115470.885714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115470.885714                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2291481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2291481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65470.885714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65470.885714                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1466967625                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1466967625                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118151.387323                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118151.387323                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    845489438                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    845489438                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68096.765303                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68096.765303                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2396044                       # Transaction distribution
system.membus.trans_dist::WriteReq                941                       # Transaction distribution
system.membus.trans_dist::WriteResp               941                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1916012                       # Transaction distribution
system.membus.trans_dist::WritebackClean       544494                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1312686                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1365015                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1365015                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         544494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1851268                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1633418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1633418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9648715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9651165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11309485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69691136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69691136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    327668288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    327674105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               398159865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              125                       # Total snoops (count)
system.membus.snoopTraffic                       8000                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3774417                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006963                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3774234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     183      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3774417                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2602500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18321868832                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        17082523750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2871575249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34843520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      205838144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240681664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34843520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34843520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    122624768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       122624768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          544430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3216221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3760651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1916012                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1916012                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64216560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379359422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             443575982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64216560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64216560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225997282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225997282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225997282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64216560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379359422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            669573264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2305262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    428690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2941388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009767418500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       140933                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       140933                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9151398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2166893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3760651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2460406                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3760651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2460406                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 390573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                155144                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            238870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            152464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            203447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            260669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            289776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            157975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            176411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            225369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            230479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            164911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           222408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           283088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           170688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           187095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           225382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            189309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            111715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            210279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             96205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            159969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             97947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           164785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            84686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           107468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           129441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169425                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40202873750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16850390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103391836250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11929.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30679.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        51                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2495604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1777468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3760651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2460406                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3241076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  124517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 144147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 142293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 142340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 142843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 141430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 141679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 141871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 141514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 141144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 141128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    164                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1402282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.023186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.127659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.921137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       555710     39.63%     39.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       386436     27.56%     67.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       145220     10.36%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76417      5.45%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64652      4.61%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25469      1.82%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17245      1.23%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13919      0.99%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117214      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1402282                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       140933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.912590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.434643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        140645     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          211      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           50      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        140933                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       140933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        119306     84.65%     84.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         20552     14.58%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1048      0.74%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        140933                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              215684992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24996672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147537088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               240681664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            157465984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       397.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       271.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    443.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    290.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  542593965000                       # Total gap between requests
system.mem_ctrls.avgGap                      87218.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27436160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    188248832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147537088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50564805.873464196920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 346942343.461562216282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 271910654.182516932487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       544430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3216221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2460406                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14240107250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  89151729000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13176865373250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26155.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27719.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5355565.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5210486400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2769450585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11888792580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5606608860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42831803040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188900029200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49282385280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       306489555945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.859838                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 126010978750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18118360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 398464655750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4801742820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2552209605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12173564340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6426884880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42831803040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     186823049520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51031420800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       306640675005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.138350                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 130547769000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18118360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 393927865500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13357                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13357                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5817                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800721                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1498000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1507000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64845106                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              865000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              151000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     105110373.134328                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    299272339.363739                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       326500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974305500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    535551599500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7042395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    143554389                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        143554389                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    143554389                       # number of overall hits
system.cpu.icache.overall_hits::total       143554389                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       544493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         544493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       544493                       # number of overall misses
system.cpu.icache.overall_misses::total        544493                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31438959500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31438959500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31438959500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31438959500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    144098882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    144098882                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    144098882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    144098882                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003779                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003779                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003779                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003779                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57739.878199                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57739.878199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57739.878199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57739.878199                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       544494                       # number of writebacks
system.cpu.icache.writebacks::total            544494                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       544493                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       544493                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       544493                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       544493                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30894465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30894465500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30894465500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30894465500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003779                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003779                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56739.876362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56739.876362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56739.876362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56739.876362                       # average overall mshr miss latency
system.cpu.icache.replacements                 544494                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    143554389                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       143554389                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       544493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        544493                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31438959500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31438959500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    144098882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    144098882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003779                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003779                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57739.878199                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57739.878199                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       544493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       544493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30894465500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30894465500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56739.876362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56739.876362                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           144107882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            545006                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            264.415221                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         288742258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        288742258                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    131415334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131415334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131415334                       # number of overall hits
system.cpu.dcache.overall_hits::total       131415334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4448397                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4448397                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4448397                       # number of overall misses
system.cpu.dcache.overall_misses::total       4448397                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 268545117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 268545117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 268545117000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 268545117000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    135863731                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    135863731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    135863731                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    135863731                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032742                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60368.963696                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60368.963696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60368.963696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60368.963696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1903596                       # number of writebacks
system.cpu.dcache.writebacks::total           1903596                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1235670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1235670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1235670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1235670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3212727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3212727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3212727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3212727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 188177349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 188177349500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 188177349500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 188177349500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49652500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49652500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023647                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58572.468031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58572.468031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58572.468031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58572.468031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40565.767974                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40565.767974                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3216247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     90860474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        90860474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1962745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1962745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 114256702500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 114256702500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92823219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92823219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58212.708477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58212.708477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       114886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       114886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1847859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1847859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 105737640500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 105737640500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49652500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49652500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57221.703875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57221.703875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175450.530035                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175450.530035                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40554860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40554860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2485652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2485652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 154288414500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 154288414500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43040512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43040512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62071.607168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62071.607168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1120784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1120784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1364868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1364868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          941                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          941                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  82439709000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82439709000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60401.232207                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60401.232207                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        80565                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        80565                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3522                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3522                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    267318000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    267318000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041885                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041885                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75899.488927                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75899.488927                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3521                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3521                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    263726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    263726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74900.880432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74900.880432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83965                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83965                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83965                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83965                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 542593994500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           135060340                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3217271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.979783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          629                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         275279813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        275279813                       # Number of data accesses

---------- End Simulation Statistics   ----------
