===== Simulator configuration =====
BLOCKSIZE: 16
L1_SIZE: 1024
L1_ASSOC: 2
L2_SIZE: 0
L2_ASSOC: 0
REPLACEMENT POLICY: LRU
INCLUSION PROPERTY: non-inclusive
trace_file: gcc_trace.txt
===== L1 contents =====
Set    0:	2001f9    20028d D  
Set    1:	20028d D  20018a D  
Set    2:	20028d D  2001c1 D  
Set    3:	2001c1 D  20028d D  
Set    4:	200223 D  20028d    
Set    5:	200223    200241    
Set    6:	200149 D  2001c1 D  
Set    7:	2001ac D  20018a D  
Set    8:	20018a D  20018f D  
Set    9:	2000f9    20018f D  
Set    10:	20017a    20018f    
Set    11:	200009    20017a D  
Set    12:	200009    20018a D  
Set    13:	200009    2000f9    
Set    14:	2001ac    200009    
Set    15:	2000fa D  200009 D  
Set    16:	200009 D  3d819c D  
Set    17:	200009 D  3d819c    
Set    18:	200009    2000fa    
Set    19:	2000fa D  200009 D  
Set    20:	200009 D  2000fa D  
Set    21:	200214    200009 D  
Set    22:	200009 D  200214 D  
Set    23:	200009 D  2001ab D  
Set    24:	20018f D  2001ab    
Set    25:	20018f D  2001aa D  
Set    26:	2001aa D  20028d D  
Set    27:	20028d D  20018d D  
Set    28:	20028d D  20013a D  
Set    29:	20013a    20018d D  
Set    30:	20028c D  20013a D  
Set    31:	20028c D  2001f8 D  
===== Simulation results (raw) =====
a. number of L1 reads:        63640
b. number of L1 read misses:  4573
c. number of L1 writes:       36360
d. number of L1 write misses: 8210
e. L1 miss rate:              0.127830
f. number of L1 writebacks:   19539
g. number of L2 reads:        0
h. number of L2 read misses:  0
i. number of L2 writes:       0
j. number of L2 write misses: 0
k. number of PrefetchL1 hits: 111286
l. number of PrefetchL1 misses: 15994
m. number of PrefetchL2 hits: 0
n. number of PrefetchL2 misses: 0
o. L2 miss rate:              0
q. number of L2 writebacks:   0
r. total memory traffic:      32322
