<stg><name>scaled_fixed2ieee<63, 1>_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln400 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln400"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %out_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_0_0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %out_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_1_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %out_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_2_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i2 0, i2 %phi_ln400

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %arrayinit.body_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayinit.body_ifconv:0 %phi_ln400_load = load i2 %phi_ln400

]]></Node>
<StgValue><ssdm name="phi_ln400_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
arrayinit.body_ifconv:1 %out_bits_0_0_load = load i32 %out_bits_0_0

]]></Node>
<StgValue><ssdm name="out_bits_0_0_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
arrayinit.body_ifconv:2 %out_bits_1_0_load = load i32 %out_bits_1_0

]]></Node>
<StgValue><ssdm name="out_bits_1_0_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
arrayinit.body_ifconv:3 %out_bits_2_0_load = load i32 %out_bits_2_0

]]></Node>
<StgValue><ssdm name="out_bits_2_0_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayinit.body_ifconv:4 %specpipeline_ln400 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln400"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayinit.body_ifconv:5 %speclooptripcount_ln400 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln400"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayinit.body_ifconv:6 %add_ln400 = add i2 %phi_ln400_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayinit.body_ifconv:7 %sel_tmp = icmp_eq  i2 %phi_ln400_load, i2 2

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayinit.body_ifconv:8 %out_bits_2_1 = select i1 %sel_tmp, i32 0, i32 %out_bits_2_0_load

]]></Node>
<StgValue><ssdm name="out_bits_2_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayinit.body_ifconv:9 %sel_tmp7 = icmp_eq  i2 %phi_ln400_load, i2 1

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayinit.body_ifconv:10 %out_bits_1_1 = select i1 %sel_tmp7, i32 0, i32 %out_bits_1_0_load

]]></Node>
<StgValue><ssdm name="out_bits_1_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayinit.body_ifconv:11 %sel_tmp9 = icmp_eq  i2 %phi_ln400_load, i2 0

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayinit.body_ifconv:12 %out_bits_0_1 = select i1 %sel_tmp9, i32 0, i32 %out_bits_0_0_load

]]></Node>
<StgValue><ssdm name="out_bits_0_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayinit.body_ifconv:13 %icmp_ln400 = icmp_eq  i2 %phi_ln400_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayinit.body_ifconv:14 %store_ln400 = store i32 %out_bits_2_1, i32 %out_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayinit.body_ifconv:15 %store_ln400 = store i32 %out_bits_1_1, i32 %out_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayinit.body_ifconv:16 %store_ln400 = store i32 %out_bits_0_1, i32 %out_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayinit.body_ifconv:17 %store_ln400 = store i2 %add_ln400, i2 %phi_ln400

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayinit.body_ifconv:18 %br_ln400 = br i1 %icmp_ln400, void %arrayinit.body_ifconv, void %for.inc.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.preheader.exitStub:0 %write_ln400 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_2_1_out, i32 %out_bits_2_1

]]></Node>
<StgValue><ssdm name="write_ln400"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.preheader.exitStub:1 %write_ln400 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_1_1_out, i32 %out_bits_1_1

]]></Node>
<StgValue><ssdm name="write_ln400"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.preheader.exitStub:2 %write_ln400 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_0_1_out, i32 %out_bits_0_1

]]></Node>
<StgValue><ssdm name="write_ln400"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.inc.preheader.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="out_bits_2_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_2_1_out"/></StgValue>
</port>
<port id="40" name="out_bits_1_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_1_1_out"/></StgValue>
</port>
<port id="41" name="out_bits_0_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_bits_0_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="phi_ln400" fromId="42" toId="4">
</dataflow>
<dataflow id="44" from="StgValue_42" to="out_bits_0_0" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_42" to="out_bits_1_0" fromId="42" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_42" to="out_bits_2_0" fromId="42" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="49" from="phi_ln400" to="store_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="50" from="phi_ln400" to="phi_ln400_load" fromId="4" toId="10">
</dataflow>
<dataflow id="51" from="out_bits_0_0" to="out_bits_0_0_load" fromId="5" toId="11">
</dataflow>
<dataflow id="52" from="out_bits_1_0" to="out_bits_1_0_load" fromId="6" toId="12">
</dataflow>
<dataflow id="53" from="out_bits_2_0" to="out_bits_2_0_load" fromId="7" toId="13">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecPipeline" to="specpipeline_ln400" fromId="54" toId="14">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln400" fromId="56" toId="14">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln400" fromId="58" toId="14">
</dataflow>
<dataflow id="60" from="StgValue_58" to="specpipeline_ln400" fromId="58" toId="14">
</dataflow>
<dataflow id="61" from="StgValue_58" to="specpipeline_ln400" fromId="58" toId="14">
</dataflow>
<dataflow id="63" from="empty_9" to="specpipeline_ln400" fromId="62" toId="14">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln400" fromId="64" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_66" to="speclooptripcount_ln400" fromId="66" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_66" to="speclooptripcount_ln400" fromId="66" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_66" to="speclooptripcount_ln400" fromId="66" toId="15">
</dataflow>
<dataflow id="70" from="phi_ln400_load" to="add_ln400" fromId="10" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_71" to="add_ln400" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="phi_ln400_load" to="sel_tmp" fromId="10" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_74" to="sel_tmp" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="sel_tmp" to="out_bits_2_1" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="StgValue_58" to="out_bits_2_1" fromId="58" toId="18">
</dataflow>
<dataflow id="78" from="out_bits_2_0_load" to="out_bits_2_1" fromId="13" toId="18">
</dataflow>
<dataflow id="79" from="phi_ln400_load" to="sel_tmp7" fromId="10" toId="19">
</dataflow>
<dataflow id="80" from="StgValue_71" to="sel_tmp7" fromId="71" toId="19">
</dataflow>
<dataflow id="81" from="sel_tmp7" to="out_bits_1_1" fromId="19" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_58" to="out_bits_1_1" fromId="58" toId="20">
</dataflow>
<dataflow id="83" from="out_bits_1_0_load" to="out_bits_1_1" fromId="12" toId="20">
</dataflow>
<dataflow id="84" from="phi_ln400_load" to="sel_tmp9" fromId="10" toId="21">
</dataflow>
<dataflow id="85" from="StgValue_47" to="sel_tmp9" fromId="47" toId="21">
</dataflow>
<dataflow id="86" from="sel_tmp9" to="out_bits_0_1" fromId="21" toId="22">
</dataflow>
<dataflow id="87" from="StgValue_58" to="out_bits_0_1" fromId="58" toId="22">
</dataflow>
<dataflow id="88" from="out_bits_0_0_load" to="out_bits_0_1" fromId="11" toId="22">
</dataflow>
<dataflow id="89" from="phi_ln400_load" to="icmp_ln400" fromId="10" toId="23">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln400" fromId="90" toId="23">
</dataflow>
<dataflow id="92" from="out_bits_2_1" to="store_ln400" fromId="18" toId="24">
</dataflow>
<dataflow id="93" from="out_bits_2_0" to="store_ln400" fromId="7" toId="24">
</dataflow>
<dataflow id="94" from="out_bits_1_1" to="store_ln400" fromId="20" toId="25">
</dataflow>
<dataflow id="95" from="out_bits_1_0" to="store_ln400" fromId="6" toId="25">
</dataflow>
<dataflow id="96" from="out_bits_0_1" to="store_ln400" fromId="22" toId="26">
</dataflow>
<dataflow id="97" from="out_bits_0_0" to="store_ln400" fromId="5" toId="26">
</dataflow>
<dataflow id="98" from="add_ln400" to="store_ln400" fromId="16" toId="27">
</dataflow>
<dataflow id="99" from="phi_ln400" to="store_ln400" fromId="4" toId="27">
</dataflow>
<dataflow id="100" from="icmp_ln400" to="br_ln400" fromId="23" toId="28">
</dataflow>
<dataflow id="102" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln400" fromId="101" toId="29">
</dataflow>
<dataflow id="103" from="out_bits_2_1_out" to="write_ln400" fromId="39" toId="29">
</dataflow>
<dataflow id="104" from="out_bits_2_1" to="write_ln400" fromId="18" toId="29">
</dataflow>
<dataflow id="105" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln400" fromId="101" toId="30">
</dataflow>
<dataflow id="106" from="out_bits_1_1_out" to="write_ln400" fromId="40" toId="30">
</dataflow>
<dataflow id="107" from="out_bits_1_1" to="write_ln400" fromId="20" toId="30">
</dataflow>
<dataflow id="108" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln400" fromId="101" toId="31">
</dataflow>
<dataflow id="109" from="out_bits_0_1_out" to="write_ln400" fromId="41" toId="31">
</dataflow>
<dataflow id="110" from="out_bits_0_1" to="write_ln400" fromId="22" toId="31">
</dataflow>
<dataflow id="111" from="icmp_ln400" to="StgValue_2" fromId="23" toId="2">
</dataflow>
</dataflows>


</stg>
