<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOA::LCKR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a.html">GPIOA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html">LCKR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOA::LCKR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aa9014ae782e24611202106470bad72c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aa9014ae782e24611202106470bad72c7">LCKK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 16, 1 &gt;</td></tr>
<tr class="memdesc:aa9014ae782e24611202106470bad72c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aa9014ae782e24611202106470bad72c7">More...</a><br /></td></tr>
<tr class="separator:aa9014ae782e24611202106470bad72c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f97324ce5a5963d43351b584bcd9caf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a8f97324ce5a5963d43351b584bcd9caf">LCK15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 15, 1 &gt;</td></tr>
<tr class="memdesc:a8f97324ce5a5963d43351b584bcd9caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a8f97324ce5a5963d43351b584bcd9caf">More...</a><br /></td></tr>
<tr class="separator:a8f97324ce5a5963d43351b584bcd9caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b93139e9b2fc5a5bde11b94011277c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a42b93139e9b2fc5a5bde11b94011277c">LCK14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 14, 1 &gt;</td></tr>
<tr class="memdesc:a42b93139e9b2fc5a5bde11b94011277c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a42b93139e9b2fc5a5bde11b94011277c">More...</a><br /></td></tr>
<tr class="separator:a42b93139e9b2fc5a5bde11b94011277c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a4beec3817c9d62775e9140c8f6c02"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aa6a4beec3817c9d62775e9140c8f6c02">LCK13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 13, 1 &gt;</td></tr>
<tr class="memdesc:aa6a4beec3817c9d62775e9140c8f6c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aa6a4beec3817c9d62775e9140c8f6c02">More...</a><br /></td></tr>
<tr class="separator:aa6a4beec3817c9d62775e9140c8f6c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8953a220ebe01afb2561dad718baa7b6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a8953a220ebe01afb2561dad718baa7b6">LCK12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 12, 1 &gt;</td></tr>
<tr class="memdesc:a8953a220ebe01afb2561dad718baa7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a8953a220ebe01afb2561dad718baa7b6">More...</a><br /></td></tr>
<tr class="separator:a8953a220ebe01afb2561dad718baa7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecbacbffb32e51c26100cfc9ea80fe6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#acecbacbffb32e51c26100cfc9ea80fe6">LCK11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 11, 1 &gt;</td></tr>
<tr class="memdesc:acecbacbffb32e51c26100cfc9ea80fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#acecbacbffb32e51c26100cfc9ea80fe6">More...</a><br /></td></tr>
<tr class="separator:acecbacbffb32e51c26100cfc9ea80fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacb575c639af90ef676d9193f9b9e10"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#adacb575c639af90ef676d9193f9b9e10">LCK10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 10, 1 &gt;</td></tr>
<tr class="memdesc:adacb575c639af90ef676d9193f9b9e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#adacb575c639af90ef676d9193f9b9e10">More...</a><br /></td></tr>
<tr class="separator:adacb575c639af90ef676d9193f9b9e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62cb19790b3cfe7c0ffe1062e3eaf2f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#ad62cb19790b3cfe7c0ffe1062e3eaf2f">LCK9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 9, 1 &gt;</td></tr>
<tr class="memdesc:ad62cb19790b3cfe7c0ffe1062e3eaf2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#ad62cb19790b3cfe7c0ffe1062e3eaf2f">More...</a><br /></td></tr>
<tr class="separator:ad62cb19790b3cfe7c0ffe1062e3eaf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a432dfae993c83429278eb1d1d2ed0256"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a432dfae993c83429278eb1d1d2ed0256">LCK8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 8, 1 &gt;</td></tr>
<tr class="memdesc:a432dfae993c83429278eb1d1d2ed0256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a432dfae993c83429278eb1d1d2ed0256">More...</a><br /></td></tr>
<tr class="separator:a432dfae993c83429278eb1d1d2ed0256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cc75d287518b82ae1667981c30df8e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#ac6cc75d287518b82ae1667981c30df8e">LCK7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 7, 1 &gt;</td></tr>
<tr class="memdesc:ac6cc75d287518b82ae1667981c30df8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#ac6cc75d287518b82ae1667981c30df8e">More...</a><br /></td></tr>
<tr class="separator:ac6cc75d287518b82ae1667981c30df8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b083d0b717129165a345350d825159"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a65b083d0b717129165a345350d825159">LCK6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 6, 1 &gt;</td></tr>
<tr class="memdesc:a65b083d0b717129165a345350d825159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a65b083d0b717129165a345350d825159">More...</a><br /></td></tr>
<tr class="separator:a65b083d0b717129165a345350d825159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77223ff1060978a3c0f2ac14929cdc10"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a77223ff1060978a3c0f2ac14929cdc10">LCK5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 5, 1 &gt;</td></tr>
<tr class="memdesc:a77223ff1060978a3c0f2ac14929cdc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a77223ff1060978a3c0f2ac14929cdc10">More...</a><br /></td></tr>
<tr class="separator:a77223ff1060978a3c0f2ac14929cdc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0161ae144905529874f1622767382b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aec0161ae144905529874f1622767382b">LCK4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 4, 1 &gt;</td></tr>
<tr class="memdesc:aec0161ae144905529874f1622767382b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aec0161ae144905529874f1622767382b">More...</a><br /></td></tr>
<tr class="separator:aec0161ae144905529874f1622767382b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff547d426a20b1d274574e35e641b25"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aaff547d426a20b1d274574e35e641b25">LCK3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 3, 1 &gt;</td></tr>
<tr class="memdesc:aaff547d426a20b1d274574e35e641b25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aaff547d426a20b1d274574e35e641b25">More...</a><br /></td></tr>
<tr class="separator:aaff547d426a20b1d274574e35e641b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135becfcfdeaa94f1cb89fb7f5721d45"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a135becfcfdeaa94f1cb89fb7f5721d45">LCK2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 2, 1 &gt;</td></tr>
<tr class="memdesc:a135becfcfdeaa94f1cb89fb7f5721d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a135becfcfdeaa94f1cb89fb7f5721d45">More...</a><br /></td></tr>
<tr class="separator:a135becfcfdeaa94f1cb89fb7f5721d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06858611534448d42aa4776003621f56"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a06858611534448d42aa4776003621f56">LCK1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 1, 1 &gt;</td></tr>
<tr class="memdesc:a06858611534448d42aa4776003621f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a06858611534448d42aa4776003621f56">More...</a><br /></td></tr>
<tr class="separator:a06858611534448d42aa4776003621f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a84ceae3111dae839ec4e1807a55029"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a2a84ceae3111dae839ec4e1807a55029">LCK0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 0, 1 &gt;</td></tr>
<tr class="memdesc:a2a84ceae3111dae839ec4e1807a55029"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a2a84ceae3111dae839ec4e1807a55029">More...</a><br /></td></tr>
<tr class="separator:a2a84ceae3111dae839ec4e1807a55029"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="aa9014ae782e24611202106470bad72c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aa9014ae782e24611202106470bad72c7">STM32LIB::reg::GPIOA::LCKR::LCKK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a8f97324ce5a5963d43351b584bcd9caf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a8f97324ce5a5963d43351b584bcd9caf">STM32LIB::reg::GPIOA::LCKR::LCK15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a42b93139e9b2fc5a5bde11b94011277c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a42b93139e9b2fc5a5bde11b94011277c">STM32LIB::reg::GPIOA::LCKR::LCK14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aa6a4beec3817c9d62775e9140c8f6c02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aa6a4beec3817c9d62775e9140c8f6c02">STM32LIB::reg::GPIOA::LCKR::LCK13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a8953a220ebe01afb2561dad718baa7b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a8953a220ebe01afb2561dad718baa7b6">STM32LIB::reg::GPIOA::LCKR::LCK12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="acecbacbffb32e51c26100cfc9ea80fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#acecbacbffb32e51c26100cfc9ea80fe6">STM32LIB::reg::GPIOA::LCKR::LCK11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="adacb575c639af90ef676d9193f9b9e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#adacb575c639af90ef676d9193f9b9e10">STM32LIB::reg::GPIOA::LCKR::LCK10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ad62cb19790b3cfe7c0ffe1062e3eaf2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#ad62cb19790b3cfe7c0ffe1062e3eaf2f">STM32LIB::reg::GPIOA::LCKR::LCK9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a432dfae993c83429278eb1d1d2ed0256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a432dfae993c83429278eb1d1d2ed0256">STM32LIB::reg::GPIOA::LCKR::LCK8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ac6cc75d287518b82ae1667981c30df8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#ac6cc75d287518b82ae1667981c30df8e">STM32LIB::reg::GPIOA::LCKR::LCK7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a65b083d0b717129165a345350d825159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a65b083d0b717129165a345350d825159">STM32LIB::reg::GPIOA::LCKR::LCK6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a77223ff1060978a3c0f2ac14929cdc10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a77223ff1060978a3c0f2ac14929cdc10">STM32LIB::reg::GPIOA::LCKR::LCK5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aec0161ae144905529874f1622767382b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aec0161ae144905529874f1622767382b">STM32LIB::reg::GPIOA::LCKR::LCK4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aaff547d426a20b1d274574e35e641b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#aaff547d426a20b1d274574e35e641b25">STM32LIB::reg::GPIOA::LCKR::LCK3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a135becfcfdeaa94f1cb89fb7f5721d45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a135becfcfdeaa94f1cb89fb7f5721d45">STM32LIB::reg::GPIOA::LCKR::LCK2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a06858611534448d42aa4776003621f56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a06858611534448d42aa4776003621f56">STM32LIB::reg::GPIOA::LCKR::LCK1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a2a84ceae3111dae839ec4e1807a55029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html#a2a84ceae3111dae839ec4e1807a55029">STM32LIB::reg::GPIOA::LCKR::LCK0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800001C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
