
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

# Written on Tue Jan 14 11:40:37 2020

##### DESIGN INFO #######################################################

Top View:                "top_seq_det"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                       Ending                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_seq_det|clk                top_seq_det|clk                |     10.000           |     No paths         |     No paths         |     No paths                         
top_seq_det|clk                div_clk|flag_derived_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
div_clk|flag_derived_clock     div_clk|flag_derived_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:bm[0]
p:bm[1]
p:bm[2]
p:bm[3]
p:bm[4]
p:bm[5]
p:bm[6]
p:bm[7]
p:dig[0]
p:dig[1]
p:dig[2]
p:dig[3]
p:key8_led
p:key_8
p:key_in[0]
p:key_in[1]
p:key_in[2]
p:key_in_led[0]
p:key_in_led[1]
p:key_in_led[2]
p:key_in_led[3]
p:key_in_led[4]
p:key_in_led[5]
p:key_in_led[6]
p:smg[0]
p:smg[1]
p:smg[2]
p:smg[3]
p:smg[4]
p:smg[5]
p:smg[6]
p:smg[7]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
