(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "spi_test")
(DATE "123")
(VENDOR "ProASIC3L")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1522R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "spi_test")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[0\]/S  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[1\]/S  spi_master_0/data_q_0\[1\]/Y  spi_master_0/data_q_1\[1\]/A  spi_master_0/data_q_1\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[2\]/S  spi_master_0/data_q_0\[2\]/Y  spi_master_0/data_q_1\[2\]/A  spi_master_0/data_q_1\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[3\]/S  spi_master_0/data_q_0\[3\]/Y  spi_master_0/data_q_1\[3\]/A  spi_master_0/data_q_1\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[7\]/S  spi_master_0/data_q_0\[7\]/Y  spi_master_0/data_q_1\[7\]/A  spi_master_0/data_q_1\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[4\]/S  spi_master_0/data_q_0\[4\]/Y  spi_master_0/data_q_1\[4\]/A  spi_master_0/data_q_1\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[5\]/S  spi_master_0/data_q_0\[5\]/Y  spi_master_0/data_q_1\[5\]/A  spi_master_0/data_q_1\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[6\]/S  spi_master_0/data_q_0\[6\]/Y  spi_master_0/data_q_1\[6\]/A  spi_master_0/data_q_1\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[1\]/B  spi_master_0/sck_q_RNI9JLG\[1\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/C  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[0\]/S  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/A  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/Y  clock_div_1MHZ_1KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/A  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/A  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/Y  clock_div_1MHZ_1KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/A  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_1KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/A  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_36/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_1KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_1KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_42/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_1KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_31/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_1KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[5\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[3\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[3\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[0\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[3\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/A  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/B  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/Y  clock_div_1MHZ_1KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/B  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/B  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/Y  clock_div_1MHZ_1KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/B  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_1KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/B  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[5\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI54FR\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIIMVB1\[0\]/A  spi_master_0/state_q_RNIIMVB1\[0\]/Y  spi_master_0/state_q_RNIQ8LS1\[0\]/C  spi_master_0/state_q_RNIQ8LS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNI9JLG\[1\]/A  spi_master_0/sck_q_RNI9JLG\[1\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/C  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[0\]/S  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/A  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/A  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[0\]/S  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIO87A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[8\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_29/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIIMVB1\[0\]/A  spi_master_0/state_q_RNIIMVB1\[0\]/Y  spi_master_0/ctr_q_RNO\[0\]/B  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[1\]/C  spi_master_0/sck_q_RNI9JLG\[1\]/Y  spi_master_0/sck_q_RNIFNQT1\[1\]/C  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[0\]/S  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_1KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  test_constants_spi_0/da_c2/B  test_constants_spi_0/da_c2/Y  test_constants_spi_0/da_c4/B  test_constants_spi_0/da_c4/Y  test_constants_spi_0/da_c5/A  test_constants_spi_0/da_c5/Y  test_constants_spi_0/da_n7/B  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[7\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_29/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[16\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[16\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI5PAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIIMVB1\[0\]/A  spi_master_0/state_q_RNIIMVB1\[0\]/Y  spi_master_0/sck_q_RNO\[0\]/A  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_1KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[0\]/CLK  test_constants_spi_0/da\[0\]/Q  test_constants_spi_0/da_c2/A  test_constants_spi_0/da_c2/Y  test_constants_spi_0/da_c4/B  test_constants_spi_0/da_c4/Y  test_constants_spi_0/da_c5/A  test_constants_spi_0/da_c5/Y  test_constants_spi_0/da_n7/B  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIIMVB1\[0\]/A  spi_master_0/state_q_RNIIMVB1\[0\]/Y  spi_master_0/sck_q_RNO\[1\]/C  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[6\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_29/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_27/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_1KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIIMVB1\[0\]/A  spi_master_0/state_q_RNIIMVB1\[0\]/Y  spi_master_0/ctr_q_RNO\[2\]/C  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIIMVB1\[0\]/A  spi_master_0/state_q_RNIIMVB1\[0\]/Y  spi_master_0/ctr_q_RNO\[1\]/C  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_11/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNISE6G\[1\]/A  spi_master_0/sck_q_RNISE6G\[1\]/Y  spi_master_0/mosi_q_RNO_1/A  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/S  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q_RNO/A  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[12\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[13\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[2\]/CLK  test_constants_spi_0/da\[2\]/Q  test_constants_spi_0/da_c2/C  test_constants_spi_0/da_c2/Y  test_constants_spi_0/da_c4/B  test_constants_spi_0/da_c4/Y  test_constants_spi_0/da_c5/A  test_constants_spi_0/da_c5/Y  test_constants_spi_0/da_n7/B  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[8\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_19/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/Y  clock_div_1MHZ_1KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_22/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_1KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_13/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/Y  clock_div_1MHZ_1KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[7\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/A  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI87FR\[1\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI87FR\[1\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/A  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[9\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIR9U\[1\]/B  spi_master_0/sck_q_RNIR9U\[1\]/Y  spi_master_0/state_q_RNO_2\[1\]/B  spi_master_0/state_q_RNO_2\[1\]/Y  spi_master_0/state_q_RNO_1\[1\]/B  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_22/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_1KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_19/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/Y  clock_div_1MHZ_1KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[6\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/A  clock_div_1MHZ_1KHZ_0/counter_RNIHFUM1\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[13\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[13\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[13\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  test_constants_spi_0/da_c2/B  test_constants_spi_0/da_c2/Y  test_constants_spi_0/da_c4/B  test_constants_spi_0/da_c4/Y  test_constants_spi_0/da_c5/A  test_constants_spi_0/da_c5/Y  test_constants_spi_0/da_n6/A  test_constants_spi_0/da_n6/Y  test_constants_spi_0/da\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[9\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI87FR\[1\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI87FR\[1\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/A  clock_div_1MHZ_1KHZ_0/counter_RNIU3PS2\[13\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/B  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIRDCE1\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/C  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/B  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[11\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/B  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI16I01\[9\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[1\]/A  spi_master_0/sck_q_RNIR9U\[1\]/Y  spi_master_0/state_q_RNO_2\[1\]/B  spi_master_0/state_q_RNO_2\[1\]/Y  spi_master_0/state_q_RNO_1\[1\]/B  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[15\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNIBJBA\[16\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIBJBA\[16\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIB9ND\[7\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIB9ND\[7\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUCUN\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/A  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI1LGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[7\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_1KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[11\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[11\]/B  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[11\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/A  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[6\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_21/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_1KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIB9ND\[7\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIB9ND\[7\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIN27H\[11\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIN27H\[11\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[13\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_3\[1\]/B  spi_master_0/state_q_RNO_3\[1\]/Y  spi_master_0/state_q_RNO_1\[1\]/C  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[14\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[11\]/A  clock_div_1MHZ_1KHZ_0/counter_RNI5DBA\[11\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/A  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[12\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIN27H\[11\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIN27H\[11\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI0PSM1\[5\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[7\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_22/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_1KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_15/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[3\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_15/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[14\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_1KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_42/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_1KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_36/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_1KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[16\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[16\]/Q  clock_div_1MHZ_1KHZ_0/counter_RNIBJBA\[16\]/A  clock_div_1MHZ_1KHZ_0/counter_RNIBJBA\[16\]/Y  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/B  clock_div_1MHZ_1KHZ_0/counter_RNIBE332\[10\]/Y  clock_div_1MHZ_1KHZ_0/clk_out_RNO/A  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNISE6G\[1\]/B  spi_master_0/sck_q_RNISE6G\[1\]/Y  spi_master_0/mosi_q_RNO_1/A  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/S  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q_RNO/A  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNI8ILG\[1\]/C  spi_master_0/sck_q_RNI8ILG\[1\]/Y  spi_master_0/state_q_RNO_0\[1\]/A  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[2\]/S  spi_master_0/data_q_3\[2\]/Y  spi_master_0/data_q_0\[2\]/B  spi_master_0/data_q_0\[2\]/Y  spi_master_0/data_q_1\[2\]/A  spi_master_0/data_q_1\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[3\]/S  spi_master_0/data_q_3\[3\]/Y  spi_master_0/data_q_0\[3\]/B  spi_master_0/data_q_0\[3\]/Y  spi_master_0/data_q_1\[3\]/A  spi_master_0/data_q_1\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[7\]/S  spi_master_0/data_q_3\[7\]/Y  spi_master_0/data_q_0\[7\]/B  spi_master_0/data_q_0\[7\]/Y  spi_master_0/data_q_1\[7\]/A  spi_master_0/data_q_1\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[1\]/S  spi_master_0/data_q_3\[1\]/Y  spi_master_0/data_q_0\[1\]/B  spi_master_0/data_q_0\[1\]/Y  spi_master_0/data_q_1\[1\]/A  spi_master_0/data_q_1\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[4\]/S  spi_master_0/data_q_3\[4\]/Y  spi_master_0/data_q_0\[4\]/B  spi_master_0/data_q_0\[4\]/Y  spi_master_0/data_q_1\[4\]/A  spi_master_0/data_q_1\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[5\]/S  spi_master_0/data_q_3\[5\]/Y  spi_master_0/data_q_0\[5\]/B  spi_master_0/data_q_0\[5\]/Y  spi_master_0/data_q_1\[5\]/A  spi_master_0/data_q_1\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[6\]/S  spi_master_0/data_q_3\[6\]/Y  spi_master_0/data_q_0\[6\]/B  spi_master_0/data_q_0\[6\]/Y  spi_master_0/data_q_1\[6\]/A  spi_master_0/data_q_1\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/sck_q_RNI8ILG\[1\]/B  spi_master_0/sck_q_RNI8ILG\[1\]/Y  spi_master_0/state_q_RNO_0\[1\]/A  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNI8ILG\[1\]/A  spi_master_0/sck_q_RNI8ILG\[1\]/Y  spi_master_0/state_q_RNO_0\[1\]/A  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/data_q_3\[0\]/B  spi_master_0/data_q_3\[0\]/Y  spi_master_0/data_q_0\[0\]/B  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  test_constants_spi_0/da_c2/B  test_constants_spi_0/da_c2/Y  test_constants_spi_0/da_c4/B  test_constants_spi_0/da_c4/Y  test_constants_spi_0/da_n5/A  test_constants_spi_0/da_n5/Y  test_constants_spi_0/da\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[3\]/CLK  test_constants_spi_0/da\[3\]/Q  test_constants_spi_0/da_c4/A  test_constants_spi_0/da_c4/Y  test_constants_spi_0/da_c5/A  test_constants_spi_0/da_c5/Y  test_constants_spi_0/da_n7/B  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[4\]/CLK  test_constants_spi_0/da\[4\]/Q  test_constants_spi_0/da_c4/C  test_constants_spi_0/da_c4/Y  test_constants_spi_0/da_c5/A  test_constants_spi_0/da_c5/Y  test_constants_spi_0/da_n7/B  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNO_3\[1\]/A  spi_master_0/state_q_RNO_3\[1\]/Y  spi_master_0/state_q_RNO_1\[1\]/C  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[13\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_42/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_1KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[13\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_38/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_1KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[12\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_38/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_1KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  test_constants_spi_0/da_c2/B  test_constants_spi_0/da_c2/Y  test_constants_spi_0/da_n4/B  test_constants_spi_0/da_n4/Y  test_constants_spi_0/da\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[3\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_13/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/Y  clock_div_1MHZ_1KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/mosi_q_RNO_1/B  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/S  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q_RNO/A  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIR9U\[1\]/B  spi_master_0/sck_q_RNIR9U\[1\]/Y  spi_master_0/state_q_RNIQ8LS1\[0\]/B  spi_master_0/state_q_RNIQ8LS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNI8ILG\[1\]/C  spi_master_0/sck_q_RNI8ILG\[1\]/Y  spi_master_0/state_q_RNO\[0\]/A  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNI8ILG\[1\]/C  spi_master_0/sck_q_RNI8ILG\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/A  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_13/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/Y  clock_div_1MHZ_1KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[6\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_19/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/Y  clock_div_1MHZ_1KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[0\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_6/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[3\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_11/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[5\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_0\[0\]/C  spi_master_0/state_q_RNO_0\[0\]/Y  spi_master_0/state_q_RNO\[0\]/B  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/un1_sck_q_2_1_SUM1/B  spi_master_0/un1_sck_q_2_1_SUM1/Y  spi_master_0/sck_q_RNO\[1\]/B  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/state_q_RNO_1\[1\]/A  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_6/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIR9U\[1\]/B  spi_master_0/sck_q_RNIR9U\[1\]/Y  spi_master_0/state_q_RNIQ8LS1\[0\]/B  spi_master_0/state_q_RNIQ8LS1\[0\]/Y  spi_master_0/ctr_q\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIR9U\[1\]/B  spi_master_0/sck_q_RNIR9U\[1\]/Y  spi_master_0/state_q_RNIQ8LS1\[0\]/B  spi_master_0/state_q_RNIQ8LS1\[0\]/Y  spi_master_0/ctr_q\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/state_q_RNO_2\[1\]/A  spi_master_0/state_q_RNO_2\[1\]/Y  spi_master_0/state_q_RNO_1\[1\]/B  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[0\]/CLK  spi_master_0/data_q\[0\]/Q  spi_master_0/data_q_3\[1\]/B  spi_master_0/data_q_3\[1\]/Y  spi_master_0/data_q_0\[1\]/B  spi_master_0/data_q_0\[1\]/Y  spi_master_0/data_q_1\[1\]/A  spi_master_0/data_q_1\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[1\]/CLK  spi_master_0/data_q\[1\]/Q  spi_master_0/data_q_3\[2\]/B  spi_master_0/data_q_3\[2\]/Y  spi_master_0/data_q_0\[2\]/B  spi_master_0/data_q_0\[2\]/Y  spi_master_0/data_q_1\[2\]/A  spi_master_0/data_q_1\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[2\]/CLK  spi_master_0/data_q\[2\]/Q  spi_master_0/data_q_3\[3\]/B  spi_master_0/data_q_3\[3\]/Y  spi_master_0/data_q_0\[3\]/B  spi_master_0/data_q_0\[3\]/Y  spi_master_0/data_q_1\[3\]/A  spi_master_0/data_q_1\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[3\]/CLK  spi_master_0/data_q\[3\]/Q  spi_master_0/data_q_3\[4\]/B  spi_master_0/data_q_3\[4\]/Y  spi_master_0/data_q_0\[4\]/B  spi_master_0/data_q_0\[4\]/Y  spi_master_0/data_q_1\[4\]/A  spi_master_0/data_q_1\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[4\]/CLK  spi_master_0/data_q\[4\]/Q  spi_master_0/data_q_3\[5\]/B  spi_master_0/data_q_3\[5\]/Y  spi_master_0/data_q_0\[5\]/B  spi_master_0/data_q_0\[5\]/Y  spi_master_0/data_q_1\[5\]/A  spi_master_0/data_q_1\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[5\]/CLK  spi_master_0/data_q\[5\]/Q  spi_master_0/data_q_3\[6\]/B  spi_master_0/data_q_3\[6\]/Y  spi_master_0/data_q_0\[6\]/B  spi_master_0/data_q_0\[6\]/Y  spi_master_0/data_q_1\[6\]/A  spi_master_0/data_q_1\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[6\]/CLK  spi_master_0/data_q\[6\]/Q  spi_master_0/data_q_3\[7\]/B  spi_master_0/data_q_3\[7\]/Y  spi_master_0/data_q_0\[7\]/B  spi_master_0/data_q_0\[7\]/Y  spi_master_0/data_q_1\[7\]/A  spi_master_0/data_q_1\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  test_constants_spi_0/da_c2/B  test_constants_spi_0/da_c2/Y  test_constants_spi_0/da_n3/A  test_constants_spi_0/da_n3/Y  test_constants_spi_0/da\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_0\[1\]/B  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[4\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_12/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_1KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[8\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_1KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[6\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[5\]/CLK  test_constants_spi_0/da\[5\]/Q  test_constants_spi_0/da_c5/B  test_constants_spi_0/da_c5/Y  test_constants_spi_0/da_n7/B  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_7/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_1KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[5\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[5\]/Y  clock_div_1MHZ_1KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[7\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/C  clock_div_1MHZ_1KHZ_0/counter_RNO\[7\]/Y  clock_div_1MHZ_1KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/A  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/state_q_RNO_1\[1\]/A  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/ctr_q_RNO\[2\]/A  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[12\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_36/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_1KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[9\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_27/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_1KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/un1_sck_q_2_1_SUM1/A  spi_master_0/un1_sck_q_2_1_SUM1/Y  spi_master_0/sck_q_RNO\[1\]/B  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_8/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_1KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[8\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_27/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_1KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[9\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_31/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_1KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[2\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_8/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_1KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_31/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_1KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNO_0\[0\]/B  spi_master_0/state_q_RNO_0\[0\]/Y  spi_master_0/state_q_RNO\[0\]/B  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[8\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_1KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[0\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_8/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_1KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[3\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_1KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[15\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/C  clock_div_1MHZ_1KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[0\]/CLK  test_constants_spi_0/da\[0\]/Q  test_constants_spi_0/da_n2/A  test_constants_spi_0/da_n2/Y  test_constants_spi_0/da\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[1\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_5/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_1KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[0\]/CLK  test_constants_spi_0/da\[0\]/Q  test_constants_spi_0/da_n1/B  test_constants_spi_0/da_n1/Y  test_constants_spi_0/da\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[12\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[9\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_1KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  test_constants_spi_0/da_n2/B  test_constants_spi_0/da_n2/Y  test_constants_spi_0/da\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[3\]/CLK  test_constants_spi_0/da\[3\]/Q  test_constants_spi_0/da_n4/A  test_constants_spi_0/da_n4/Y  test_constants_spi_0/da\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[10\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_1KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[13\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_1KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[3\]/CLK  test_constants_spi_0/da\[3\]/Q  test_constants_spi_0/da_n3/B  test_constants_spi_0/da_n3/Y  test_constants_spi_0/da\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/mosi_q/CLK  spi_master_0/mosi_q/Q  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q_RNO/A  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[7\]/CLK  spi_master_0/data_q\[7\]/Q  spi_master_0/data_q_0\[7\]/A  spi_master_0/data_q_0\[7\]/Y  spi_master_0/data_q_1\[7\]/A  spi_master_0/data_q_1\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[0\]/CLK  spi_master_0/data_q\[0\]/Q  spi_master_0/data_q_0\[0\]/A  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[1\]/CLK  spi_master_0/data_q\[1\]/Q  spi_master_0/data_q_0\[1\]/A  spi_master_0/data_q_0\[1\]/Y  spi_master_0/data_q_1\[1\]/A  spi_master_0/data_q_1\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[2\]/CLK  spi_master_0/data_q\[2\]/Q  spi_master_0/data_q_0\[2\]/A  spi_master_0/data_q_0\[2\]/Y  spi_master_0/data_q_1\[2\]/A  spi_master_0/data_q_1\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[3\]/CLK  spi_master_0/data_q\[3\]/Q  spi_master_0/data_q_0\[3\]/A  spi_master_0/data_q_0\[3\]/Y  spi_master_0/data_q_1\[3\]/A  spi_master_0/data_q_1\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[4\]/CLK  spi_master_0/data_q\[4\]/Q  spi_master_0/data_q_0\[4\]/A  spi_master_0/data_q_0\[4\]/Y  spi_master_0/data_q_1\[4\]/A  spi_master_0/data_q_1\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[5\]/CLK  spi_master_0/data_q\[5\]/Q  spi_master_0/data_q_0\[5\]/A  spi_master_0/data_q_0\[5\]/Y  spi_master_0/data_q_1\[5\]/A  spi_master_0/data_q_1\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[6\]/CLK  spi_master_0/data_q\[6\]/Q  spi_master_0/data_q_0\[6\]/A  spi_master_0/data_q_0\[6\]/Y  spi_master_0/data_q_1\[6\]/A  spi_master_0/data_q_1\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[7\]/CLK  spi_master_0/data_q\[7\]/Q  spi_master_0/mosi_q_RNO_0/B  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q_RNO/A  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNO\[0\]/B  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIQ8LS1\[0\]/A  spi_master_0/state_q_RNIQ8LS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT test_constants_spi_0/da\[6\]/CLK  test_constants_spi_0/da\[6\]/Q  test_constants_spi_0/da_n7/A  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[11\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_1KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[15\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_1KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[14\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_1KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[5\]/CLK  test_constants_spi_0/da\[5\]/Q  test_constants_spi_0/da_n5/B  test_constants_spi_0/da_n5/Y  test_constants_spi_0/da\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[6\]/CLK  test_constants_spi_0/da\[6\]/Q  test_constants_spi_0/da_n6/B  test_constants_spi_0/da_n6/Y  test_constants_spi_0/da\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNO\[1\]/A  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[0\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_4/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_4/Y  clock_div_1MHZ_1KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[0\]/CLK  test_constants_spi_0/da\[0\]/Q  test_constants_spi_0/da_RNO\[0\]/A  test_constants_spi_0/da_RNO\[0\]/Y  test_constants_spi_0/da\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[0\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_5/A  clock_div_1MHZ_1KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_1KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  test_constants_spi_0/da_n1/A  test_constants_spi_0/da_n1/Y  test_constants_spi_0/da\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[16\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[16\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/counter\[16\]/CLK  clock_div_1MHZ_1KHZ_0/counter\[16\]/Q  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/B  clock_div_1MHZ_1KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_1KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/st/CLK  test_constants_spi_0/st/Q  test_constants_spi_0/st_RNO/A  test_constants_spi_0/st_RNO/Y  test_constants_spi_0/st/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNO\[0\]/A  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[2\]/CLK  test_constants_spi_0/da\[2\]/Q  test_constants_spi_0/da_n2/C  test_constants_spi_0/da_n2/Y  test_constants_spi_0/da\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[4\]/CLK  test_constants_spi_0/da\[4\]/Q  test_constants_spi_0/da_n4/C  test_constants_spi_0/da_n4/Y  test_constants_spi_0/da\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/ctr_q_RNO\[2\]/B  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNO\[1\]/B  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[7\]/CLK  test_constants_spi_0/da\[7\]/Q  test_constants_spi_0/da_n7/C  test_constants_spi_0/da_n7/Y  test_constants_spi_0/da\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNO/C  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNO/C  clock_div_1MHZ_1KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_1KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  BUSY_pad/D  BUSY_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNISE6G\[1\]/A  spi_master_0/sck_q_RNISE6G\[1\]/Y  CLK_SCK_pad/D  CLK_SCK_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT test_constants_spi_0/da\[0\]/CLK  test_constants_spi_0/da\[0\]/Q  spi_master_0/data_q_3\[0\]/A  spi_master_0/data_q_3\[0\]/Y  spi_master_0/data_q_0\[0\]/B  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[1\]/CLK  test_constants_spi_0/da\[1\]/Q  spi_master_0/data_q_3\[1\]/A  spi_master_0/data_q_3\[1\]/Y  spi_master_0/data_q_0\[1\]/B  spi_master_0/data_q_0\[1\]/Y  spi_master_0/data_q_1\[1\]/A  spi_master_0/data_q_1\[1\]/Y  spi_master_0/data_q\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[3\]/CLK  test_constants_spi_0/da\[3\]/Q  spi_master_0/data_q_3\[3\]/A  spi_master_0/data_q_3\[3\]/Y  spi_master_0/data_q_0\[3\]/B  spi_master_0/data_q_0\[3\]/Y  spi_master_0/data_q_1\[3\]/A  spi_master_0/data_q_1\[3\]/Y  spi_master_0/data_q\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[2\]/CLK  test_constants_spi_0/da\[2\]/Q  spi_master_0/data_q_3\[2\]/A  spi_master_0/data_q_3\[2\]/Y  spi_master_0/data_q_0\[2\]/B  spi_master_0/data_q_0\[2\]/Y  spi_master_0/data_q_1\[2\]/A  spi_master_0/data_q_1\[2\]/Y  spi_master_0/data_q\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[4\]/CLK  test_constants_spi_0/da\[4\]/Q  spi_master_0/data_q_3\[4\]/A  spi_master_0/data_q_3\[4\]/Y  spi_master_0/data_q_0\[4\]/B  spi_master_0/data_q_0\[4\]/Y  spi_master_0/data_q_1\[4\]/A  spi_master_0/data_q_1\[4\]/Y  spi_master_0/data_q\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[5\]/CLK  test_constants_spi_0/da\[5\]/Q  spi_master_0/data_q_3\[5\]/A  spi_master_0/data_q_3\[5\]/Y  spi_master_0/data_q_0\[5\]/B  spi_master_0/data_q_0\[5\]/Y  spi_master_0/data_q_1\[5\]/A  spi_master_0/data_q_1\[5\]/Y  spi_master_0/data_q\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/da\[6\]/CLK  test_constants_spi_0/da\[6\]/Q  spi_master_0/data_q_3\[6\]/A  spi_master_0/data_q_3\[6\]/Y  spi_master_0/data_q_0\[6\]/B  spi_master_0/data_q_0\[6\]/Y  spi_master_0/data_q_1\[6\]/A  spi_master_0/data_q_1\[6\]/Y  spi_master_0/data_q\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/st/CLK  test_constants_spi_0/st/Q  spi_master_0/sck_q_RNIFNQT1\[1\]/B  spi_master_0/sck_q_RNIFNQT1\[1\]/Y  spi_master_0/data_q_0\[0\]/S  spi_master_0/data_q_0\[0\]/Y  spi_master_0/data_q_1\[0\]/A  spi_master_0/data_q_1\[0\]/Y  spi_master_0/data_q\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT test_constants_spi_0/st/CLK  test_constants_spi_0/st/Q  spi_master_0/state_q_RNO_0\[0\]/A  spi_master_0/state_q_RNO_0\[0\]/Y  spi_master_0/state_q_RNO\[0\]/B  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT spi_master_0/mosi_q/CLK  spi_master_0/mosi_q/Q  MOSI_pad/D  MOSI_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT test_constants_spi_0/da\[7\]/CLK  test_constants_spi_0/da\[7\]/Q  spi_master_0/data_q_3\[7\]/A  spi_master_0/data_q_3\[7\]/Y  spi_master_0/data_q_0\[7\]/B  spi_master_0/data_q_0\[7\]/Y  spi_master_0/data_q_1\[7\]/A  spi_master_0/data_q_1\[7\]/Y  spi_master_0/data_q\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[14\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[13\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/counter\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_1KHZ_0/clk_out/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/da\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/da\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/da\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/da\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/da\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/da\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/da\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_1KHZ_0/clk_out/CLK  clock_div_1MHZ_1KHZ_0/clk_out/Q  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/A  clock_div_1MHZ_1KHZ_0/clk_out_RNIODC3/Y  test_constants_spi_0/st/CLK  	(100000.0:100000.0:100000.0) )

  )
)
)
