#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 18 17:16:06 2019
# Process ID: 40306
# Current directory: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_gpio_lab_1_0_1_synth_1
# Command line: vivado -log zynq_gpio_lab_1_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_gpio_lab_1_0_1.tcl
# Log file: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_gpio_lab_1_0_1_synth_1/zynq_gpio_lab_1_0_1.vds
# Journal file: /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_gpio_lab_1_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source zynq_gpio_lab_1_0_1.tcl -notrace
Command: synth_design -top zynq_gpio_lab_1_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.109 ; gain = 86.992 ; free physical = 116797 ; free virtual = 130649
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_gpio_lab_1_0_1' [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_gpio_lab_1_0_1/synth/zynq_gpio_lab_1_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'gpio_lab_1_v1_0' [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ipshared/7a19/hdl/gpio_lab_1_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gpio_lab_1_v1_0_S00_AXI' [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ipshared/7a19/hdl/gpio_lab_1_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ipshared/7a19/hdl/gpio_lab_1_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ipshared/7a19/hdl/gpio_lab_1_v1_0_S00_AXI.v:364]
INFO: [Synth 8-256] done synthesizing module 'gpio_lab_1_v1_0_S00_AXI' (1#1) [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ipshared/7a19/hdl/gpio_lab_1_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'gpio_lab_1_v1_0' (2#1) [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ipshared/7a19/hdl/gpio_lab_1_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'zynq_gpio_lab_1_0_1' (3#1) [/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_gpio_lab_1_0_1/synth/zynq_gpio_lab_1_0_1.v:56]
WARNING: [Synth 8-3331] design gpio_lab_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design gpio_lab_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design gpio_lab_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design gpio_lab_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design gpio_lab_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design gpio_lab_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1444.656 ; gain = 129.539 ; free physical = 116742 ; free virtual = 130595
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1444.656 ; gain = 129.539 ; free physical = 116732 ; free virtual = 130585
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1815.789 ; gain = 0.000 ; free physical = 114989 ; free virtual = 128852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114988 ; free virtual = 128851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114988 ; free virtual = 128851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114988 ; free virtual = 128851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114970 ; free virtual = 128833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gpio_lab_1_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design zynq_gpio_lab_1_0_1 has port LEDS[0] driven by constant 1
WARNING: [Synth 8-3331] design zynq_gpio_lab_1_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design zynq_gpio_lab_1_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design zynq_gpio_lab_1_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design zynq_gpio_lab_1_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design zynq_gpio_lab_1_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design zynq_gpio_lab_1_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module zynq_gpio_lab_1_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module zynq_gpio_lab_1_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module zynq_gpio_lab_1_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module zynq_gpio_lab_1_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module zynq_gpio_lab_1_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gpio_lab_1_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module zynq_gpio_lab_1_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:29 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114976 ; free virtual = 128839
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114838 ; free virtual = 128702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114835 ; free virtual = 128698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:47 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114841 ; free virtual = 128704
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114846 ; free virtual = 128710
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114846 ; free virtual = 128710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114846 ; free virtual = 128710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114846 ; free virtual = 128710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114846 ; free virtual = 128710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114846 ; free virtual = 128710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   169|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   229|
|2     |  inst                           |gpio_lab_1_v1_0         |   229|
|3     |    gpio_lab_1_v1_0_S00_AXI_inst |gpio_lab_1_v1_0_S00_AXI |   229|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114846 ; free virtual = 128710
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1815.789 ; gain = 129.539 ; free physical = 114904 ; free virtual = 128768
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1815.789 ; gain = 500.672 ; free physical = 114911 ; free virtual = 128775
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1815.789 ; gain = 525.496 ; free physical = 114892 ; free virtual = 128756
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_gpio_lab_1_0_1_synth_1/zynq_gpio_lab_1_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_gpio_lab_1_0_1/zynq_gpio_lab_1_0_1.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.runs/zynq_gpio_lab_1_0_1_synth_1/zynq_gpio_lab_1_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_gpio_lab_1_0_1_utilization_synth.rpt -pb zynq_gpio_lab_1_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1839.805 ; gain = 0.000 ; free physical = 114879 ; free virtual = 128743
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 17:18:15 2019...
