TimeQuest Timing Analyzer report for animation
Wed Nov 20 22:46:47 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'flipflop:stage3|y[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'flipflop:stage3|y[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'flipflop:stage3|y[0]'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'flipflop:stage3|y[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; animation                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; flipflop:stage3|y[0]                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { flipflop:stage3|y[0] }                  ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                        ;
+------------+-----------------+---------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                    ;
+------------+-----------------+---------------------------------------+-------------------------+
; INF MHz    ; 184.23 MHz      ; flipflop:stage3|y[0]                  ; limit due to hold check ;
; 92.7 MHz   ; 92.7 MHz        ; CLOCK_50                              ;                         ;
; 145.52 MHz ; 145.52 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;                         ;
+------------+-----------------+---------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -4.724 ; -12.120       ;
; CLOCK_50                              ; -2.658 ; -19.781       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.128 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -2.714 ; -5.426        ;
; CLOCK_50                              ; -1.743 ; -45.874       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.670  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -4.724 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.358      ;
; -4.692 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.326      ;
; -4.620 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.254      ;
; -4.546 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.180      ;
; -4.477 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.360      ;
; -4.454 ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.179      ;
; -4.445 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.328      ;
; -4.392 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.117      ;
; -4.385 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.019      ;
; -4.373 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.256      ;
; -4.351 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.076      ;
; -4.304 ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.278      ;
; -4.299 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.182      ;
; -4.255 ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 5.980      ;
; -4.242 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.216      ;
; -4.216 ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 5.941      ;
; -4.201 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.175      ;
; -4.138 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 6.021      ;
; -4.109 ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 5.834      ;
; -4.105 ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.079      ;
; -4.066 ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 6.040      ;
; -4.046 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 5.680      ;
; -3.959 ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 5.933      ;
; -3.927 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 5.561      ;
; -3.799 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 5.682      ;
; -3.763 ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 5.488      ;
; -3.680 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.331      ; 5.563      ;
; -3.516 ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.422      ; 5.490      ;
; -2.919 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -0.973     ; 1.776      ;
; -2.760 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.314      ; 4.377      ;
; -2.513 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.314      ; 4.379      ;
; -1.867 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.277      ; 3.447      ;
; -1.806 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.441      ;
; -1.777 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.412      ;
; -1.714 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.349      ;
; -1.714 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.277      ; 3.294      ;
; -1.620 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.277      ; 3.449      ;
; -1.598 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.233      ;
; -1.579 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.970      ;
; -1.562 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.197      ;
; -1.559 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.443      ;
; -1.551 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.942      ;
; -1.530 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.414      ;
; -1.467 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.351      ;
; -1.467 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.277      ; 3.296      ;
; -1.456 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.091      ;
; -1.422 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.277      ; 3.002      ;
; -1.410 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.801      ;
; -1.382 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.017      ;
; -1.351 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.235      ;
; -1.332 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.972      ;
; -1.315 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.199      ;
; -1.304 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.944      ;
; -1.209 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.093      ;
; -1.175 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.277      ; 3.004      ;
; -1.163 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.803      ;
; -1.135 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 3.019      ;
; -0.967 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 2.602      ;
; -0.720 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.332      ; 2.604      ;
; -0.717 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.108      ;
; -0.655 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.088      ; 2.295      ;
; -0.464 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.276      ; 2.043      ;
; -0.383 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.221      ; 1.907      ;
; -0.217 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 2.276      ; 2.045      ;
; 2.017  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 4.902      ; 2.438      ;
; 2.264  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 4.902      ; 2.440      ;
; 2.517  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 4.902      ; 2.438      ;
; 2.764  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 4.902      ; 2.440      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -2.658 ; NextState:stage2|Y[0]                    ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -2.227     ; 0.967      ;
; -2.225 ; NextState:stage2|Y[1]                    ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -2.276     ; 0.485      ;
; -1.118 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.035      ; 2.618      ;
; -1.109 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.032      ; 2.606      ;
; -1.096 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.065      ; 2.626      ;
; -1.089 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.042      ; 2.596      ;
; -1.089 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.056      ; 2.610      ;
; -1.087 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.055      ; 2.607      ;
; -1.085 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.061      ; 2.611      ;
; -1.082 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.046      ; 2.593      ;
; -1.056 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.064      ; 2.585      ;
; -1.047 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.058      ; 2.570      ;
; -1.013 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.044      ; 2.522      ;
; -0.872 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.049      ; 2.386      ;
; -0.755 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.052      ; 2.272      ;
; -0.708 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.043      ; 2.216      ;
; -0.692 ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.053      ; 2.210      ;
; 0.028  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.677      ; 3.435      ;
; 0.255  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.677      ; 3.208      ;
; 0.280  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.680      ; 3.186      ;
; 0.489  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.677      ; 2.974      ;
; 0.495  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.675      ; 2.966      ;
; 0.519  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.674      ; 2.941      ;
; 0.528  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.677      ; 3.435      ;
; 0.560  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.677      ; 2.903      ;
; 0.561  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.677      ; 2.902      ;
; 0.566  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.677      ; 2.897      ;
; 0.572  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.677      ; 2.891      ;
; 0.626  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.730      ;
; 0.637  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.674      ; 2.823      ;
; 0.638  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.674      ; 2.822      ;
; 0.667  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.675      ; 2.794      ;
; 0.669  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.675      ; 2.792      ;
; 0.755  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.677      ; 3.208      ;
; 0.780  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.680      ; 3.186      ;
; 0.807  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.675      ; 2.654      ;
; 0.816  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.540      ;
; 0.816  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.540      ;
; 0.816  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.540      ;
; 0.816  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.540      ;
; 0.816  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.540      ;
; 0.816  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.540      ;
; 0.816  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.570      ; 2.540      ;
; 0.989  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.677      ; 2.974      ;
; 0.995  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.675      ; 2.966      ;
; 1.019  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.674      ; 2.941      ;
; 1.060  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.677      ; 2.903      ;
; 1.061  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.677      ; 2.902      ;
; 1.066  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.677      ; 2.897      ;
; 1.072  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.677      ; 2.891      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.084  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.685      ; 2.387      ;
; 1.126  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.730      ;
; 1.137  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.674      ; 2.823      ;
; 1.138  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.674      ; 2.822      ;
; 1.167  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.675      ; 2.794      ;
; 1.169  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.675      ; 2.792      ;
; 1.307  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.675      ; 2.654      ;
; 1.316  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.540      ;
; 1.316  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.540      ;
; 1.316  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.540      ;
; 1.316  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.540      ;
; 1.316  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.540      ;
; 1.316  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.540      ;
; 1.316  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.570      ; 2.540      ;
; 1.359  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.814      ; 2.241      ;
; 1.359  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.814      ; 2.241      ;
; 1.359  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.814      ; 2.241      ;
; 1.359  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.814      ; 2.241      ;
; 1.415  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.625      ; 1.996      ;
; 1.415  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.625      ; 1.996      ;
; 1.415  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.625      ; 1.996      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.584  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.685      ; 2.387      ;
; 1.859  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.814      ; 2.241      ;
; 1.859  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.814      ; 2.241      ;
; 1.859  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.814      ; 2.241      ;
; 1.859  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.814      ; 2.241      ;
; 1.915  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.625      ; 1.996      ;
; 1.915  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.625      ; 1.996      ;
; 1.915  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.625      ; 1.996      ;
; 9.213  ; moveInstances:stage5|main_clock:C0|Q[12] ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.013      ; 10.836     ;
; 9.216  ; moveInstances:stage5|main_clock:C0|Q[12] ; moveInstances:stage5|color[0]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.013      ; 10.833     ;
; 9.258  ; moveInstances:stage5|currentCYCLE[3]     ; moveInstances:stage5|inputY[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.201     ; 10.577     ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.128 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.886      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.917      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.161 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.853      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.163 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.884      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.169 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 6.846      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.171 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.083      ; 6.877      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.222 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.792      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 6.823      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.765      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.765      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.765      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.765      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.714 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 4.902      ; 2.438      ;
; -2.712 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 4.902      ; 2.440      ;
; -2.214 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 4.902      ; 2.438      ;
; -2.212 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 4.902      ; 2.440      ;
; -0.036 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.276      ; 1.740      ;
; 0.105  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.276      ; 1.881      ;
; 0.186  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.221      ; 1.907      ;
; 0.520  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.108      ;
; 0.522  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.110      ;
; 0.666  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 2.498      ;
; 0.770  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 2.602      ;
; 1.004  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.277      ; 2.781      ;
; 1.072  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.660      ;
; 1.081  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 2.913      ;
; 1.121  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.277      ; 2.898      ;
; 1.155  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 2.987      ;
; 1.185  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.017      ;
; 1.211  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.277      ; 2.988      ;
; 1.213  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.801      ;
; 1.225  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.277      ; 3.002      ;
; 1.245  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.833      ;
; 1.259  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.091      ;
; 1.261  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.093      ;
; 1.297  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.129      ;
; 1.330  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.918      ;
; 1.354  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.942      ;
; 1.365  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.197      ;
; 1.382  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.088      ; 2.970      ;
; 1.401  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.233      ;
; 1.413  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.245      ;
; 1.476  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.308      ;
; 1.505  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.337      ;
; 1.517  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.277      ; 3.294      ;
; 1.517  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.349      ;
; 1.580  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.412      ;
; 1.609  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.332      ; 3.441      ;
; 1.670  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.277      ; 3.447      ;
; 1.905  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 3.736      ;
; 2.009  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 3.840      ;
; 2.090  ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.012      ;
; 2.229  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.060      ;
; 2.322  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.153      ;
; 2.333  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.164      ;
; 2.340  ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.262      ;
; 2.426  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.257      ;
; 2.434  ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.356      ;
; 2.447  ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.369      ;
; 2.459  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.314      ; 4.273      ;
; 2.486  ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.408      ;
; 2.526  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.357      ;
; 2.562  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.393      ;
; 2.563  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.314      ; 4.377      ;
; 2.582  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.504      ;
; 2.585  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.416      ;
; 2.623  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.545      ;
; 2.630  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.461      ;
; 2.665  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.496      ;
; 2.666  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.497      ;
; 2.684  ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.606      ;
; 2.685  ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.607      ;
; 2.689  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.520      ;
; 2.769  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.331      ; 4.600      ;
; 2.791  ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.713      ;
; 2.830  ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.752      ;
; 2.926  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.848      ;
; 2.967  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.889      ;
; 3.029  ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 2.422      ; 4.951      ;
; 3.249  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -0.973     ; 1.776      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                           ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.743 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 1.343      ;
; -1.742 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 1.344      ;
; -1.741 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 1.345      ;
; -1.740 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 1.346      ;
; -1.739 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 1.347      ;
; -1.738 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 1.348      ;
; -1.495 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[13]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.674      ; 1.695      ;
; -1.472 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[11]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.677      ; 1.721      ;
; -1.423 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[1]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.675      ; 1.768      ;
; -1.298 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[14]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.674      ; 1.892      ;
; -1.298 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[5]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.674      ; 1.892      ;
; -1.270 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[0]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.675      ; 1.921      ;
; -1.270 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[6]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.675      ; 1.921      ;
; -1.270 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[12]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.675      ; 1.921      ;
; -1.243 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 1.343      ;
; -1.242 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 1.344      ;
; -1.241 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 1.345      ;
; -1.240 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 1.346      ;
; -1.239 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 1.347      ;
; -1.238 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 1.348      ;
; -1.234 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[3]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.677      ; 1.959      ;
; -1.234 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[7]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.677      ; 1.959      ;
; -1.227 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[9]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.677      ; 1.966      ;
; -1.145 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.625      ; 1.996      ;
; -1.145 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.625      ; 1.996      ;
; -1.145 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.625      ; 1.996      ;
; -1.089 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.814      ; 2.241      ;
; -1.089 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.814      ; 2.241      ;
; -1.089 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.814      ; 2.241      ;
; -1.089 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.814      ; 2.241      ;
; -1.084 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[8]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.677      ; 2.109      ;
; -1.026 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[2]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.677      ; 2.167      ;
; -1.026 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[10]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.677      ; 2.167      ;
; -0.995 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[13]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.674      ; 1.695      ;
; -0.972 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[11]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.677      ; 1.721      ;
; -0.923 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[1]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.675      ; 1.768      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.814 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.685      ; 2.387      ;
; -0.798 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[14]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.674      ; 1.892      ;
; -0.798 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[5]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.674      ; 1.892      ;
; -0.770 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[0]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.675      ; 1.921      ;
; -0.770 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[6]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.675      ; 1.921      ;
; -0.770 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[12]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.675      ; 1.921      ;
; -0.734 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[3]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.677      ; 1.959      ;
; -0.734 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[7]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.677      ; 1.959      ;
; -0.727 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[9]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.677      ; 1.966      ;
; -0.713 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[4]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.680      ; 2.483      ;
; -0.645 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.625      ; 1.996      ;
; -0.645 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.625      ; 1.996      ;
; -0.645 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.625      ; 1.996      ;
; -0.614 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 2.472      ;
; -0.589 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.814      ; 2.241      ;
; -0.589 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.814      ; 2.241      ;
; -0.589 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.814      ; 2.241      ;
; -0.589 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.814      ; 2.241      ;
; -0.584 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[8]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.677      ; 2.109      ;
; -0.546 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.570      ; 2.540      ;
; -0.526 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[2]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.677      ; 2.167      ;
; -0.526 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[10]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.677      ; 2.167      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.314 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.685      ; 2.387      ;
; -0.213 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[4]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.680      ; 2.483      ;
; -0.114 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 2.472      ;
; -0.046 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.570      ; 2.540      ;
; 0.391  ; moveInstances:stage5|ID.0001             ; moveInstances:stage5|ID.0001                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; moveInstances:stage5|ID.0011             ; moveInstances:stage5|ID.0011                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.753  ; flipflop:stage3|y[1]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.018      ;
; 0.754  ; flipflop:stage3|y[1]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.019      ;
; 0.800  ; changeCoordinate:stage4|address[0]       ; changeCoordinate:stage4|address[0]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; changeCoordinate:stage4|address[8]       ; changeCoordinate:stage4|address[8]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; moveInstances:stage5|main_clock:C0|Q[24] ; moveInstances:stage5|main_clock:C0|Q[24]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; moveInstances:stage5|main_clock:C0|Q[1]  ; moveInstances:stage5|main_clock:C0|Q[1]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; moveInstances:stage5|main_clock:C0|Q[4]  ; moveInstances:stage5|main_clock:C0|Q[4]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; changeCoordinate:stage4|address[1]       ; changeCoordinate:stage4|address[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; changeCoordinate:stage4|address[3]       ; changeCoordinate:stage4|address[3]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; changeCoordinate:stage4|address[6]       ; changeCoordinate:stage4|address[6]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; moveInstances:stage5|main_clock:C0|Q[8]  ; moveInstances:stage5|main_clock:C0|Q[8]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; moveInstances:stage5|main_clock:C0|Q[6]  ; moveInstances:stage5|main_clock:C0|Q[6]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; moveInstances:stage5|main_clock:C0|Q[10] ; moveInstances:stage5|main_clock:C0|Q[10]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.812  ; moveInstances:stage5|main_clock:C0|Q[11] ; moveInstances:stage5|main_clock:C0|Q[11]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.822  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.203      ; 1.259      ;
; 0.835  ; changeCoordinate:stage4|address[7]       ; changeCoordinate:stage4|address[7]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; changeCoordinate:stage4|address[9]       ; changeCoordinate:stage4|address[9]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; moveInstances:stage5|main_clock:C0|Q[18] ; moveInstances:stage5|main_clock:C0|Q[18]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.670 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.934      ;
; 0.704 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.968      ;
; 0.704 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.968      ;
; 0.726 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.991      ;
; 0.809 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.815 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.819 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.085      ;
; 0.825 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.829 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.839 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.104      ;
; 0.841 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.858 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.859 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.860 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.126      ;
; 0.862 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.926 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.191      ;
; 0.931 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.192      ;
; 0.944 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.210      ;
; 0.952 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.249      ;
; 0.954 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.251      ;
; 0.968 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.232      ;
; 0.970 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.267      ;
; 0.975 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.263      ;
; 0.983 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 1.271      ;
; 0.999 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.264      ;
; 1.052 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.318      ;
; 1.108 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.374      ;
; 1.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.418      ;
; 1.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.192 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.458      ;
; 1.198 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.202 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.209 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.212 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.517      ;
; 1.216 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 1.502      ;
; 1.216 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.234 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.545      ;
; 1.237 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.542      ;
; 1.237 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.548      ;
; 1.238 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.543      ;
; 1.238 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.555      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.550      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.545      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.505      ;
; 1.243 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.548      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.510      ;
; 1.245 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.511      ;
; 1.246 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.534      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.535      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.555      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.564      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.566      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.548      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.548      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.559      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.567      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.576      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.575      ;
; 1.265 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.564      ;
; 1.265 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.529      ;
; 1.269 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.285 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.596      ;
; 1.287 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.553      ;
; 1.296 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.561      ;
; 1.304 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.570      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.315 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.581      ;
; 1.334 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.350 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.616      ;
; 1.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.626      ;
; 1.367 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.632      ;
; 1.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.641      ;
; 1.378 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.644      ;
; 1.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.647      ;
; 1.386 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.652      ;
; 1.390 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.398 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.663      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.671      ;
; 1.406 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.672      ;
; 1.423 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.690      ;
; 1.423 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.690      ;
; 1.430 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.725      ;
; 1.434 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.719      ;
; 1.443 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.708      ;
; 1.457 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.723      ;
; 1.460 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.725      ;
; 1.461 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                                ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[13]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[13]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[13]~0|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[13]~0|datad   ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.708 ; 5.708 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.708 ; 5.708 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 5.354 ; 5.354 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 5.323 ; 5.323 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 3.229 ; 3.229 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 5.354 ; 5.354 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.278 ; 2.278 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -5.150 ; -5.150 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -5.150 ; -5.150 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.092  ; 0.092  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.537 ; -1.537 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.099 ; -0.099 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -2.116 ; -2.116 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.092  ; 0.092  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 10.055 ; 10.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.557  ; 9.557  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.557  ; 9.557  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.814  ; 9.814  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.804  ; 9.804  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.879  ; 9.879  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.869  ; 9.869  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 10.055 ; 10.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 10.055 ; 10.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 10.045 ; 10.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 10.045 ; 10.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.003  ; 6.003  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.490  ; 9.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.490  ; 9.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.500  ; 9.500  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.500  ; 9.500  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.660  ; 9.660  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.680  ; 9.680  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.053  ; 6.053  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.668  ; 9.668  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.668  ; 9.668  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.497  ; 9.497  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.497  ; 9.497  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.507  ; 9.507  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.507  ; 9.507  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.441  ; 9.441  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.421  ; 9.421  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.431  ; 9.431  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.120  ; 9.120  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.120  ; 9.120  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.350  ; 5.350  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 6.179 ; 6.179 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.179 ; 6.179 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.179 ; 6.179 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.436 ; 6.436 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.426 ; 6.426 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.501 ; 6.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.491 ; 6.491 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.677 ; 6.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.677 ; 6.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.667 ; 6.667 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.667 ; 6.667 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.003 ; 6.003 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.083 ; 7.083 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.083 ; 7.083 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.660 ; 6.660 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.660 ; 6.660 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.820 ; 6.820 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.840 ; 6.840 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.853 ; 6.853 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.853 ; 6.853 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.511 ; 6.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 7.059 ; 7.059 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.888 ; 6.888 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.888 ; 6.888 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.898 ; 6.898 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.898 ; 6.898 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.812 ; 6.812 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.822 ; 6.822 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.511 ; 6.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.511 ; 6.511 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.350 ; 5.350 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.720 ; -4.838        ;
; CLOCK_50                              ; -0.745 ; -1.486        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.900 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.515 ; -3.028        ;
; CLOCK_50                              ; -1.147 ; -34.705       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.315  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.720 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.799      ;
; -1.710 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.789      ;
; -1.675 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.754      ;
; -1.634 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.713      ;
; -1.613 ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.761      ;
; -1.610 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.801      ;
; -1.600 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.791      ;
; -1.585 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.733      ;
; -1.565 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.756      ;
; -1.561 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.709      ;
; -1.545 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.624      ;
; -1.529 ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.789      ;
; -1.524 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.715      ;
; -1.516 ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.664      ;
; -1.508 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -0.893     ; 0.844      ;
; -1.501 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.761      ;
; -1.493 ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.641      ;
; -1.477 ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.737      ;
; -1.439 ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.587      ;
; -1.435 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.626      ;
; -1.432 ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.692      ;
; -1.412 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.491      ;
; -1.409 ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.669      ;
; -1.355 ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.615      ;
; -1.340 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.419      ;
; -1.302 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.493      ;
; -1.259 ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.407      ;
; -1.230 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.086      ; 2.421      ;
; -1.162 ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.155      ; 2.422      ;
; -0.860 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.093      ; 1.946      ;
; -0.750 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.093      ; 1.948      ;
; -0.492 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 1.552      ;
; -0.461 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.541      ;
; -0.444 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.524      ;
; -0.413 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.493      ;
; -0.407 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 1.467      ;
; -0.382 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 1.554      ;
; -0.360 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.440      ;
; -0.351 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.543      ;
; -0.337 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 1.319      ;
; -0.335 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.415      ;
; -0.334 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.526      ;
; -0.319 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 1.301      ;
; -0.303 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.495      ;
; -0.297 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 1.469      ;
; -0.290 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.370      ;
; -0.277 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 1.337      ;
; -0.253 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.333      ;
; -0.250 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 1.232      ;
; -0.250 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.442      ;
; -0.227 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 1.321      ;
; -0.225 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.417      ;
; -0.209 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 1.303      ;
; -0.180 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.372      ;
; -0.167 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 1.339      ;
; -0.143 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.335      ;
; -0.140 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 1.234      ;
; -0.112 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.192      ;
; -0.044 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.845      ; 0.882      ;
; -0.002 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.087      ; 1.194      ;
; 0.021  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 0.961      ;
; 0.049  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.989      ; 1.045      ;
; 0.115  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 0.945      ;
; 0.225  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.067      ; 0.947      ;
; 1.508  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.499      ; 1.125      ;
; 1.618  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.499      ; 1.127      ;
; 2.008  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.499      ; 1.125      ;
; 2.118  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.499      ; 1.127      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.745 ; NextState:stage2|Y[1]                ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.067     ; 0.210      ;
; -0.741 ; NextState:stage2|Y[0]                ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.849     ; 0.424      ;
; 0.280  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.937      ; 1.156      ;
; 0.285  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.939      ; 1.153      ;
; 0.298  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.968      ; 1.169      ;
; 0.301  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.946      ; 1.144      ;
; 0.302  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.958      ; 1.155      ;
; 0.303  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.949      ; 1.145      ;
; 0.305  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.959      ; 1.153      ;
; 0.306  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.964      ; 1.157      ;
; 0.323  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.966      ; 1.142      ;
; 0.331  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.961      ; 1.129      ;
; 0.336  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.948      ; 1.111      ;
; 0.389  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.953      ; 1.063      ;
; 0.458  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.947      ; 0.988      ;
; 0.462  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.955      ; 0.992      ;
; 0.468  ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 0.956      ; 0.987      ;
; 0.788  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.651      ; 1.536      ;
; 0.808  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.277      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.267      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.267      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.267      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.267      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.267      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.267      ;
; 0.818  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.412      ; 1.267      ;
; 0.892  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.651      ; 1.432      ;
; 0.914  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.654      ; 1.413      ;
; 1.007  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.651      ; 1.317      ;
; 1.008  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.650      ; 1.315      ;
; 1.018  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.648      ; 1.303      ;
; 1.019  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.651      ; 1.305      ;
; 1.019  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.651      ; 1.305      ;
; 1.024  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.651      ; 1.300      ;
; 1.030  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.651      ; 1.294      ;
; 1.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.510      ; 1.137      ;
; 1.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.510      ; 1.137      ;
; 1.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.510      ; 1.137      ;
; 1.046  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.510      ; 1.137      ;
; 1.064  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.648      ; 1.257      ;
; 1.067  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.648      ; 1.254      ;
; 1.076  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.432      ; 1.029      ;
; 1.076  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.432      ; 1.029      ;
; 1.076  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.432      ; 1.029      ;
; 1.085  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.650      ; 1.238      ;
; 1.086  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.650      ; 1.237      ;
; 1.141  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.650      ; 1.182      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.148  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.660      ; 1.185      ;
; 1.288  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[11]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.651      ; 1.536      ;
; 1.308  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.277      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.267      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.267      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.267      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.267      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.267      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.267      ;
; 1.318  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.412      ; 1.267      ;
; 1.392  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[8]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.651      ; 1.432      ;
; 1.414  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[4]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.654      ; 1.413      ;
; 1.507  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[2]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.651      ; 1.317      ;
; 1.508  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[0]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.650      ; 1.315      ;
; 1.518  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[13]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.648      ; 1.303      ;
; 1.519  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[3]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.651      ; 1.305      ;
; 1.519  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[7]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.651      ; 1.305      ;
; 1.524  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[10]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.651      ; 1.300      ;
; 1.530  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[9]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.651      ; 1.294      ;
; 1.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.510      ; 1.137      ;
; 1.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.510      ; 1.137      ;
; 1.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.510      ; 1.137      ;
; 1.546  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.510      ; 1.137      ;
; 1.564  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[14]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.648      ; 1.257      ;
; 1.567  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[5]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.648      ; 1.254      ;
; 1.576  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.432      ; 1.029      ;
; 1.576  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.432      ; 1.029      ;
; 1.576  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.432      ; 1.029      ;
; 1.585  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[12]                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.650      ; 1.238      ;
; 1.586  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[1]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.650      ; 1.237      ;
; 1.641  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|addressBackground[6]                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.650      ; 1.182      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 1.648  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.660      ; 1.185      ;
; 14.937 ; moveInstances:stage5|currentCYCLE[3] ; moveInstances:stage5|inputY[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.311     ; 4.784      ;
; 15.105 ; moveInstances:stage5|currentCYCLE[6] ; moveInstances:stage5|inputY[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.311     ; 4.616      ;
; 15.121 ; moveInstances:stage5|currentCYCLE[2] ; moveInstances:stage5|inputY[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.311     ; 4.600      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.900 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.155      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.908 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.146      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.910 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 3.176      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.917 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.137      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.918 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.167      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.927 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.158      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.942 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.112      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.102      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.133      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.133      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.133      ;
; 36.952 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.086      ; 3.133      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.515 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.499      ; 1.125      ;
; -1.513 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.499      ; 1.127      ;
; -1.015 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.499      ; 1.125      ;
; -1.013 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.499      ; 1.127      ;
; 0.237  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 0.804      ;
; 0.309  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 0.876      ;
; 0.472  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 0.961      ;
; 0.474  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 0.963      ;
; 0.537  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.845      ; 0.882      ;
; 0.539  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.126      ;
; 0.605  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.192      ;
; 0.662  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 1.229      ;
; 0.678  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 1.167      ;
; 0.680  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.267      ;
; 0.717  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.304      ;
; 0.731  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 1.298      ;
; 0.743  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 1.232      ;
; 0.746  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.333      ;
; 0.747  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 1.314      ;
; 0.756  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 1.245      ;
; 0.762  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.349      ;
; 0.770  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 1.337      ;
; 0.783  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.370      ;
; 0.787  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.374      ;
; 0.800  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 1.289      ;
; 0.812  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 1.301      ;
; 0.828  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.415      ;
; 0.830  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.989      ; 1.319      ;
; 0.840  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.427      ;
; 0.853  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.440      ;
; 0.871  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.458      ;
; 0.888  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.475      ;
; 0.900  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 1.467      ;
; 0.906  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.493      ;
; 0.937  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.524      ;
; 0.954  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.087      ; 1.541      ;
; 0.985  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.067      ; 1.552      ;
; 1.072  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.658      ;
; 1.138  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.724      ;
; 1.139  ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 1.794      ;
; 1.194  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.780      ;
; 1.224  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.810      ;
; 1.229  ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 1.884      ;
; 1.260  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.846      ;
; 1.272  ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 1.927      ;
; 1.287  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.093      ; 1.880      ;
; 1.290  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.876      ;
; 1.306  ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 1.961      ;
; 1.308  ; moveInstances:stage5|inputY[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 1.963      ;
; 1.335  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.921      ;
; 1.342  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.928      ;
; 1.350  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.936      ;
; 1.351  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.006      ;
; 1.353  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.093      ; 1.946      ;
; 1.372  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.958      ;
; 1.375  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.030      ;
; 1.398  ; moveInstances:stage5|inputY[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.053      ;
; 1.401  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.987      ;
; 1.403  ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.058      ;
; 1.408  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 1.994      ;
; 1.416  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 2.002      ;
; 1.426  ; moveInstances:stage5|inputY[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.081      ;
; 1.438  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.086      ; 2.024      ;
; 1.475  ; moveInstances:stage5|inputY[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.130      ;
; 1.520  ; moveInstances:stage5|inputY[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.175      ;
; 1.544  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.199      ;
; 1.572  ; moveInstances:stage5|inputY[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.155      ; 2.227      ;
; 2.237  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -0.893     ; 0.844      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                           ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.147 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[13]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.648      ; 0.794      ;
; -1.133 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[11]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.651      ; 0.811      ;
; -1.128 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[1]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.650      ; 0.815      ;
; -1.057 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 0.648      ;
; -1.055 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 0.650      ;
; -1.054 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 0.651      ;
; -1.054 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 0.651      ;
; -1.053 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 0.652      ;
; -1.053 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 0.652      ;
; -1.034 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[6]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.650      ; 0.909      ;
; -1.029 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[14]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.648      ; 0.912      ;
; -1.028 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[5]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.648      ; 0.913      ;
; -1.022 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[7]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.651      ; 0.922      ;
; -1.020 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[3]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.651      ; 0.924      ;
; -1.017 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[9]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.651      ; 0.927      ;
; -0.987 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[12]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.650      ; 0.956      ;
; -0.974 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[8]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.651      ; 0.970      ;
; -0.960 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[0]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.650      ; 0.983      ;
; -0.905 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[2]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.651      ; 1.039      ;
; -0.860 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[10]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.651      ; 1.084      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.768 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.660      ; 1.185      ;
; -0.720 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[4]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.654      ; 1.227      ;
; -0.696 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.432      ; 1.029      ;
; -0.696 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.432      ; 1.029      ;
; -0.696 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.432      ; 1.029      ;
; -0.666 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.510      ; 1.137      ;
; -0.666 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.510      ; 1.137      ;
; -0.666 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.510      ; 1.137      ;
; -0.666 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.510      ; 1.137      ;
; -0.647 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[13]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.648      ; 0.794      ;
; -0.633 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[11]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.651      ; 0.811      ;
; -0.628 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[1]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.650      ; 0.815      ;
; -0.557 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 0.648      ;
; -0.555 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 0.650      ;
; -0.554 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 0.651      ;
; -0.554 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 0.651      ;
; -0.553 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 0.652      ;
; -0.553 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 0.652      ;
; -0.545 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 1.160      ;
; -0.534 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[6]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.650      ; 0.909      ;
; -0.529 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[14]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.648      ; 0.912      ;
; -0.528 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[5]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.648      ; 0.913      ;
; -0.522 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[7]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.651      ; 0.922      ;
; -0.520 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[3]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.651      ; 0.924      ;
; -0.517 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[9]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.651      ; 0.927      ;
; -0.487 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[12]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.650      ; 0.956      ;
; -0.474 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[8]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.651      ; 0.970      ;
; -0.460 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[0]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.650      ; 0.983      ;
; -0.438 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.412      ; 1.267      ;
; -0.405 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[2]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.651      ; 1.039      ;
; -0.360 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[10]                                                                                     ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.651      ; 1.084      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.268 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.660      ; 1.185      ;
; -0.220 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|addressBackground[4]                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.654      ; 1.227      ;
; -0.196 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.432      ; 1.029      ;
; -0.196 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.432      ; 1.029      ;
; -0.196 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.432      ; 1.029      ;
; -0.166 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.510      ; 1.137      ;
; -0.166 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.510      ; 1.137      ;
; -0.166 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.510      ; 1.137      ;
; -0.166 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.510      ; 1.137      ;
; -0.045 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 1.160      ;
; 0.062  ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.412      ; 1.267      ;
; 0.168  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.317      ; 0.623      ;
; 0.215  ; moveInstances:stage5|ID.0001             ; moveInstances:stage5|ID.0001                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; moveInstances:stage5|ID.0011             ; moveInstances:stage5|ID.0011                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.222  ; moveInstances:stage5|inputX[0]           ; changeCoordinate:stage4|addressBackground[0]                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.244      ; 0.618      ;
; 0.312  ; moveInstances:stage5|inputX[4]           ; changeCoordinate:stage4|addressBackground[4]                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.241      ; 0.705      ;
; 0.329  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.313      ; 0.780      ;
; 0.341  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.308      ; 0.787      ;
; 0.349  ; flipflop:stage3|y[1]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.501      ;
; 0.349  ; flipflop:stage3|y[1]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.501      ;
; 0.354  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.302      ; 0.794      ;
; 0.357  ; changeCoordinate:stage4|address[0]       ; changeCoordinate:stage4|address[0]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; changeCoordinate:stage4|address[8]       ; changeCoordinate:stage4|address[8]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; moveInstances:stage5|main_clock:C0|Q[1]  ; moveInstances:stage5|main_clock:C0|Q[1]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; moveInstances:stage5|main_clock:C0|Q[24] ; moveInstances:stage5|main_clock:C0|Q[24]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; moveInstances:stage5|main_clock:C0|Q[4]  ; moveInstances:stage5|main_clock:C0|Q[4]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; changeCoordinate:stage4|address[1]       ; changeCoordinate:stage4|address[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; moveInstances:stage5|main_clock:C0|Q[6]  ; moveInstances:stage5|main_clock:C0|Q[6]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; changeCoordinate:stage4|address[3]       ; changeCoordinate:stage4|address[3]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; changeCoordinate:stage4|address[6]       ; changeCoordinate:stage4|address[6]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; moveInstances:stage5|main_clock:C0|Q[8]  ; moveInstances:stage5|main_clock:C0|Q[8]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.315 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.465      ;
; 0.322 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.472      ;
; 0.323 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.473      ;
; 0.333 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.484      ;
; 0.362 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.525      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.412 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.618      ;
; 0.413 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.619      ;
; 0.418 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.570      ;
; 0.423 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.629      ;
; 0.423 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.571      ;
; 0.428 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 0.625      ;
; 0.444 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.593      ;
; 0.445 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 0.618      ;
; 0.448 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.598      ;
; 0.449 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.600      ;
; 0.459 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.611      ;
; 0.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.504 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.665      ;
; 0.517 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.529 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.751      ;
; 0.535 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.748      ;
; 0.535 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.750      ;
; 0.538 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.751      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.752      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.764      ;
; 0.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.765      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.766      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.763      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.719      ;
; 0.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 0.747      ;
; 0.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.757      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.758      ;
; 0.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 0.749      ;
; 0.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.768      ;
; 0.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.774      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.772      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.780      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.767      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.710      ;
; 0.565 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.714      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.787      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.579 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.746      ;
; 0.598 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.749      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.757      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.756      ;
; 0.607 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.617 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.631 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.835      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.828      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.786      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.793      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.793      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.794      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.873      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                                ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage2|Mux2~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[13]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; stage4|addressBackground[13]~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[13]~0|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage4|addressBackground[13]~0|datad   ;
+-------+--------------+----------------+------------------+----------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.273 ; 3.273 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.273 ; 3.273 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 2.299 ; 2.299 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 2.286 ; 2.286 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.400 ; 1.400 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.299 ; 2.299 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.937 ; 0.937 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.814 ; -2.814 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.814 ; -2.814 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.300  ; 0.300  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.382 ; -0.382 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.236  ; 0.236  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.664 ; -0.664 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.300  ; 0.300  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.820 ; 4.820 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.675 ; 4.675 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.747 ; 4.747 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.820 ; 4.820 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.820 ; 4.820 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.810 ; 4.810 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.810 ; 4.810 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.016 ; 3.016 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.771 ; 4.771 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.771 ; 4.771 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.771 ; 4.771 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.576 ; 4.576 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.576 ; 4.576 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.586 ; 4.586 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.586 ; 4.586 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.659 ; 4.659 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.670 ; 4.670 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.670 ; 4.670 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.570 ; 4.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.570 ; 4.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.528 ; 4.528 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.538 ; 4.538 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.381 ; 4.381 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.381 ; 4.381 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.208 ; 3.208 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.198 ; 3.198 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.270 ; 3.270 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.260 ; 3.260 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.343 ; 3.343 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.343 ; 3.343 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.333 ; 3.333 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.333 ; 3.333 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.016 ; 3.016 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.321 ; 3.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.321 ; 3.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.321 ; 3.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.331 ; 3.331 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.331 ; 3.331 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.384 ; 3.384 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.404 ; 3.404 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.190 ; 3.190 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.466 ; 3.466 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.379 ; 3.379 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.379 ; 3.379 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.357 ; 3.357 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.337 ; 3.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.347 ; 3.347 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.190 ; 3.190 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.190 ; 3.190 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.724  ; -2.714  ; N/A      ; N/A     ; 0.500               ;
;  CLOCK_50                              ; -2.658  ; -1.743  ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.128  ; 0.315   ; N/A      ; N/A     ; 17.873              ;
;  flipflop:stage3|y[0]                  ; -4.724  ; -2.714  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -31.901 ; -51.3   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -19.781 ; -45.874 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  flipflop:stage3|y[0]                  ; -12.120 ; -5.426  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+---------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.708 ; 5.708 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.708 ; 5.708 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 5.354 ; 5.354 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 5.323 ; 5.323 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 3.229 ; 3.229 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 5.354 ; 5.354 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.278 ; 2.278 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.814 ; -2.814 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.814 ; -2.814 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.300  ; 0.300  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.382 ; -0.382 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.236  ; 0.236  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.664 ; -0.664 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.300  ; 0.300  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 10.055 ; 10.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.557  ; 9.557  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.557  ; 9.557  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.814  ; 9.814  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.804  ; 9.804  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.879  ; 9.879  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.869  ; 9.869  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 10.055 ; 10.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 10.055 ; 10.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 10.045 ; 10.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 10.045 ; 10.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.003  ; 6.003  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.490  ; 9.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.490  ; 9.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.500  ; 9.500  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.500  ; 9.500  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.660  ; 9.660  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.680  ; 9.680  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.693  ; 9.693  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.053  ; 6.053  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.668  ; 9.668  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.668  ; 9.668  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.497  ; 9.497  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.497  ; 9.497  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.507  ; 9.507  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.507  ; 9.507  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.441  ; 9.441  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.421  ; 9.421  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.431  ; 9.431  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.120  ; 9.120  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.120  ; 9.120  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.350  ; 5.350  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.208 ; 3.208 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.198 ; 3.198 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.270 ; 3.270 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.260 ; 3.260 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.343 ; 3.343 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.343 ; 3.343 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.333 ; 3.333 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.333 ; 3.333 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.016 ; 3.016 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.321 ; 3.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.321 ; 3.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.321 ; 3.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.331 ; 3.331 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.331 ; 3.331 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.384 ; 3.384 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.404 ; 3.404 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.415 ; 3.415 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.190 ; 3.190 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.466 ; 3.466 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.379 ; 3.379 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.379 ; 3.379 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.357 ; 3.357 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.337 ; 3.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.347 ; 3.347 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.190 ; 3.190 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.190 ; 3.190 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 394144   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 93       ; 110      ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 1377     ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 394144   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 93       ; 110      ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 1377     ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 82    ; 82   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 20 22:46:41 2013
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "stage2|start|combout" is a latch
    Warning (335094): Node "stage2|Y[0]|combout" is a latch
    Warning (335094): Node "stage2|Y[1]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name flipflop:stage3|y[0] flipflop:stage3|y[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.724
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.724       -12.120 flipflop:stage3|y[0] 
    Info (332119):    -2.658       -19.781 CLOCK_50 
    Info (332119):    33.128         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.714        -5.426 flipflop:stage3|y[0] 
    Info (332119):    -1.743       -45.874 CLOCK_50 
    Info (332119):     0.670         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.720        -4.838 flipflop:stage3|y[0] 
    Info (332119):    -0.745        -1.486 CLOCK_50 
    Info (332119):    36.900         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.515        -3.028 flipflop:stage3|y[0] 
    Info (332119):    -1.147       -34.705 CLOCK_50 
    Info (332119):     0.315         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 288 megabytes
    Info: Processing ended: Wed Nov 20 22:46:47 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


