# Microsemi Physical design constraints file

# Version: 2022.2 2022.2.0.10

# Design Name:  

# Input Netlist Format: EDIF 

# Family: IGLOO2 , Die: M2GL005 , Package: 256 VF , Speed grade: STD 

# Date generated: Tue Feb 28 16:27:33 2023 


#
# IO banks setting
#


#
# Local clock constraints
#


#
# Region constraints
#


#
# I/O constraints
#


#
# Core cell constraints
#

