# 0 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base-mods-display.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base-mods-display.dts"
# 19 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base-mods-display.dts"
# 1 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 1
# 16 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common-p3310-1000-a00.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common-p3310-1000-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/types.h" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/gpio/tegra186-gpio.h" 1
# 29 "./nvidia/soc/tegra/kernel-include/dt-bindings/gpio/tegra186-gpio.h"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/gpio/gpio.h" 1
# 30 "./nvidia/soc/tegra/kernel-include/dt-bindings/gpio/tegra186-gpio.h" 2
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/audio/tegra186-audio.h" 1
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
/dts-v1/;

/memreserve/ 0x80000000 0x00010000;

# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm.dtsi"
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-cpus-2D4A.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-cpus-2D4A.dtsi"
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-a57-cpuidle.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-a57-cpuidle.dtsi"
/ {
 cpus {

  A57_CORE_POWER_STATES: a57_core_power_states {
   compatible = "nvidia,tegra186-cpuidle-a57";

   A57_C1: c1 {
    compatible = "nvidia,tegra186-cpuidle-a57";
    state-name = "Clock gated";
    wakeup-latency-us = <1>;
    min-residency-us = <1>;
    power = <70>;
    pmstate = <0x1>;
    status = "okay";
   };
   A57_C7: c7 {
    compatible = "nvidia,tegra186-cpuidle-a57";
    state-name = "Core powergate";
    wakeup-latency-us = <130>;
    min-residency-us = <0xffffffff>;
    power = <60>;
    pmstate = <0x7>;
    arm,psci-suspend-param= <0x40000007>;
    status = "okay";
   };
  };

  a57_cluster_power_states {
   compatible = "nvidia,tegra186-cpuidle-a57-cluster";
   cc1 {
    state-name = "Cluster clock gated";
    wakeup-latency-us = <1>;
    min-residency-us = <1>;
    power = <65>;
    pmstate = <0x1>;
    status = "okay";
   };
   cc6 {
    state-name = "Cluster powergate";
    wakeup-latency-us = <350>;
    min-residency-us = <5000>;
    power = <19>;
    pmstate = <0x6>;
    status = "okay";
   };
   cc7 {
    state-name = "Cluster railgate";
    wakeup-latency-us = <80>;
    min-residency-us = <800>;
    power = <5>;
    pmstate = <0x7>;
    status = "disabled";
   };
  };

  a57_crossover_thresholds {
   compatible = "nvidia,tegra186-cpuidle-a57-thresholds";

   thresholds {
    crossover_cc1_cc6 = <5000>;
    crossover_cc1_cc7 = <700>;
   };
  };
 };
};
# 22 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-cpus-2D4A.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-denver-cpuidle.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-denver-cpuidle.dtsi"
/ {
 cpus {
  DENVER_CORE_POWER_STATES: denver_core_power_states {
   compatible = "nvidia,tegra186-cpuidle-denver";

   DENVER_C1: c1 {
    compatible = "nvidia,tegra186-cpuidle-denver";
    state-name = "Clock gated";
    wakeup-latency-us = <1>;
    min-residency-us = <1>;
    power = <70>;
    pmstate = <0x1>;
    status = "okay";
   };
   DENVER_C6: c6 {
    compatible = "nvidia,tegra186-cpuidle-denver";
    state-name = "Virtual core powergate";
    wakeup-latency-us = <190>;
    min-residency-us = <0xffffffff>;
    power = <60>;
    pmstate = <0x6>;
    arm,psci-suspend-param= <0x6>;
    status = "okay";
   };
   DENVER_C7: c7 {
    compatible = "nvidia,tegra186-cpuidle-denver";
    state-name = "Core powergate";
    wakeup-latency-us = <560>;
    min-residency-us = <0xffffffff>;
    power = <60>;
    pmstate = <0x7>;
    arm,psci-suspend-param= <0x40000007>;
    status = "okay";
   };
  };

  denver_cluster_power_states {
   compatible = "nvidia,tegra186-cpuidle-denver-cluster";
   cc1 {
    state-name = "Cluster clock gated";
    wakeup-latency-us = <1>;
    min-residency-us = <1>;
    power = <65>;
    pmstate = <0x1>;
    status = "okay";
   };
   cc6 {
    state-name = "Cluster powergate";
    wakeup-latency-us = <450>;
    min-residency-us = <5000>;
    power = <19>;
    pmstate = <0x6>;
    status = "okay";
   };
   cc7 {
    state-name = "Cluster railgate";
    wakeup-latency-us = <80>;
    min-residency-us = <800>;
    power = <5>;
    pmstate = <0x7>;
    status = "disabled";
   };
  };

  denver_crossover_thresholds {
   compatible = "nvidia,tegra186-cpuidle-denver-thresholds";

   thresholds {
    crossover_c1_c6 = <1000>;
    crossover_cc1_cc6 = <5000>;
    crossover_cc1_cc7 = <20000>;
   };
  };
 };
};
# 23 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-cpus-2D4A.dtsi" 2

/ {
 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&denver_0>;
    };
    core1 {
     cpu = <&denver_1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu_a57_0>;
    };
    core1 {
     cpu = <&cpu_a57_1>;
    };
    core2 {
     cpu = <&cpu_a57_2>;
    };
    core3 {
     cpu = <&cpu_a57_3>;
    };
   };
  };

  denver_0: cpu@0 {
   device_type = "cpu";
   compatible = "nvidia,denver", "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&DENVER_C6 &DENVER_C7>;
   cpu-ipc = <1024>;
   next-level-cache = <&L2_DENVER>;
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_DENVER &CPU_COST_DENVER>;
  };

  denver_1: cpu@1 {
   device_type = "cpu";
   compatible = "nvidia,denver", "arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
   cpu-idle-states = <&DENVER_C6 &DENVER_C7>;
   cpu-ipc = <1024>;
   next-level-cache = <&L2_DENVER>;
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_DENVER &CPU_COST_DENVER>;
  };

  cpu_a57_0: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a57-64bit", "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&A57_C7>;
   cpu-ipc = <752>;
   next-level-cache = <&L2_A57>;
   capacity-dmips-mhz = <752>;
   sched-energy-costs = <&CPU_COST_A57 &CPU_COST_A57>;
  };

  cpu_a57_1: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a57-64bit", "arm,armv8";
   reg = <0x0 0x101>;
   enable-method = "psci";
   cpu-idle-states = <&A57_C7>;
   cpu-ipc = <752>;
   next-level-cache = <&L2_A57>;
   capacity-dmips-mhz = <752>;
   sched-energy-costs = <&CPU_COST_A57 &CPU_COST_A57>;
  };

  cpu_a57_2: cpu@4 {
   device_type = "cpu";
   compatible = "arm,cortex-a57-64bit", "arm,armv8";
   reg = <0x0 0x102>;
   enable-method = "psci";
   cpu-idle-states = <&A57_C7>;
   cpu-ipc = <752>;
   next-level-cache = <&L2_A57>;
   capacity-dmips-mhz = <752>;
   sched-energy-costs = <&CPU_COST_A57 &CPU_COST_A57>;
  };

  cpu_a57_3: cpu@5 {
   device_type = "cpu";
   compatible = "arm,cortex-a57-64bit", "arm,armv8";
   reg = <0x0 0x103>;
   enable-method = "psci";
   cpu-idle-states = <&A57_C7>;
   cpu-ipc = <752>;
   next-level-cache = <&L2_A57>;
   capacity-dmips-mhz = <752>;
   sched-energy-costs = <&CPU_COST_A57 &CPU_COST_A57>;
  };

  L2_A57: l2-cache0 {
   compatible = "cache";
   cache-unified;
   cache-level = <2>;
  };

  L2_DENVER: l2-cache1 {
   compatible = "cache";
   cache-unified;
   cache-level = <2>;
  };
 };

 arm-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 320 0x4>,
        <0 321 0x4>,
        <0 296 0x4>,
        <0 297 0x4>,
        <0 298 0x4>,
        <0 299 0x4>;
  interrupt-affinity = <&{/cpus/cpu@0} &{/cpus/cpu@1}
          &{/cpus/cpu@2} &{/cpus/cpu@3}
          &{/cpus/cpu@4} &{/cpus/cpu@5}>;
 };

 denver-pmu {
  compatible = "nvidia,denver15-pmu";
  interrupts = <0 290 0x4>;
  interrupt-affinity = <&{/cpus/cpu@0}>;
 };

# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-cpus-energy-2D4A.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-cpus-energy-2D4A.dtsi"
energy-costs {
 CPU_COST_DENVER: core-cost0 {
  busy-cost-data = <1024 1024>;
  idle-cost-data = <128>;
 };
 CPU_COST_A57: core-cost1 {
  busy-cost-data = <752 1024>;
  idle-cost-data = <128>;
 };
};
# 160 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-cpus-2D4A.dtsi" 2
};
# 22 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/version.h" 1
# 22 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/memory/tegra-swgroup.h" 1
# 23 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/display/tegra-dc.h" 1
# 24 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/clock/tegra186-clock.h" 1
# 25 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/reset/tegra186-reset.h" 1
# 26 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/interrupt/tegra186-irq.h" 1
# 27 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/interrupt-controller/tegra-t18x-agic.h" 1
# 17 "./nvidia/soc/t18x/kernel-include/dt-bindings/interrupt-controller/tegra-t18x-agic.h"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./nvidia/soc/tegra/kernel-include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 18 "./nvidia/soc/t18x/kernel-include/dt-bindings/interrupt-controller/tegra-t18x-agic.h" 2
# 28 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/soc/tegra-io-pads.h" 1
# 29 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-sdhci.dtsi" 1
# 17 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-sdhci.dtsi"
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-pin-drive-sdmmc-common.dtsi" 1
# 15 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-pin-drive-sdmmc-common.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h" 1
# 16 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-pin-drive-sdmmc-common.dtsi" 2

/ {
 pmc@c360000 {
  sdmmc1_e_33V_enable: sdmmc1_e_33V_enable {
   sdmmc1 {
    pins = "sdmmc1-hv";
    nvidia,power-source-voltage = <1>;
   };
  };

  sdmmc1_e_33V_disable: sdmmc1_e_33V_disable {
   sdmmc1 {
    pins = "sdmmc1-hv";
    nvidia,power-source-voltage = <0>;
   };
  };

  sdmmc2_e_33V_enable: sdmmc2_e_33V_enable {
   sdmmc2 {
    pins = "sdmmc2-hv";
    nvidia,power-source-voltage = <1>;
   };
  };

  sdmmc2_e_33V_disable: sdmmc2_e_33V_disable {
   sdmmc2 {
    pins = "sdmmc2-hv";
    nvidia,power-source-voltage = <0>;
   };
  };

  sdmmc3_e_33V_enable: sdmmc3_e_33V_enable {
   sdmmc3 {
    pins = "sdmmc3-hv";
    nvidia,power-source-voltage = <1>;
   };
  };

  sdmmc3_e_33V_disable: sdmmc3_e_33V_disable {
   sdmmc3 {
    pins = "sdmmc3-hv";
    nvidia,power-source-voltage = <0>;
   };
  };
 };
};
# 18 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-sdhci.dtsi" 2

/ {

 aliases {
  sdhci0 = &sdmmc1;
  sdhci1 = &sdmmc2;
  sdhci2 = &sdmmc3;
  sdhci3 = &sdmmc4;
 };

 sdmmc4: sdhci@3460000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x3460000 0x0 0x210>;
  interrupts = < 0 65 0x04>;
  max-clk-limit = <196249804>;
                ddr-clk-limit = <48000000>;
  nvidia,clk-en-before-freq-update;
  tap-delay = <9>;
  trim-delay = <5>;
  nvidia,ddr-tap-delay = <9>;
  ddr-trim-delay = <5>;
  mmc-ocr-mask = <0>;
  bus-width = <8>;
  ignore-pm-notify;
  keep-power-in-suspend;
  non-removable;
  cap-mmc-highspeed;
  cap-sd-highspeed;
  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  mmc-hs400-1_8v;
  only-1-8-v;
  compad-vref-3v3 = <0x7>;
  compad-vref-1v8 = <0x7>;
  nvidia,min-tap-delay = <84>;
  nvidia,max-tap-delay = <136>;
  nvidia,is-emmc;
  nvidia,set-parent-clk;
  calib-3v3-offsets = <0x0505>;
  calib-1v8-offsets = <0x0505>;
  nvidia,parent_clk_list ="pll_p", "pll_p", "pll_p", "pll_p", "pll_p", "pll_c4_out0", "pll_c4_out0", "pll_c4_out0", "pll_c4_out0", "pll_c4_out0", "pll_c4_out0";
  pll_source = "pll_p", "pll_c4_out0";
  resets = <&tegra_car 36>;
  reset-names = "sdhci";
  clocks = <&tegra_car 54>,
         <&tegra_car 269>,
         <&tegra_car 276>,
         <&tegra_car 128>;
  clock-names = "sdmmc", "pll_p", "pll_c4_out0", "sdmmc_legacy_tm";
  iommus = <&smmu 0x17>;
  status = "disabled";
 };

 sdmmc3: sdhci@3440000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x3440000 0x0 0x210>;
  interrupts = < 0 64 0x04>;
  max-clk-limit = <204000000>;
                ddr-clk-limit = <48000000>;
  tap-delay = <11>;
  trim-delay = <5>;
  nvidia,ddr-tap-delay = <11>;
  ddr-trim-delay = <5>;
                bus-width = <4>;
  ignore-pm-notify;
                mmc-ocr-mask = <0>;
  keep-power-in-suspend;
  non-removable;
  cap-mmc-highspeed;
  cap-sd-highspeed;
  pwrdet-support;
  pinctrl-names = "sdmmc_e_33v_enable", "sdmmc_e_33v_disable";
  pinctrl-0 = <&sdmmc3_e_33V_enable>;
  pinctrl-1 = <&sdmmc3_e_33V_disable>;
  compad-vref-3v3 = <0x1>;
  compad-vref-1v8 = <0x2>;
  nvidia,min-tap-delay = <84>;
  nvidia,max-tap-delay = <136>;
  pll_source = "pll_p";
  resets = <&tegra_car 35>;
  reset-names = "sdhci";
  clocks = <&tegra_car 76>,
         <&tegra_car 269>,
         <&tegra_car 128>;
  clock-names = "sdmmc", "pll_p", "sdmmc_legacy_tm";
  iommus = <&smmu 0x18>;
  nvidia,en-periodic-calib;
  force-non-removable-rescan;
  status = "disabled";
 };

 sdmmc2: sdhci@3420000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x3420000 0x0 0x210>;
  interrupts = < 0 63 0x04>;
  max-clk-limit = <200000000>;
                ddr-clk-limit = <48000000>;
  tap-delay = <11>;
  trim-delay = <5>;
  nvidia,ddr-tap-delay = <11>;
  ddr-trim-delay = <5>;
  mmc-ocr-mask = <0>;
  bus-width = <8>;
  ignore-pm-notify;
  keep-power-in-suspend;
  non-removable;
  cap-mmc-highspeed;
  cap-sd-highspeed;
  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  pwrdet-support;
  pinctrl-names = "sdmmc_e_33v_enable", "sdmmc_e_33v_disable";
  pinctrl-0 = <&sdmmc2_e_33V_enable>;
  pinctrl-1 = <&sdmmc2_e_33V_disable>;
  compad-vref-3v3 = <0x1>;
  compad-vref-1v8 = <0x2>;
  nvidia,is-emmc;
  nvidia,min-tap-delay = <84>;
  nvidia,max-tap-delay = <136>;
  pll_source = "pll_p";
  resets = <&tegra_car 34>;
  reset-names = "sdhci";
  clocks = <&tegra_car 53>,
         <&tegra_car 269>,
         <&tegra_car 128>;
  clock-names = "sdmmc", "pll_p", "sdmmc_legacy_tm";
  iommus = <&smmu 0x19>;
  status = "disabled";
 };

 sdmmc1: sdhci@3400000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x3400000 0x0 0x210>;
  interrupts = < 0 62 0x04>;
  max-clk-limit = <204000000>;
                ddr-clk-limit = <48000000>;
  tap-delay = <11>;
  trim-delay = <5>;
  nvidia,ddr-tap-delay = <11>;
  ddr-trim-delay = <5>;
                mmc-ocr-mask = <3>;
                bus-width = <4>;
  ignore-pm-notify;
  keep-power-in-suspend;
  cap-mmc-highspeed;
  cap-sd-highspeed;
  pwrdet-support;
  pinctrl-names = "sdmmc_e_33v_enable", "sdmmc_e_33v_disable";
  pinctrl-0 = <&sdmmc1_e_33V_enable>;
  pinctrl-1 = <&sdmmc1_e_33V_disable>;
  compad-vref-3v3 = <0x1>;
  compad-vref-1v8 = <0x2>;
  nvidia,min-tap-delay = <84>;
  nvidia,max-tap-delay = <136>;
  pll_source = "pll_p";
  resets = <&tegra_car 33>;
  reset-names = "sdhci";
  clocks = <&tegra_car 52>,
         <&tegra_car 269>,
         <&tegra_car 128>;
  clock-names = "sdmmc", "pll_p", "sdmmc_legacy_tm";
  iommus = <&smmu 0x1a>;
  nvidia,en-periodic-calib;
  status = "disabled";
  };
};
# 30 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-sata.dtsi" 1
# 17 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-sata.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/pinctrl/pinctrl-tegra.h" 1
# 18 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-sata.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/soc/tegra186-powergate.h" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-sata.dtsi" 2

/ {
 pinmux@2430000 {
  devslp_active_state: devslp_active {
   sata {
    nvidia,pins = "pex_l2_clkreq_n_pa6";
    nvidia,function = "sata";
    nvidia,pull = <0>;
    nvidia,enable-input = <0>;
    nvidia,io-high-voltage = <1>;
    nvidia,lpdr = <1>;
   };
  };
  devslp_pullup_state: devslp_pullup {
   sata {
    nvidia,pins = "pex_l2_clkreq_n_pa6";
    nvidia,function = "sata";
    nvidia,pull = <2>;
   };
  };
 };

 tegra_sata: ahci-sata@3507000 {
  compatible = "nvidia,tegra186-ahci-sata";
  reg = <0x0 0x03507000 0x0 0x00002000>,
   <0x0 0x03501000 0x0 0x00006000>,
   <0x0 0x03500000 0x0 0x00001000>,
   <0x0 0x03A90000 0x0 0x00010000>;
  reg-names = "sata-ahci", "sata-config", "sata-ipfs", "sata-aux";
  interrupts = <0 197 0x04>;
  iommus = <&smmu 0x1d>;
  iommu_sodev_map;
  power-domains = <&bpmp 10>;
  clocks = <&tegra_car 99>,
   <&tegra_car 100>,
   <&tegra_car 516>,
   <&tegra_car 269>;
  clock-names = "sata", "sata-oob", "pllp", "pllp-uphy";
  resets = <&tegra_car 31>,
   <&tegra_car 32>;
  reset-names = "sata", "sata-cold";
  pinctrl-names = "devslp_active", "devslp_pullup";
  pinctrl-0 = <&devslp_active_state>;
  pinctrl-1 = <&devslp_pullup_state>;
  nvidia,disable-features = "devslp", "dipm";
  nvidia,link-flags = "min_power";
  status = "disabled";
 };
};
# 31 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-ufshc.dtsi" 1
# 16 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-ufshc.dtsi"
/ {
 pmc@c360000 {
  ufs_dpd_enable: dpd-enable {
   ufs {
    pins = "ufs";
    low-power-enable;
   };
  };
  ufs_dpd_disable: dpd-disable {
   ufs {
    pins = "ufs";
    low-power-disable;
   };
  };
 };

 tegra_ufs: ufshci@2450000 {
  compatible = "tegra,ufs_variant";
  reg = <0x0 0x02450000 0x0 0x4000>;
  interrupts = < 0 44 0x04 >;
  iommus = <&smmu 0x15>;
  clocks = <&tegra_car 148>,
    <&tegra_car 142>,
    <&tegra_car 147> ,
    <&tegra_car 144>,
    <&tegra_car 140>,
    <&tegra_car 143>,
    <&tegra_car 141>,
    <&tegra_car 145>,
    <&tegra_car 634>,
    <&tegra_car 178>,
    <&tegra_car 179>,
    <&tegra_car 269>,
    <&tegra_car 609>;
  clock-names = "mphy_core_pll_fixed", "mphy_l0_tx_symb",
    "mphy_tx_1mhz_ref", "mphy_l0_rx_ana",
    "mphy_l0_rx_symb", "mphy_l0_tx_ls_3xbit",
    "mphy_l0_rx_ls_bit", "mphy_l1_rx_ana",
    "mphy_force_ls_mode", "ufshc", "ufsdev_ref",
    "pll_p", "clk_m";
  resets = <&tegra_car 86>,
    <&tegra_car 87>,
    <&tegra_car 148>,
    <&tegra_car 149>,
    <&tegra_car 147>,
    <&tegra_car 113>,
    <&tegra_car 114>,
    <&tegra_car 192>;
  reset-names = "mphy-l0-rx-rst", "mphy-l0-tx-rst", "mphy-l1-rx-rst",
    "mphy-l1-tx-rst", "mphy-clk-ctl-rst", "ufs-rst",
    "ufs-axi-m-rst", "ufshc-lp-rst";
  nvidia,enable-x2-config;
  nvidia,enable-rx-calib;
  nvidia,enable-hs-mode;
  nvidia,enable-wlu-scsi-device-add;
  nvidia,mask-fast-auto-mode;
  nvidia,enable-hibern8-war;
  nvidia,max-hs-gear = <3>;
  nvidia,max-pwm-gear = <4>;
  vcc-max-microamp = <0>;
  vccq-max-microamp = <0>;
  vccq2-max-microamp = <0>;
  pinctrl-names = "ufs_dpd_enable", "ufs_dpd_disable";
  pinctrl-0 = <&ufs_dpd_enable>;
  pinctrl-1 = <&ufs_dpd_disable>;
  status = "disabled";

  ufs_variant {
   compatible = "tegra,ufs_variant";
  };
 };
};
# 32 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-i2c.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-i2c.dtsi"
/ {
 aliases {
  i2c0 = &gen1_i2c;
  i2c1 = &gen2_i2c;
  i2c2 = &cam_i2c;
  i2c3 = &dp_aux_ch1_i2c;
  i2c4 = &pwr_i2c;
  i2c5 = &dp_aux_ch0_i2c;
  i2c6 = &gen7_i2c;
  i2c7 = &gen8_i2c;
  i2c8 = &gen9_i2c;
 };

 gen1_i2c: i2c@3160000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x3160000 0x0 0x100>;
  interrupts = <0 25 0x04>;
  scl-gpio = <&tegra_main_gpio ((2 * 8) + 5) 0>;
  sda-gpio = <&tegra_main_gpio ((2 * 8) + 6) 0>;
  status = "disabled";
  clock-frequency = <400000>;
  clocks = <&tegra_car 47
   &tegra_car 269
   &tegra_car 92>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 19>;
  reset-names = "i2c";
  dmas = <&gpcdma 21>, <&gpcdma 21>;
  dma-names = "rx", "tx";
 };

 gen2_i2c: i2c@c240000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0xc240000 0x0 0x100>;
  interrupts = <0 26 0x04>;
  scl-gpio = <&tegra_aon_gpio ((6 * 8) + 0) 0>;
  sda-gpio = <&tegra_aon_gpio ((6 * 8) + 1) 0>;
  status = "okay";
  clock-frequency = <100000>;
  clocks = <&tegra_car 218
   &tegra_car 269
   &tegra_car 221>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 20>;
  reset-names = "i2c";
  dmas = <&gpcdma 22>, <&gpcdma 22>;
  dma-names = "rx", "tx";
 };

 cam_i2c: i2c@3180000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x3180000 0x0 0x100>;
  interrupts = <0 27 0x04>;
  scl-gpio = <&tegra_main_gpio ((14 * 8) + 2) 0>;
  sda-gpio = <&tegra_main_gpio ((14 * 8) + 3) 0>;
  status = "disabled";
  clock-frequency = <400000>;
  clocks = <&tegra_car 75
   &tegra_car 269
   &tegra_car 92>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 21>;
  reset-names = "i2c";
  dmas = <&gpcdma 23>, <&gpcdma 23>;
  dma-names = "rx", "tx";
 };

 dp_aux_ch1_i2c: i2c@3190000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x3190000 0x0 0x100>;
  interrupts = <0 28 0x04>;
  status = "disabled";
  clock-frequency = <100000>;
  clocks = <&tegra_car 86
   &tegra_car 269
   &tegra_car 221>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 22>;
  reset-names = "i2c";
  dmas = <&gpcdma 26>, <&gpcdma 26>;
  dma-names = "rx", "tx";
 };

 pwr_i2c: bpmp_i2c {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nvidia,tegra186-bpmp-i2c";
  status = "disabled";
  adapter = <5>;
 };

 dp_aux_ch0_i2c: i2c@31b0000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x31b0000 0x0 0x100>;
  interrupts = <0 30 0x04>;
  status = "disabled";
  clock-frequency = <100000>;
  clocks = <&tegra_car 125
   &tegra_car 269
   &tegra_car 92>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 24>;
  reset-names = "i2c";
  dmas = <&gpcdma 30>, <&gpcdma 30>;
  dma-names = "rx", "tx";
 };

 gen7_i2c: i2c@31c0000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x31c0000 0x0 0x100>;
  interrupts = <0 31 0x04>;
  scl-gpio = <&tegra_main_gpio ((11 * 8) + 0) 0>;
  sda-gpio = <&tegra_main_gpio ((11 * 8) + 1) 0>;
  status = "disabled";
  clock-frequency = <400000>;
  clocks = <&tegra_car 182
   &tegra_car 269
   &tegra_car 92>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 81>;
  reset-names = "i2c";
  dmas = <&gpcdma 27>, <&gpcdma 27>;
  dma-names = "rx", "tx";
 };

 gen8_i2c: i2c@c250000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0xc250000 0x0 0x100>;
  interrupts = <0 32 0x04>;
  scl-gpio = <&tegra_aon_gpio ((3 * 8) + 0) 0>;
  sda-gpio = <&tegra_aon_gpio ((3 * 8) + 1) 0>;
  status = "disabled";
  clock-frequency = <400000>;
  clocks = <&tegra_car 219
   &tegra_car 269
   &tegra_car 221>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 82>;
  reset-names = "i2c";
  dmas = <&gpcdma 0>, <&gpcdma 0>;
  dma-names = "rx", "tx";
 };

 gen9_i2c: i2c@31e0000 {
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x31e0000 0x0 0x100>;
  interrupts = <0 33 0x04>;
  scl-gpio = <&tegra_main_gpio ((11 * 8) + 2) 0>;
  sda-gpio = <&tegra_main_gpio ((11 * 8) + 3) 0>;
  status = "disabled";
  clock-frequency = <400000>;
  clocks = <&tegra_car 183
   &tegra_car 269
   &tegra_car 92>;
  clock-names = "div-clk", "parent", "slow-clk";
  resets = <&tegra_car 83>;
  reset-names = "i2c";
  dmas = <&gpcdma 31>, <&gpcdma 31>;
  dma-names = "rx", "tx";
 };
};
# 33 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-spdif.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-spdif.dtsi"
/ {

 spdif_dit {
  compatible = "simple-bus";
  device_type = "spdif-dit";
  #address-cells = <1>;
  #size-cells = <0>;

  spdif_dit0: spdif-dit.0@0 {
   compatible = "linux,spdif-dit";
   reg = <0x0>;
   status = "disabled";
  };

  spdif_dit1: spdif-dit.1@1 {
   compatible = "linux,spdif-dit";
   reg = <0x1>;
   status = "disabled";
  };

  spdif_dit2: spdif-dit.2@2 {
   compatible = "linux,spdif-dit";
   reg = <0x2>;
   status = "disabled";
  };

  spdif_dit3: spdif-dit.3@3 {
   compatible = "linux,spdif-dit";
   reg = <0x03>;
   status = "disabled";
  };

  spdif_dit4: spdif-dit.4@4 {
   compatible = "linux,spdif-dit";
   reg = <0x04>;
   status = "disabled";
  };

  spdif_dit5: spdif-dit.5@5 {
   compatible = "linux,spdif-dit";
   reg = <0x05>;
   status = "disabled";
  };

  spdif_dit6: spdif-dit.6@6 {
   compatible = "linux,spdif-dit";
   reg = <0x06>;
   status = "disabled";
  };

  spdif_dit7: spdif-dit.7@7 {
   compatible = "linux,spdif-dit";
   reg = <0x07>;
   status = "disabled";
  };

  spdif_dit8: spdif-dit.8@8 {
   compatible = "linux,spdif-dit";
   reg = <0x08>;
   status = "disabled";
  };

  spdif_dit9: spdif-dit.9@9 {
   compatible = "linux,spdif-dit";
   reg = <0x09>;
   status = "disabled";
  };

  spdif_dit10: spdif-dit.10@a {
   compatible = "linux,spdif-dit";
   reg = <0x0a>;
   status = "disabled";
  };

  spdif_dit11: spdif-dit.11@b {
   compatible = "linux,spdif-dit";
   reg = <0x0b>;
   status = "disabled";
  };

  spdif_dit12: spdif-dit.12@c {
   compatible = "linux,spdif-dit";
   reg = <0x0c>;
   status = "disabled";
  };

  spdif_dit13: spdif-dit.13@d {
   compatible = "linux,spdif-dit";
   reg = <0x0d>;
   status = "disabled";
  };
 };
};
# 34 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-spi.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-spi.dtsi"
/ {
 aliases {
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
  spi4 = &aon_spi;
  spi6 = &qspi6;
 };

 spi0: spi@3210000 {
  compatible = "nvidia,tegra186-spi";
  reg = <0x0 0x03210000 0x0 0x10000>;
  interrupts = <0 36 0x04>;
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  dmas = <&gpcdma 15>, <&gpcdma 15>;
  dma-names = "rx", "tx";
  nvidia,clk-parents = "pll_p", "clk_m";
  clocks = <&tegra_car 49>,
   <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "spi", "pll_p", "clk_m";
  resets = <&tegra_car 40>;
  reset-names = "spi";
  status = "disabled";
 };

 spi1: spi@c260000 {
  compatible = "nvidia,tegra186-spi";
  reg = <0x0 0x0c260000 0x0 0x10000>;
  interrupts = <0 37 0x04>;
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  dmas = <&gpcdma 16>, <&gpcdma 16>;
  dma-names = "rx", "tx";
  nvidia,clk-parents = "pll_p", "osc";
  spi-max-frequency = <25000000>;
  clocks = <&tegra_car 222>,
   <&tegra_car 269>,
   <&tegra_car 612>;
  clock-names = "spi", "pll_p", "osc";
  resets = <&tegra_car 41>;
  reset-names = "spi";
  status = "disabled";
 };

 spi2: spi@3230000 {
  compatible = "nvidia,tegra186-spi";
  reg = <0x0 0x03230000 0x0 0x10000>;
  interrupts = <0 38 0x04>;
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  dmas = <&gpcdma 17>, <&gpcdma 17>;
  dma-names = "rx", "tx";
  nvidia,clk-parents = "pll_p", "clk_m";
  clocks = <&tegra_car 46>,
   <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "spi", "pll_p", "clk_m";
  resets = <&tegra_car 42>;
  reset-names = "spi";
  status = "disabled";
 };

 spi3: spi@3240000 {
  compatible = "nvidia,tegra186-spi";
  reg = <0x0 0x03240000 0x0 0x10000>;
  interrupts = <0 39 0x04>;
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  dmas = <&gpcdma 18>, <&gpcdma 18>;
  dma-names = "rx", "tx";
  nvidia,clk-parents = "pll_p", "clk_m";
  clocks = <&tegra_car 74>,
   <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "spi", "pll_p", "clk_m";
  resets = <&tegra_car 43>;
  reset-names = "spi";
  status = "disabled";
 };

 qspi6: spi@3270000 {
  compatible = "nvidia,tegra186-qspi";
  reg = <0x0 0x3270000 0x0 0x10000>;
  interrupts = < 0 35 0x04 >;
  #address-cells = <1>;
  #size-cells = <0>;
  iommus = <&smmu 0x20>;
  dmas = <&gpcdma 5>, <&gpcdma 5>;
  dma-names = "rx", "tx";
  nvidia,clk-parents = "pll_p";
  clocks = <&tegra_car 132>,
   <&tegra_car 309>,
   <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "qspi","qspi_out","pll_p","clk_m";
  resets = <&tegra_car 129>;
  reset-names = "qspi";
  status = "disabled";
 };

 aon_spi: aon_spi@c260000 {
  status = "disabled";
  compatible = "nvidia,tegra186-aon-spi";
  bus-number = <1>;
  #address-cells = <1>;
  #size-cells = <0>;
  spi-max-frequency = <12000000>;
  mboxes = <&aon 2>;
 };
};
# 35 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-pwm.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-pwm.dtsi"
/ {
 tegra_pwm1: pwm@3280000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x3280000 0x0 0x10000>;
  clocks = <&tegra_car 187>,
         <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "pwm", "parent", "slow-parent";
  #pwm-cells = <2>;
  resets = <&tegra_car 99>;
  reset-names = "pwm";
  status = "disabled";
 };

 tegra_pwm2: pwm@3290000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x3290000 0x0 0x10000>;
  clocks = <&tegra_car 188>,
         <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "pwm", "parent", "slow-parent";
  #pwm-cells = <2>;
  resets = <&tegra_car 100>;
  reset-names = "pwm";
  status = "disabled";
 };

 tegra_pwm3: pwm@32a0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32a0000 0x0 0x10000>;
  clocks = <&tegra_car 189>,
         <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "pwm", "parent", "slow-parent";
  #pwm-cells = <2>;
  resets = <&tegra_car 101>;
  reset-names = "pwm";
  status = "disabled";
 };

 tegra_pwm4: pwm@c340000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0xc340000 0x0 0x10000>;
  clocks = <&tegra_car 225>;
  clock-names = "pwm";
  #pwm-cells = <2>;
  resets = <&tegra_car 102>;
  reset-names = "pwm";
  status = "disabled";
 };

 tegra_pwm5: pwm@32c0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32c0000 0x0 0x10000>;
  clocks = <&tegra_car 190>,
         <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "pwm", "parent", "slow-parent";
  #pwm-cells = <2>;
  resets = <&tegra_car 103>;
  reset-names = "pwm";
  status = "disabled";
 };

 tegra_pwm6: pwm@32d0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32d0000 0x0 0x10000>;
  clocks = <&tegra_car 191>,
         <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "pwm", "parent", "slow-parent";
  #pwm-cells = <2>;
  resets = <&tegra_car 104>;
  reset-names = "pwm";
  status = "disabled";
 };

 tegra_pwm7: pwm@32e0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32e0000 0x0 0x10000>;
  clocks = <&tegra_car 192>,
         <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "pwm", "parent", "slow-parent";
  #pwm-cells = <2>;
  resets = <&tegra_car 105>;
  reset-names = "pwm";
  status = "disabled";
 };

 tegra_pwm8: pwm@32f0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32f0000 0x0 0x10000>;
  clocks = <&tegra_car 193>,
         <&tegra_car 269>,
   <&tegra_car 609>;
  clock-names = "pwm", "parent", "slow-parent";
  #pwm-cells = <2>;
  resets = <&tegra_car 106>;
  reset-names = "pwm";
  status = "disabled";
 };
};
# 36 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2

# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/pinctrl/pinctrl-tegra-padctl.h" 1
# 38 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-uart.dtsi" 1
# 16 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-uart.dtsi"
/ {
 uarta: serial@3100000 {
  compatible = "nvidia,tegra186-hsuart";
  iommus = <&smmu 0x20>;
  reg = <0x0 0x03100000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 112 0x04>;
  nvidia,memory-clients = <14>;
  dmas = <&gpcdma 8>, <&gpcdma 8>;
  dma-names = "rx", "tx";
  clocks = <&tegra_car 55>,
   <&tegra_car 269>;
  clock-names = "serial", "parent";
  resets = <&tegra_car 47>;
  reset-names = "serial";
  status = "disabled";
  nvidia,tolerance-low-range = <0>;
  nvidia,tolerance-high-range = <4>;
  nvidia,adjust-baud-rates = <115200 115200 100>;
 };

 uartb: serial@3110000 {
  compatible = "nvidia,tegra186-hsuart";
  iommus = <&smmu 0x20>;
  reg = <0x0 0x03110000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 113 0x04>;
  nvidia,memory-clients = <14>;
  dmas = <&gpcdma 9>, <&gpcdma 9>;
  dma-names = "rx", "tx";
  clocks = <&tegra_car 56>,
   <&tegra_car 269>;
  clock-names = "serial", "parent";
  resets = <&tegra_car 48>;
  reset-names = "serial";
  status = "disabled";
  nvidia,tolerance-low-range = <0>;
  nvidia,tolerance-high-range = <4>;
  nvidia,adjust-baud-rates = <115200 115200 100>;
 };

 uartc: serial@c280000 {
  compatible = "nvidia,tegra186-hsuart";
  iommus = <&smmu 0x20>;
  reg = <0x0 0xc280000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 114 0x04>;
  nvidia,memory-clients = <14>;
  dmas = <&gpcdma 3>, <&gpcdma 3>;
  dma-names = "rx", "tx";
  clocks = <&tegra_car 215>,
   <&tegra_car 269>;
  clock-names = "serial", "parent";
  resets = <&tegra_car 49>;
  reset-names = "serial";
  status = "disabled";
  nvidia,tolerance-low-range = <0>;
  nvidia,tolerance-high-range = <4>;
  nvidia,adjust-baud-rates = <115200 115200 100>;
 };

 uartd: serial@3130000 {
  compatible = "nvidia,tegra186-hsuart";
  iommus = <&smmu 0x20>;
  reg = <0x0 0x03130000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 115 0x04>;
  nvidia,memory-clients = <14>;
  dmas = <&gpcdma 19>, <&gpcdma 19>;
  dma-names = "rx", "tx";
  clocks = <&tegra_car 77>,
   <&tegra_car 269>;
  clock-names = "serial", "parent";
  resets = <&tegra_car 50>;
  reset-names = "serial";
  status = "disabled";
  nvidia,tolerance-low-range = <0>;
  nvidia,tolerance-high-range = <4>;
  nvidia,adjust-baud-rates = <115200 115200 100>;
 };

 uarte: serial@3140000 {
  compatible = "nvidia,tegra186-hsuart";
  iommus = <&smmu 0x20>;
  reg = <0x0 0x03140000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 116 0x04>;
  nvidia,memory-clients = <14>;
  dmas = <&gpcdma 20>, <&gpcdma 20>;
  dma-names = "rx", "tx";
  clocks = <&tegra_car 194>,
   <&tegra_car 269>;
  clock-names = "serial", "parent";
  resets = <&tegra_car 132>;
  reset-names = "serial";
  status = "disabled";
  nvidia,tolerance-low-range = <0>;
  nvidia,tolerance-high-range = <4>;
  nvidia,adjust-baud-rates = <115200 115200 100>;
 };

 uartf: serial@3150000 {
  compatible = "nvidia,tegra186-hsuart";
  iommus = <&smmu 0x20>;
  reg = <0x0 0x03150000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 117 0x04>;
  nvidia,memory-clients = <14>;
  dmas = <&gpcdma 12>, <&gpcdma 12>;
  dma-names = "rx", "tx";
  clocks = <&tegra_car 195>,
   <&tegra_car 269>;
  clock-names = "serial", "parent";
  resets = <&tegra_car 111>;
  reset-names = "serial";
  status = "disabled";
  nvidia,tolerance-low-range = <0>;
  nvidia,tolerance-high-range = <4>;
  nvidia,adjust-baud-rates = <115200 115200 100>;
 };

 uartg: serial@c290000 {
  compatible = "nvidia,tegra186-hsuart";
  iommus = <&smmu 0x20>;
  reg = <0x0 0xc290000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 118 0x04>;
  nvidia,memory-clients = <14>;
  dmas = <&gpcdma 2>, <&gpcdma 2>;
  dma-names = "rx", "tx";
  clocks = <&tegra_car 216>,
   <&tegra_car 269>;
  clock-names = "serial", "parent";
  resets = <&tegra_car 112>;
  reset-names = "serial";
  status = "disabled";
  nvidia,tolerance-low-range = <0>;
  nvidia,tolerance-high-range = <4>;
  nvidia,adjust-baud-rates = <115200 115200 100>;
 };

 combined-uart {
  compatible = "nvidia,tegra186-combined-uart";
  reg = <0x0 0x3c10000 0x0 0x4
         0x0 0xc168000 0x0 0x4
         0x0 0x3c00000 0x0 0x1000>;
  interrupts = <0 120 0x04>;
  status = "okay";
 };
};
# 39 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-eqos.dtsi" 1
# 38 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-eqos.dtsi"
/ {

 pinmux@2430000 {
  eqos_tx_tri_state_idle: eqos_idle {
   eqos {
    nvidia,pins = "eqos_td3_pe4","eqos_td2_pe3",
      "eqos_td1_pe2","eqos_td0_pe1",
      "eqos_txc_pe0","eqos_tx_ctl_pe5";
    nvidia,tristate = <1>;
   };
  };
  eqos_tx_tri_state_default: eqos_default {
   eqos {
    nvidia,pins = "eqos_td3_pe4","eqos_td2_pe3",
      "eqos_td1_pe2","eqos_td0_pe1",
      "eqos_txc_pe0","eqos_tx_ctl_pe5";
    nvidia,tristate = <0>;
   };
  };
 };

 ether_qos@2490000 {
  compatible = "nvidia,eqos";
  reg = <0x0 0x02490000 0x0 0x10000>;
  reg-names = "eqos_base";
  interrupts = <0 194 0x4>,
    <0 195 0x4>,
    <0 190 0x4>,
    <0 186 0x4>,
    <0 191 0x4>,
    <0 187 0x4>,
    <0 192 0x4>,
    <0 188 0x4>,
    <0 193 0x4>,
    <0 189 0x4>;
  nvidia,csr_clock_speed = <0x19>;
  nvidia,iso_bw = <81920>;
  nvidia,rx_riwt = <60>;
  nvidia,rx_frames = <16>;

  nvidia,local-mac-address = <0x00 0x00 0x00 0x00 0x00 0x00>;
  clocks = <&tegra_car 167>,
   <&tegra_car 168>,
   <&tegra_car 239>,
   <&tegra_car 240>,
   <&tegra_car 149>;
  clock-names = "eqos_axi", "eqos_rx", "eqos_ptp_ref", "eqos_tx", "axi_cbb";
  resets = <&tegra_car 69>;
  reset-names = "eqos_rst";
  iommus = <&smmu 0x14>;
  iommu-group-id = <0x2>;
  iommu-resv-regions = <0x0 0x0 0x0 0x40000000 0x0 0x60000000 0xffffffff 0xffffffff>;
  iommu_sodev_map;
  phy-mode = "rgmii";
  status = "disabled";
  pinctrl-names = "idle", "default";
  pinctrl-0 = <&eqos_tx_tri_state_idle>;
  pinctrl-1 = <&eqos_tx_tri_state_default>;
  eqos_cool_dev: eqos-cool-dev {
   cooling-min-state = <0>;
   cooling-max-state = <5>;
   #cooling-cells = <2>;
  };
        };

        ether_qos_virt_test@2490000 {
  compatible = "synopsys,dwc_eqos_virt_test";
  reg = <0x0 0x02490000 0x0 0x10000
   0x0 0x024a0000 0x0 0x10000>;
  status = "disabled";
        };

};
# 40 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-power-domain.dtsi" 1
# 17 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-power-domain.dtsi"
/ {
 power-domain {
  compatible = "tegra-power-domains";

  ape_pd: ape-pd {
   compatible = "nvidia,tegra186-ape-pd";
   is_off;
   #power-domain-cells = <0>;
   partition-id = <0>;
   clocks = <&tegra_car 105>,
    <&tegra_car 104>,
    <&tegra_car 138>,
    <&tegra_car 273>;
   clock-names = "ape", "apb2ape", "adsp", "aclk";
  };

  adsp_pd: adsp-pd {
   compatible = "nvidia,tegra186-adsp-pd";
   is_off;
   #power-domain-cells = <0>;
   power-domains = <&ape_pd>;
  };

  pcie_pd: pcie-pd {
   compatible = "nvidia,tegra186-pcie-pd";
   is_off;
   #power-domain-cells = <0>;
   partition-id = <9>;
  };

  sata_pd: sata-pd {
   compatible = "nvidia,tegra186-sata-pd";
   #power-domain-cells = <0>;
   partition-id = <10>;
  };

  disa_pd: disa-pd {
   compatible = "nvidia,tegra186-disa-pd";
   #power-domain-cells = <0>;
   partition-id = <2>;
  };

  disb_pd: disb-pd {
   compatible = "nvidia,tegra186-disb-pd";
   #power-domain-cells = <0>;
   partition-id = <3>;
  };

  disc_pd: disc-pd {
   compatible = "nvidia,tegra186-disc-pd";
   #power-domain-cells = <0>;
   partition-id = <4>;
  };

  xusba_pd: xusba-pd {
   compatible = "nvidia,tegra186-xusba-pd";
   #power-domain-cells = <0>;
   partition-id = <13>;
  };

  xusbb_pd: xusbb-pd {
   compatible = "nvidia,tegra186-xusbb-pd";
   #power-domain-cells = <0>;
   partition-id = <14>;
  };

  xusbc_pd: xusbc-pd {
   compatible = "nvidia,tegra186-xusbc-pd";
   #power-domain-cells = <0>;
   partition-id = <15>;
  };
 };
};
# 41 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-trusty.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-trusty.dtsi"
/ {
 trusty {
  compatible = "android,trusty-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;
  status = "disabled";

  irq {
   compatible = "android,trusty-irq-v1";
   interrupt-templates = <&IPI 0>,
           <&intc 1 1 0>,
           <&intc 1 0 0>;
   interrupt-ranges = < 0 15 0>,
        <16 31 1>,
        <32 430 2>;
  };

  fiq {
   compatible = "android,trusty-fiq-v1";
  };

  virtio {
   compatible = "android,trusty-virtio-v1";
  };

  log {
   compatible = "android,trusty-log-v1";
  };

                ote {
                        compatible = "android,trusty-ote-v1";
                };
 };

 IPI: interrupt-controller {
  compatible = "android,CustomIPI";
  #interrupt-cells = <1>;
  interrupt-controller;
 };
};
# 42 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/hsp/tegra-hsp.h" 1
# 43 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-thermal.dtsi" 1
# 18 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-thermal.dtsi"
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/thermal/tegra186-thermal.h" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-thermal.dtsi" 2

/ {
 thermal-zones {
  BCPU-therm {
   polling-delay = <0>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&{/bpmp/bpmpthermal} 2>;
   status = "disabled";
  };

  MCPU-therm {
   polling-delay = <0>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&{/bpmp/bpmpthermal} 4>;
   status = "disabled";
  };

  GPU-therm {
   polling-delay = <0>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&{/bpmp/bpmpthermal} 3>;
   status = "disabled";
  };

  PLL-therm {
   polling-delay = <0>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&{/bpmp/bpmpthermal} 5>;
   status = "disabled";
  };

  aotag: AO-therm {
   polling-delay = <0>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&{/bpmp/bpmpthermal} 6>;
   status = "disabled";
  };
 };

 soctherm-oc-event {
  compatible = "nvidia,tegra186-oc-event";
  interrupts = <0 137 0x4>;
  reg = <0x0 0x0d280000 0x0 0xa40>,
    <0x0 0x0d170000 0x0 0x4>;
  status = "disabled";
 };
};
# 44 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-camera.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-camera.dtsi"
/ {
 aliases {
  tegra-camera-rtcpu = &tegra_sce;
 };

 tegra_sce: rtcpu@b000000 {
  compatible = "nvidia,tegra186-sce-ivc";
  status = "disabled";

  reg = <0 0xb000000 0 0x1000>,
   <0 0xb1f0000 0 0x40000>,
   <0 0xb230000 0 0x10000>,
   <0 0xb040000 0 0x10000>,
   <0 0xb050000 0 0x10000>;
  reg-names = "sce-evp", "sce-pm", "sce-cfg",
    "ast-cpu", "ast-dma";

  iommus = <&smmu 0x2a>;
  iommu-resv-regions = <0x0 0x0 0x0 0xA0000000 0x0 0xc0000000 0xffffffff 0xffffffff>;

  clocks =
   <&tegra_car 230>,
   <&tegra_car 228>;
  clock-names = "sce-apb", "sce-cpu-nic";

  nvidia,clock-rates =
   <102000000 102000000>,
   <115200000 473600000>;

  resets =
   <&tegra_car 187>,
   <&tegra_car 184>,
   <&tegra_car 181>,
   <&tegra_car 182>,
   <&tegra_car 183>,
   <&tegra_car 185>,
   <&tegra_car 188>,
   <&tegra_car 189>,
   <&tegra_car 190>,
   <&tegra_car 180>,
   <&tegra_car 179>;

  reset-names =
   "tsctnsce",
   "sce-pm",
   "sce-dbgresetn",
   "sce-presetdbgn",
   "sce-actmon",
   "sce-dma",
   "sce-tke",
   "sce-gte",
   "sce-cfg",
   "sce-nreset",
   "sce-nsysporeset";

  nvidia,reset-group-1 =
   "tsctnsce",
   "sce-pm",
   "sce-dbgresetn",
   "sce-presetdbgn",
   "sce-actmon",
   "sce-dma",
   "sce-tke",
   "sce-gte",
   "sce-cfg";

  nvidia,reset-group-2 =
   "sce-nreset",
   "sce-nsysporeset";


  nvidia,memory-bw = <0xffffffff>;

  interrupts = <0 16 0x4>;
  interrupt-names = "wdt-remote";

  nvidia,trace = <&tegra_rtcpu_sce_trace 4 0x70100000 0x100000>;
  nvidia,ivc-channels = <&tegra_sce_ivc 2 0x90000000 0x10000>;

  nvidia,autosuspend-delay-ms = <5000>;

  hsp {
   compatible = "nvidia,tegra186-hsp-mailbox";
   nvidia,hsp-shared-mailbox = <&sce_hsp 1 &sce_hsp 6>;
   nvidia,hsp-shared-mailbox-names = "ivc-pair", "cmd-pair";
  };
 };

 tegra_rtcpu_sce_trace: tegra-rtcpu-sce-trace {
  nvidia,enable-printk;
  nvidia,interval-ms = <50>;
  nvidia,log-prefix = "[SCE]";
 };

 tegra_sce_ivc: sce-ivc-channels {
  echo@0 {
   compatible = "nvidia,tegra-ivc-cdev";
   nvidia,devname = "camchar-echo";
   nvidia,service = "echo";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <16>;
   nvidia,frame-size = <64>;
  };
  i2c@480 {
   compatible = "nvidia,tegra186-camera-ivc-rpc-i2c-single";
   nvidia,service = "i2c-single";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <8>;
   nvidia,frame-size = <128>;
   device = <&cam_i2c>;
      status = "disabled";
  };
  vinotify@12c0 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-vinotify";
   nvidia,service = "vinotify";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <64>;
   nvidia,frame-size = <128>;
   device = <&tegra_vi>;
  };
  mods@32c0 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-mods";
   nvidia,service = "mods";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <1>;
   nvidia,frame-size = <64>;
  };
  ivccontrol@52c0 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-capture-control";
   nvidia,service = "capture-control";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <16>;
   nvidia,frame-size = <320>;
  };
  ivccapture@72c0 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-capture";
   nvidia,service = "capture";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <16>;
   nvidia,frame-size = <64>;
  };
  dbg@7c00 {
   compatible = "nvidia,tegra-ivc-cdev";
   nvidia,devname = "camchar-dbg";
   nvidia,service = "debug";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <1>;
   nvidia,frame-size = <384>;
  };
  dbg@7e00 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-debug";
   nvidia,service = "debug";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <1>;
   nvidia,frame-size = <8192>;
   nvidia,ivc-timeout = <50>;
   nvidia,test-timeout = <5000>;
  };
 };


 aconnect@2a41000 {

 tegra_ape: rtcpu@2993000 {
  compatible = "nvidia,tegra186-ape-ivc";
  status = "disabled";




  reg = <0 0x02993000 0 0x1000>,
   <0 0x02990000 0 0x0800>,
   <0 0x02994000 0 0x2000>;
  reg-names = "ape-evp", "ape-amisc", "ast-cpu";

  iommus = <&smmu 0x2d>;
  iommu-group-id = <0x3>;

  clocks =
   <&tegra_car 105>,
   <&tegra_car 104>,
   <&tegra_car 139>,
   <&tegra_car 138>;
  clock-names =
   "ape",
   "apb2ape",
   "adspneon",
   "adsp";
  resets =
   <&tegra_car 191>;
  reset-names =
   "adsp-all";

  interrupt-parent = <&tegra_agic>;
  interrupts =
   <0 (94 - 32) 0x00000004 0>,
   <0 (95 - 32) 0x00000004 0>,

   <0 (116 - 32) 0x00000004 0>,

   <0 (63 - 32) 0x00000004 4>,
   <0 (80 - 32) 0x00000004 4>,
   <0 (100 - 32) 0x00000004 4>,
   <0 (101 - 32) 0x00000004 4>,
   <0 (103 - 32) 0x00000004 4>,
   <0 (102 - 32) 0x00000004 4>,
   <0 (104 - 32) 0x00000004 4>,
   <0 (105 - 32) 0x00000004 4>,
   <0 (106 - 32) 0x00000004 4>,
   <0 (107 - 32) 0x00000004 4>,
   <0 (110 - 32) 0x00000004 4>,
   <0 (111 - 32) 0x00000004 4>,
   <0 (112 - 32) 0x00000004 4>,
   <0 (115 - 32) 0x00000004 4>,
   <0 (114 - 32) 0x00000004 4>;

  interrupt-names = "adsp-wfi", "adsp-wfe", "wdt-remote";

  nvidia,trace = <&tegra_rtcpu_ape_trace 4 0x40200000 0x80000>;
  nvidia,ivc-channels = <&tegra_ape_ivc 2 0x40000000 0x10000>;

  nvidia,autosuspend-delay-ms = <5000>;

  hsp {
   compatible = "nvidia,tegra186-hsp-mailbox";

   device = <&ape_hsp>;

   nvidia,hsp-shared-mailbox = <&ape_hsp 1 &ape_hsp 6>;
   nvidia,hsp-shared-mailbox-names = "ivc-pair", "cmd-pair";
  };
 };


 };


 tegra_rtcpu_ape_trace: tegra-rtcpu-ape-trace {
  nvidia,enable-printk;
  nvidia,interval-ms = <50>;
  nvidia,log-prefix = "[APE]";
 };

 tegra_ape_ivc: ape-ivc-channels {
  echo@0 {
   compatible = "nvidia,tegra-ivc-cdev";
   nvidia,devname = "camchar-echo";
   nvidia,service = "echo";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <16>;
   nvidia,frame-size = <64>;
  };
  vinotify@12c0 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-vinotify";
   nvidia,service = "vinotify";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <64>;
   nvidia,frame-size = <128>;
   device = <&tegra_vi>;
  };
  ivccontrol@52c0 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-capture-control";
   nvidia,service = "capture-control";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <16>;
   nvidia,frame-size = <320>;
  };
  ivccapture@72c0 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-capture";
   nvidia,service = "capture";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <16>;
   nvidia,frame-size = <64>;
  };
  dbg@7c00 {
   compatible = "nvidia,tegra-ivc-cdev";
   nvidia,devname = "camchar-dbg";
   nvidia,service = "debug";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <1>;
   nvidia,frame-size = <384>;
  };
  dbg@7e00 {
   compatible = "nvidia,tegra186-camera-ivc-protocol-debug";
   nvidia,service = "debug";
   nvidia,version = <0>;
   nvidia,group = <1>;
   nvidia,frame-count = <1>;
   nvidia,frame-size = <8192>;
   nvidia,ivc-timeout = <50>;
   nvidia,test-timeout = <5000>;
  };
 };
};
# 45 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-safety-sce.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-safety-sce.dtsi"
/ {
 tegra_safety_ivc: tegra_safety_ivc {
  #address-cells = <1>;
  #size-cells = <0>;

  cmdresp@0 {
   compatible = "nvidia,tegra186-safety-cmd-resp";
   reg = <0x0000>, <0x8000>;
   reg-names = "rx", "tx";
   nvidia,frame-count = <16>;
   nvidia,frame-size = <64>;
  };

                hb@0 {
                        compatible = "nvidia,tegra186-safety-hb";
                        reg = <0x0500>, <0x8500>;
                        reg-names = "rx", "tx";
                        nvidia,frame-count = <1>;
                        nvidia,frame-size = <64>;
                };
 };

 tegra_safety: sce@b000000 {
  compatible = "nvidia,tegra186-safety-ivc";
  status = "disabled";

  reg = <0 0xb040000 0 0x10000>,
   <0 0xb050000 0 0x10000>;
  reg-names = "ast-cpu", "ast-dma";

  iommus = <&smmu 0x1f>;


  nvidia,ivc-channels = <&tegra_safety_ivc 2 0x90000000 0x10000>;

  hsp {
   compatible = "nvidia,tegra186-hsp-mailbox";
   nvidia,hsp-shared-mailbox = <&sce_hsp 1 &sce_hsp 6>;
   nvidia,hsp-shared-mailbox-names = "ivc-pair", "cmd-pair";
  };
 };
};
# 46 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-actmon.dtsi" 1
# 16 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-actmon.dtsi"
/ {
 actmon@d230000 {
  status = "disabled";
  #address-cells = <2>;
  #size-cells = <2>;

  compatible = "nvidia,tegra186-cactmon";
  reg = <0x0 0x0d230000 0x0 0x1000>;
  interrupts = <0 210 0x00000004>;
  clocks = <&tegra_car 201>;
  clock-names = "actmon";
  resets = <&tegra_car 0>;
  reset-names = "actmon_rst";
  nvidia,sample_period = /bits/ 8 <20>;

  mc_all {
   #address-cells = <1>;
   #size-cells = <0>;
   nvidia,reg_offs = <0x100>;
   nvidia,irq_mask = <0x2>;

   nvidia,suspend_freq = <204000>;
   nvidia,boost_freq_step = <204000>;
   nvidia,boost_up_coef = <200>;
   nvidia,boost_down_coef = <50>;
   nvidia,boost_up_threshold = <30>;
   nvidia,boost_down_threshold = <20>;
   nvidia,up_wmark_window = /bits/ 8 <3>;
   nvidia,down_wmark_window = /bits/ 8 <2>;
   nvidia,avg_window_log2 = /bits/ 8 <6>;
# 56 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-actmon.dtsi"
   nvidia,count_weight = <0x200>;
   nvidia,max_dram_channels = /bits/ 8 <4>;
   nvidia,type = <1>;
   status = "disabled";
  };
       };
};
# 47 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-disp-imp.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-disp-imp.dtsi"
/ {
 host1x {
  disp_imp_table: disp_imp_table {
   status = "okay";
   num_settings = <6>;
# 53 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-disp-imp.dtsi"
   disp_imp_settings_0 {



    nvidia,total_disp_bw_with_catchup = <0 16727000>;
    nvidia,total_disp_bw_without_catchup = <0 15206400>;
    nvidia,disp_emc_floor = <0 665600000>;
    nvidia,disp_min_hubclk = <0 357620000>;
    nvidia,total_win_fetch_slots = /bits/ 16 <1>;
    nvidia,total_cursor_fetch_slots = /bits/ 16 <1>;


    nvidia,imp_win_mapping = /bits/ 8 <0 1 2 3 4 5>;
    nvidia,win_fetch_meter_slots = /bits/ 16 <1 1 1 1 1 1>;
    nvidia,win_dvfs_watermark_values = <0 0 0 0 0 0 0 0 0 0 0 0>;
    nvidia,win_pipe_meter_values = <0 0 0 0 0 0>;
    nvidia,win_mempool_buffer_entries = <0 817 0 817 0 817 0 817 0 817 0 817>;
    nvidia,win_thread_groups = /bits/ 8 <0 1 2 3 4 5>;


    nvidia,imp_head_mapping = /bits/ 8 <0 1 2>;
    nvidia,cursor_fetch_meter_slots = /bits/ 16 <1 1 1>;
    nvidia,cursor_dvfs_watermark_values = <0 0 0 0 0 0>;
    nvidia,cursor_pipe_meter_values = <0 0 0>;
    nvidia,cursor_mempool_buffer_entries = <0 16 0 16 0 16>;
   };

   disp_imp_settings_1 {



    nvidia,total_disp_bw_with_catchup = <0 13939200>;
    nvidia,total_disp_bw_without_catchup = <0 12672000>;
    nvidia,disp_emc_floor = <0 531200000>;
    nvidia,disp_min_hubclk = <0 320060000>;
    nvidia,total_win_fetch_slots = /bits/ 16 <1>;
    nvidia,total_cursor_fetch_slots = /bits/ 16 <1>;


    nvidia,imp_win_mapping = /bits/ 8 <0 1 2 3 4 5>;
    nvidia,win_fetch_meter_slots = /bits/ 16 <1 1 1 1 1 1>;
    nvidia,win_dvfs_watermark_values = <0 0 0 0 0 0 0 0 0 0 0 0>;
    nvidia,win_pipe_meter_values = <0 0 0 0 0 0>;
    nvidia,win_mempool_buffer_entries = <0 817 0 817 0 817 0 817 0 817 0 817>;
    nvidia,win_thread_groups = /bits/ 8 <0 1 2 3 4 5>;


    nvidia,imp_head_mapping = /bits/ 8 <0 1 2>;
    nvidia,cursor_fetch_meter_slots = /bits/ 16 <1 1 1>;
    nvidia,cursor_dvfs_watermark_values = <0 0 0 0 0 0>;
    nvidia,cursor_pipe_meter_values = <0 0 0>;
    nvidia,cursor_mempool_buffer_entries = <0 16 0 16 0 16>;
   };

   disp_imp_settings_2 {



    nvidia,total_disp_bw_with_catchup = <0 11151400>;
    nvidia,total_disp_bw_without_catchup = <0 10137600>;
    nvidia,disp_emc_floor = <0 332800000>;
    nvidia,disp_min_hubclk = <0 282500000>;
    nvidia,total_win_fetch_slots = /bits/ 16 <1>;
    nvidia,total_cursor_fetch_slots = /bits/ 16 <1>;


    nvidia,imp_win_mapping = /bits/ 8 <0 1 2 3 4 5>;
    nvidia,win_fetch_meter_slots = /bits/ 16 <1 1 1 1 1 1>;
    nvidia,win_dvfs_watermark_values = <0 0 0 0 0 0 0 0 0 0 0 0>;
    nvidia,win_pipe_meter_values = <0 0 0 0 0 0>;
    nvidia,win_mempool_buffer_entries = <0 817 0 817 0 817 0 817 0 817 0 817>;
    nvidia,win_thread_groups = /bits/ 8 <0 1 2 3 4 5>;


    nvidia,imp_head_mapping = /bits/ 8 <0 1 2>;
    nvidia,cursor_fetch_meter_slots = /bits/ 16 <1 1 1>;
    nvidia,cursor_dvfs_watermark_values = <0 0 0 0 0 0>;
    nvidia,cursor_pipe_meter_values = <0 0 0>;
    nvidia,cursor_mempool_buffer_entries = <0 16 0 16 0 16>;
   };

   disp_imp_settings_3 {



    nvidia,total_disp_bw_with_catchup = <0 8363500>;
    nvidia,total_disp_bw_without_catchup = <0 7603200>;
    nvidia,disp_emc_floor = <0 332800000>;
    nvidia,disp_min_hubclk = <0 244940000>;
    nvidia,total_win_fetch_slots = /bits/ 16 <1>;
    nvidia,total_cursor_fetch_slots = /bits/ 16 <1>;


    nvidia,imp_win_mapping = /bits/ 8 <0 1 2 3 4 5>;
    nvidia,win_fetch_meter_slots = /bits/ 16 <1 1 1 1 1 1>;
    nvidia,win_dvfs_watermark_values = <0 0 0 0 0 0 0 0 0 0 0 0>;
    nvidia,win_pipe_meter_values = <0 0 0 0 0 0>;
    nvidia,win_mempool_buffer_entries = <0 817 0 817 0 817 0 817 0 817 0 817>;
    nvidia,win_thread_groups = /bits/ 8 <0 1 2 3 4 5>;


    nvidia,imp_head_mapping = /bits/ 8 <0 1 2>;
    nvidia,cursor_fetch_meter_slots = /bits/ 16 <1 1 1>;
    nvidia,cursor_dvfs_watermark_values = <0 0 0 0 0 0>;
    nvidia,cursor_pipe_meter_values = <0 0 0>;
    nvidia,cursor_mempool_buffer_entries = <0 16 0 16 0 16>;
   };

   disp_imp_settings_4 {



    nvidia,total_disp_bw_with_catchup = <0 5924200>;
    nvidia,total_disp_bw_without_catchup = <0 5385600>;
    nvidia,disp_emc_floor = <0 204000000>;
    nvidia,disp_min_hubclk = <0 207380000>;
    nvidia,total_win_fetch_slots = /bits/ 16 <1>;
    nvidia,total_cursor_fetch_slots = /bits/ 16 <1>;


    nvidia,imp_win_mapping = /bits/ 8 <0 1 2 3 4 5>;
    nvidia,win_fetch_meter_slots = /bits/ 16 <1 1 1 1 1 1>;
    nvidia,win_dvfs_watermark_values = <0 0 0 0 0 0 0 0 0 0 0 0>;
    nvidia,win_pipe_meter_values = <0 0 0 0 0 0>;
    nvidia,win_mempool_buffer_entries = <0 817 0 817 0 817 0 817 0 817 0 817>;
    nvidia,win_thread_groups = /bits/ 8 <0 1 2 3 4 5>;


    nvidia,imp_head_mapping = /bits/ 8 <0 1 2>;
    nvidia,cursor_fetch_meter_slots = /bits/ 16 <1 1 1>;
    nvidia,cursor_dvfs_watermark_values = <0 0 0 0 0 0>;
    nvidia,cursor_pipe_meter_values = <0 0 0>;
    nvidia,cursor_mempool_buffer_entries = <0 16 0 16 0 16>;
   };

   disp_imp_settings_5 {



    nvidia,total_disp_bw_with_catchup = <0 3136300>;
    nvidia,total_disp_bw_without_catchup = <0 2851200>;
    nvidia,disp_emc_floor = <0 102000000>;
    nvidia,disp_min_hubclk = <0 169820000>;
    nvidia,total_win_fetch_slots = /bits/ 16 <1>;
    nvidia,total_cursor_fetch_slots = /bits/ 16 <1>;


    nvidia,imp_win_mapping = /bits/ 8 <0 1 2 3 4 5>;
    nvidia,win_fetch_meter_slots = /bits/ 16 <1 1 1 1 1 1>;
    nvidia,win_dvfs_watermark_values = <0 0 0 0 0 0 0 0 0 0 0 0>;
    nvidia,win_pipe_meter_values = <0 0 0 0 0 0>;
    nvidia,win_mempool_buffer_entries = <0 817 0 817 0 817 0 817 0 817 0 817>;
    nvidia,win_thread_groups = /bits/ 8 <0 1 2 3 4 5>;


    nvidia,imp_head_mapping = /bits/ 8 <0 1 2>;
    nvidia,cursor_fetch_meter_slots = /bits/ 16 <1 1 1>;
    nvidia,cursor_dvfs_watermark_values = <0 0 0 0 0 0>;
    nvidia,cursor_pipe_meter_values = <0 0 0>;
    nvidia,cursor_mempool_buffer_entries = <0 16 0 16 0 16>;
   };
  };
 };
};
# 48 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/soc/gp10b-fuse.h" 1
# 49 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2

# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/input/input.h" 1
# 12 "./nvidia/soc/tegra/kernel-include/dt-bindings/input/input.h"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./nvidia/soc/tegra/kernel-include/dt-bindings/input/input.h" 2
# 51 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2

/ {
 compatible = "nvidia,tegra186";
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;


 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  generic_reserved: generic_carveout {
   compatible = "nvidia,generic_carveout";
   size = <0 0>;
   alignment = <0 0x100000>;
   alloc-ranges = <0 0 0x1 0>;
   no-map;
   status = "disabled";
  };

  ramoops_reserved: ramoops_carveout {
   compatible = "nvidia,ramoops";
   size = <0x0 0x200000>;
   alignment = <0x0 0x10000>;
   alloc-ranges = <0x0 0x0 0x1 0x0>;
   no-map;
  };

  vpr: vpr-carveout {
   compatible = "nvidia,vpr-carveout";
   size = <0 0x2a000000>;
   alignment = <0 0x400000>;
   alloc-ranges = <0x0 0x80000000 0x0 0x70000000>;
   reusable;
  };

  fb0_reserved: fb0_carveout {
   reg = <0x00 0x00 0x00 0x00
          0x00 0x00 0x00 0x00>;
   reg-names = "surface", "lut";
   no-map;
  };
  fb1_reserved: fb1_carveout {
   reg = <0x00 0x00 0x00 0x00
          0x00 0x00 0x00 0x00>;
   reg-names = "surface", "lut";
   no-map;
  };
  fb2_reserved: fb2_carveout {
   reg = <0x00 0x00 0x00 0x00
          0x00 0x00 0x00 0x00>;
   reg-names = "surface", "lut";
   no-map;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13
    ((((1 << (6)) - 1) << 8) | 0x00000008)>,
        <1 14
    ((((1 << (6)) - 1) << 8) | 0x00000008)>,
        <1 11
    ((((1 << (6)) - 1) << 8) | 0x00000008)>,
        <1 10
    ((((1 << (6)) - 1) << 8) | 0x00000008)>;
  status = "disabled";
 };

 rtc@c2a0000 {
  compatible = "nvidia,tegra18-rtc";
  reg = <0x0 0x0c2a0000 0x0 0x100>;
  interrupt-parent = <&pm_irq>;
  interrupts = <0 10 0x04>;
  status = "disabled";
 };

 tegra-carveouts {
  compatible = "nvidia,carveouts-t18x";
  memory-region = <&generic_reserved &vpr>;
 };

 mc_sid@2c00000 {
  compatible = "nvidia,tegra186-mc-sid";
  reg = <0x0 0x02c00000 0x0 0x00010000>,
        <0x0 0x02c10000 0x0 0x00010000>;
  status = "disabled";
 };


 smmu: iommu@12000000{
  compatible = "arm,mmu-500";
# 215 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi"
  reg = <0x0 0x12000000 0x0 0x01000000>;
  #global-interrupts = <2>;

  interrupts = <0 170 4>,
        <0 171 4>;

  #iommu-cells = <1>;

  suspend-save-reg = <0x0c390868>;

  status = "disabled";







  domains {
   gpu_domain {
    address-space = <&gpu_as>;
    sid-list = <0x10>;
   };
   host1x_domain {
    address-space = <&host1x_as>;
    sid-list = <(0x1)>;
   };
   host1x_client_domain {
    address-space = <&host1x_client_as>;
    sid-list = <(0x3) (0x4)
         (0x6) (0x7) (0x8)
         (0x5) (0xa) (0xb)
         (0x9) (0x2)
         (0x2b)
         (0xc) (0xd)
         (0xe) (0xf)>;
   };
   host1x0_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x38>;
   };
   host1x1_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x39>;
   };
   host1x2_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x3a>;
   };
   host1x3_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x3b>;
   };
   host1x4_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x3c>;
   };
   host1x5_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x3d>;
   };
   host1x6_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x3e>;
   };
   host1x7_domain {
    address-space = <&host1x_client_as>;
    sid-list = <0x3f>;
   };

   hda_domain {
    address-space = <&common_as>;
    sid-list = <0x12>;
   };
   sdmmc1a_domain {
    address-space = <&common_as>;
    sid-list = <0x1a>;
   };
   sdmmc2a_domain {
    address-space = <&common_as>;
    sid-list = <0x19>;
   };
   sdmmc3a_domain {
    address-space = <&common_as>;
    sid-list = <0x18>;
   };
   sdmmc4a_domain {
    address-space = <&common_as>;
    sid-list = <0x17>;
   };
   ape_domain {
    address-space = <&ape_as>;
    sid-list = <(0x1e) (0x14)>;
   };
   xusb_host_domain {
    address-space = <&common_as>;
    sid-list = <0x1b>;
   };
   xusb_dev_domain {
    address-space = <&common_as>;
    sid-list = <0x1c>;
   };
   gpcdma_domain {
    address-space = <&common_as>;
    sid-list = <0x20>;
   };
   bpmp_domain {
    address-space = <&common_as>;
    sid-list = <0x32>;
   };
   sce_domain {
    address-space = <&common_as>;
    sid-list = <0x1f>;
   };
   aon_domain {
    address-space = <&common_as>;
    sid-list = <0x16>;
   };
   afi_domain {
    address-space = <&pcie_as>;
    sid-list = <0x11>;
   };
   sata2_domain {
    address-space = <&common_as>;
    sid-list = <0x1d>;
   };
   smmu_test_domain {
    address-space = <&common_as>;
    sid-list = <0x33>;
   };
   ufshci_domain {
    address-space = <&common_as>;
    sid-list = <0x15>;
   };
   rtcpu_domain {
    address-space = <&camera_as>;
    sid-list = <0x2a 0x2d>;
   };
  };

  address-space-prop {
   host1x_as: host1x {
    iova-start = <0x0 0x1000>;
    iova-size = <0x0 0xFFFFF000>;
    alignment = <0xFFFFF>;
    num-pf-page = <0>;
    gap-page = <1>;
   };
   host1x_client_as: host1x_client {
    iova-start = <0x0 0x1000>;
    iova-size = <0x1F 0xFFFFF000>;
    alignment = <0xFFFFF>;
    num-pf-page = <0>;
    gap-page = <1>;
   };
   common_as: common {
    iova-start = <0x0 0x80000000>;
    iova-size = <0x0 0x7FF00000>;
    alignment = <0xFFFFF>;
    num-pf-page = <0>;
    gap-page = <1>;
   };
   pcie_as: pcie_as {
    iova-start = <0x0 0x80000000>;
    iova-size = <0x0 0xFFFFFFFF>;
    alignment = <0xFFFFF>;
    num-pf-page = <0>;
    gap-page = <1>;
   };
   gpu_as: gpu {
    iova-start = <0x0 0x00100000>;
    iova-size = <0x3FF 0xFFEFFFFF>;
    alignment = <0xFFFFF>;
    num-pf-page = <0>;
    gap-page = <0>;
   };
   ape_as: ape {
    iova-start = <0x0 0x40000000>;
    iova-size = <0x0 0x20000000>;
    alignment = <0xFFFFF>;
    num-pf-page = <0>;
    gap-page = <1>;
   };
   camera_as: camera {
    iova-start = <0x0 0xA0000000>;
    iova-size = <0x0 0x20000000>;
    alignment = <0xFFFFF>;
    num-pf-page = <0>;
    gap-page = <1>;
   };
  };
 };

 smmu_test: smmu_test {
  compatible = "nvidia,smmu_test";
  iommus = <&smmu 0x33>;
 };

 dma_test: dma_test {
  compatible = "nvidia,dma_test";
 };

 mc {
  compatible = "nvidia,tegra-t18x-mc";

  reg-ranges = <1>;
  reg = <0x0 0x2c10000 0x0 0x10000
         0x0 0x2c20000 0x0 0x10000
         0x0 0x2c30000 0x0 0x10000
         0x0 0x2c40000 0x0 0x10000
         0x0 0x2c50000 0x0 0x10000
         0x0 0x2C60000 0x0 0x10000
         0x0 0x2C70000 0x0 0x10000
         0x0 0x2C80000 0x0 0x10000
         0x0 0x2C90000 0x0 0x10000
         0x0 0x2Ca0000 0x0 0x10000>;

  interrupts = <0 223 0x4>, <0 224 0x4>;
  int_mask = <0xf3140>;
  ecc_int_mask = <0x1c00>;

  channels = <4>;
 };

 tegra_usb_cd: usb_cd {
  compatible = "nvidia,tegra186-usb-cd";
  status = "disabled";
 };

 xusb_mbox: mailbox@3538000 {
  compatible = "nvidia,tegra186-xusb-mbox";
  reg = <0x0 0x03538000 0x0 0x1000>;
  interrupts = <0 164 0x4>;

  #mbox-cells = <0>;
  status = "disabled";
 };

 tegra_xotg: xotg {
  compatible = "nvidia,tegra186-xotg";
  interrupts = <0 167 0x4>;
  otg-rev = <0x0300>;
  adp-disable;
  status = "disabled";
 };


 xusb_padctl: xusb_padctl@3520000 {
  compatible = "nvidia,tegra18x-xusb-padctl";
  reg = <0x0 0x3520000 0x0 0x1000>, <0x0 0x03540000 0x0 0x1000>;
  reg-names = "padctl", "ao";
  resets = <&tegra_car 55>;
  reset-names = "padctl";
  status = "disabled";

  pads {
   usb2 {
    clocks = <&tegra_car 135>;
    clock-names = "trk";
    lanes {
     usb2-0 {
      status = "disabled";
      #phy-cells = <0>;
     };
     usb2-1 {
      status = "disabled";
      #phy-cells = <0>;
     };
     usb2-2 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };
   usb3 {
    lanes {
     usb3-0 {
      status = "disabled";
      #phy-cells = <0>;
     };
     usb3-1 {
      status = "disabled";
      #phy-cells = <0>;
     };
     usb3-2 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };
   hsic {
    status = "disabled";
    clocks = <&tegra_car 134>;
    clock-names = "trk";
    lanes {
     hsic-0 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };
  };

  ports {
   usb2-0 {
    status = "disabled";
   };
   usb2-1 {
    status = "disabled";
   };
   usb2-2 {
    status = "disabled";
   };
   usb3-0 {
    status = "disabled";
   };
   usb3-1 {
    status = "disabled";
   };
   usb3-2 {
    status = "disabled";
   };
   hsic-0 {
    status = "disabled";
   };
  };

 };


 tegra_xhci: xhci@3530000 {
  compatible = "nvidia,tegra186-xhci";
  reg = <0x0 0x03530000 0x0 0x8000>,
   <0x0 0x03538000 0x0 0x1000>;

  interrupt-parent = <&pm_irq>;
  iommus = <&smmu 0x1b>;
  iommu_sodev_map;
  status = "disabled";
  otg-controller = <&tegra_xotg>;

  interrupts = <0 163 0x4>, <0 164 0x4>, <0 167 0x4>;
  clocks = <&tegra_car 113>,
   <&tegra_car 244>,
   <&tegra_car 114>,
   <&tegra_car 242>,
   <&tegra_car 609>,
   <&tegra_car 245>,
   <&tegra_car 533>,
   <&tegra_car 609>,
   <&tegra_car 512>;
  clock-names = "xusb_host", "xusb_falcon_src", "xusb_ss", "xusb_ss_src", "xusb_hs_src",
   "xusb_fs_src", "pll_u_480m", "clk_m", "pll_e";
  nvidia,xusb-padctl = <&xusb_padctl>;





 };

 tegra_xudc: xudc@3550000 {
  compatible = "nvidia,tegra186-xudc";
  reg = <0x0 0x03550000 0x0 0x8000>,
   <0x0 0x03558000 0x0 0x1000>;
  interrupts = <0 166 0x4>;
  iommus = <&smmu 0x1c>;
  iommu_sodev_map;
  status = "disabled";
  charger-detector = <&tegra_usb_cd>;
  otg-controller = <&tegra_xotg>;

  clocks = <&tegra_car 243>,
   <&tegra_car 114>,
   <&tegra_car 242>,
   <&tegra_car 245>;
  nvidia,xusb-padctl = <&xusb_padctl>;

 };

 tegra_xusb_padctl: pinctrl@3520000 {
  compatible = "nvidia,tegra186-xusb-padctl";
  reg = <0x0 0x03520000 0x0 0x1000>,
   <0x0 0x03540000 0x0 0x1000>;
  reg-names = "padctl", "ao";
  resets = <&tegra_car 55>;
  reset-names = "padctl_rst";
  clocks = <&tegra_car 111>,
   <&tegra_car 533>,
   <&tegra_car 135>,
   <&tegra_car 134>;
  clock-names = "xusb_clk", "utmipll", "usb2_trk", "hsic_trk";

  interrupts = <0 167 0x4>;
  mboxes = <&xusb_mbox>;
  mbox-names = "xusb";
  #phy-cells = <1>;
  status = "disabled";

 };

 tegra_ext_cdp: max16984-cdp {
  compatible = "maxim,max16984-tegra186-cdp-phy";
  #phy-cells = <1>;
  status = "disabled";
 };

 kfuse@0x3830000 {
  compatible = "nvidia,tegra186-kfuse";
  reg = <0x0 0x3830000 0x0 0x10000>;
  clocks = <&tegra_car 293>;
  clock-names = "kfuse";
  status = "disabled";
 };

 tegra_tachometer: tachometer@39c0000 {
  compatible = "nvidia,pwm-tegra186-tachometer";
  reg = <0x0 0x039c0000 0x0 0x10>;
  #pwm-cells = <2>;
  clocks = <&tegra_car 166>;
  clock-names = "tach";
  resets = <&tegra_car 109>;
  reset-names = "tach";
  pulse-per-rev = <2>;
  capture-window-length = <8>;
  status = "disabled";
 };

 generic_pwm_tachometer {
  compatible = "generic-pwm-tachometer";
  status = "disabled";
 };

 tegra_pmc: pmc@c360000 {
  compatible = "nvidia,tegra186-pmc";
  reg = <0x0 0xC360000 0x0 0x400
   0x0 0xC390000 0x0 0x2fff>;
  #padcontroller-cells = <1>;
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&iopad_default>;
  iopad_default: iopad-defaults {
  };

  hdmi_dp0_dpd_enable: hdmi-dp0-dpd-enable {
   hdmi-dp0-pad-lowpower-enable {
    pins = "hdmi-dp0";
    low-power-enable;
   };
  };

  hdmi_dp0_dpd_disable: hdmi-dp0-dpd-disable {
   hdmi-dp0-pad-lowpower-disable {
    pins = "hdmi-dp0";
    low-power-disable;
   };
  };

  hdmi_dp1_dpd_enable: hdmi-dp1-dpd-enable {
   hdmi-dp1-pad-lowpower-enable {
    pins = "hdmi-dp1";
    low-power-enable;
   };
  };

  hdmi_dp1_dpd_disable: hdmi-dp1-dpd-disable {
   hdmi-dp1-pad-lowpower-disable {
    pins = "hdmi-dp1";
    low-power-disable;
   };
  };

  dsi_dpd_enable: dsi-dpd-enable {
   dsi-pad-lowpower-enable {
    pins = "dsi";
    low-power-enable;
   };
  };

  dsi_dpd_disable: dsi-dpd-disable {
   dsi-pad-lowpower-disable {
    pins = "dsi";
    low-power-disable;
   };
  };

  dsib_dpd_enable: dsib-dpd-enable {
   dsib-pad-lowpower-enable {
    pins = "dsib";
    low-power-enable;
   };
  };

  dsib_dpd_disable: dsib-dpd-disable {
   dsib-pad-lowpower-disable {
    pins = "dsib";
    low-power-disable;
   };
  };

  dsic_dpd_enable: dsic-dpd-enable {
   dsic-pad-lowpower-enable {
    pins = "dsic";
    low-power-enable;
   };
  };

  dsic_dpd_disable: dsic-dpd-disable {
   dsic-pad-lowpower-disable {
    pins = "dsic";
    low-power-disable;
   };
  };

  dsid_dpd_enable: dsid-dpd-enable {
   dsid-pad-lowpower-enable {
    pins = "dsid";
    low-power-enable;
   };
  };

  dsid_dpd_disable: dsid-dpd-disable {
   dsidpad-lowpower-disable {
    pins = "dsid";
    low-power-disable;
   };
  };
 };

 tegra_aowake: pmc@c370000 {
  compatible = "nvidia,tegra186-aowake";
  reg = <0x0 0xc370000 0x0 0x600>;
  status = "disabled";
 };

 gpio-keys {
  compatible = "gpio-keys";
  gpio-keys,name = "gpio-keys";
  status = "disabled";

  sw_wake {
   label = "sw-wake";
   interrupt-parent = <&pm_irq>;
   interrupts = <0 19 0x00000004>;
   linux,code = <116>;
   wakeup-source;
  };
 };

 tegra_pmc_iopower: pmc-iopower {
  compatible = "nvidia,tegra186-pmc-iopower";
  pad-controllers = <&tegra_pmc 52
     10
     41
     1
     53
     13
     36
     37
     39
     15
     16
     17
     18
     24
     25>;
  pad-names = "ufs", "dbg", "spi", "audio-hv", "ao-hv",
    "dmic-hv", "sdmmc1-hv", "sdmmc2-hv", "sdmmc3-hv",
    "dsia", "dsib", "dsic", "dsid", "hdmi-dp0", "hdmi-dp1";
  status = "disabled";
 };

 host1x: host1x {
  compatible = "nvidia,tegra186-host1x", "simple-bus";
  reg = <0x0 0x13e10000 0x0 0x00010000
   0x0 0x13e00000 0x0 0x00010000
   0x0 0x13ec0000 0x0 0x00040000>;
  interrupts = <0 265 0x04
    0 263 0x04>;

  wakeup_capable;
  resets = <&tegra_car 18>;
  clocks = <&tegra_car 57>,
    <&tegra_car 201>;
  clock-names = "host1x", "actmon";
  nvidia,vmid = <1>;

  iommus = <&smmu 0x1>,
    <&smmu 0x40>,
    <&smmu 0x41>,
    <&smmu 0x42>,
    <&smmu 0x43>,
    <&smmu 0x44>,
    <&smmu 0x45>,
    <&smmu 0x46>,
    <&smmu 0x47>;

  #address-cells = <2>;
  #size-cells = <2>;

  ranges;

  host1x_ctx0: ctx0 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x38>;
   status = "disabled";
  };

  host1x_ctx1: ctx1 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x39>;
   status = "disabled";
  };

  host1x_ctx2: ctx2 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x3a>;
   status = "disabled";
  };

  host1x_ctx3: ctx3 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x3b>;
   status = "disabled";
  };

  host1x_ctx4: ctx4 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x3c>;
   status = "disabled";
  };

  host1x_ctx5: ctx5 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x3d>;
   status = "disabled";
  };

  host1x_ctx6: ctx6 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x3e>;
   status = "disabled";
  };

  host1x_ctx7: ctx7 {
   compatible = "nvidia,tegra186-iommu-context";
   iommus = <&smmu 0x3f>;
   status = "disabled";
  };

  nvcsi@150c0000 {
   compatible = "nvidia,tegra186-nvcsi";
   power-domains = <&bpmp 11>;
   reg = <0x0 0x150c0000 0x0 0x00040000>;
   resets = <&tegra_car 88>;
   clocks = <&tegra_car 180>,
     <&tegra_car 181>,
     <&tegra_car 526>,
     <&tegra_car 269>;
   clock-names = "nvcsi", "nvcsilp", "nvcsi_parent",
          "nvcsilp_parent";
   interrupts = <0 119 0x04>;
   iommus = <&smmu 0x2>;
   iommu-group-id = <0x1>;
   status = "disabled";
   num-ports = <6>;
  };

  tegra_vi: vi@15700000 {
   compatible = "nvidia,tegra186-vi";
   power-domains = <&bpmp 11>;
   reg = <0x0 0x15700000 0x0 0x00100000>;
   interrupts = <0 201 0x04
          0 202 0x04
          0 203 0x04>;
   resets = <&tegra_car 51>,
     <&tegra_car 143>;
   reset-names = "vi", "tsctnvi";
   clocks = <&tegra_car 51>,
     <&tegra_car 180>,
     <&tegra_car 181>;
   clock-names = "vi", "nvcsi", "nvcsilp";
   iommus = <&smmu 0x4>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  isp@15600000 {
   compatible = "nvidia,tegra186-isp";
   power-domains = <&bpmp 5>;
   reg = <0x0 0x15600000 0x0 0x00040000>;
   interrupts = <0 205 0x04>;
   resets = <&tegra_car 25>;
   clocks = <&tegra_car 50>;
   clock-names = "isp";
   iommus = <&smmu 0x5>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  dc_common {
   compatible = "nvidia,tegra_dc_common";
   reg = <0x0 0x15200000 0x0 0x30000>;
   nvidia,valid_heads = <0x03>;
   nvidia,disp_imp_table = <&disp_imp_table>;
   iommus = <&smmu 0x9>;
   iommu-group-id = <0x1>;
   iommu-direct-regions = <&fb0_reserved &fb1_reserved
      &fb2_reserved>;
  };

  head0: nvdisplay@15200000 {
   compatible = "nvidia,tegra186-dc";
   reg = <0x0 0x15200000 0x0 0x10000>;
   interrupts = <0 153 0x04>;
   win-mask = <0x7>;
   iommus = <&smmu 0x9>;
   iommu-group-id = <0x1>;
   nvidia,dc-ctrlnum = <0>;
   nvidia,cmu-enable = <0x1>;
   clocks = <&tegra_car 156>,
     <&tegra_car 158>,
     <&tegra_car 155>,
     <&tegra_car 159>,
     <&tegra_car 160>,
     <&tegra_car 157>,
     <&tegra_car 518>,
     <&tegra_car 519>,
     <&tegra_car 528>,
     <&tegra_car 269>,
     <&tegra_car 267>,
     <&tegra_car 58>;
   clock-names = "nvdisplay_disp",
          "nvdisplayhub", "nvdisplay_p0",
          "nvdisplay_p1", "nvdisplay_p2", "nvdisp_dsc",
          "pll_d", "plld2", "plld3",
          "pllp_display", "pll_d_out1", "disp1_emc";
   resets = <&tegra_car 92>,
     <&tegra_car 93>,
     <&tegra_car 94>,
     <&tegra_car 95>,
     <&tegra_car 96>,
     <&tegra_car 97>,
     <&tegra_car 98>,
     <&tegra_car 89>;
   reset-names = "misc", "wgrp0", "wgrp1", "wgrp2",
          "wgrp3", "wgrp4", "wgrp5", "head0";
   pinctrl-names = "dsi-dpd-disable", "dsi-dpd-enable",
     "dsib-dpd-disable", "dsib-dpd-enable",
     "dsic-dpd-disable", "dsic-dpd-enable",
     "dsid-dpd-disable", "dsid-dpd-enable",
     "hdmi-dp0-dpd-disable", "hdmi-dp0-dpd-enable",
     "hdmi-dp1-dpd-disable", "hdmi-dp1-dpd-enable";
   pinctrl-0 = <&dsi_dpd_disable>;
   pinctrl-1 = <&dsi_dpd_enable>;
   pinctrl-2 = <&dsib_dpd_disable>;
   pinctrl-3 = <&dsib_dpd_enable>;
   pinctrl-4 = <&dsic_dpd_disable>;
   pinctrl-5 = <&dsic_dpd_enable>;
   pinctrl-6 = <&dsid_dpd_disable>;
   pinctrl-7 = <&dsid_dpd_enable>;
   pinctrl-8 = <&hdmi_dp0_dpd_disable>;
   pinctrl-9 = <&hdmi_dp0_dpd_enable>;
   pinctrl-10 = <&hdmi_dp1_dpd_disable>;
   pinctrl-11 = <&hdmi_dp1_dpd_enable>;
   status = "disabled";
   fb_reserved = <&fb0_reserved>;
  };

  head1: nvdisplay@15210000 {
   compatible = "nvidia,tegra186-dc";
   reg = <0x0 0x15210000 0x0 0x10000>;
   interrupts = <0 154 0x04>;
   win-mask = <0x38>;
   iommus = <&smmu 0x9>;
   iommu-group-id = <0x1>;
   nvidia,dc-ctrlnum = <1>;
   nvidia,cmu-enable = <0x1>;
   clocks = <&tegra_car 156>,
     <&tegra_car 158>,
     <&tegra_car 155>,
     <&tegra_car 159>,
     <&tegra_car 160>,
     <&tegra_car 157>,
     <&tegra_car 518>,
     <&tegra_car 519>,
     <&tegra_car 528>,
     <&tegra_car 269>,
     <&tegra_car 267>,
     <&tegra_car 58>;
   clock-names = "nvdisplay_disp",
          "nvdisplayhub", "nvdisplay_p0",
          "nvdisplay_p1", "nvdisplay_p2", "nvdisp_dsc",
          "pll_d", "plld2", "plld3",
          "pllp_display", "pll_d_out1", "disp2_emc";
   resets = <&tegra_car 92>,
     <&tegra_car 93>,
     <&tegra_car 94>,
     <&tegra_car 95>,
     <&tegra_car 96>,
     <&tegra_car 97>,
     <&tegra_car 98>,
     <&tegra_car 90>;
   reset-names = "misc", "wgrp0", "wgrp1", "wgrp2",
          "wgrp3", "wgrp4", "wgrp5", "head1";
   pinctrl-names = "dsi-dpd-disable", "dsi-dpd-enable",
     "dsib-dpd-disable", "dsib-dpd-enable",
     "dsic-dpd-disable", "dsic-dpd-enable",
     "dsid-dpd-disable", "dsid-dpd-enable",
     "hdmi-dp0-dpd-disable", "hdmi-dp0-dpd-enable",
     "hdmi-dp1-dpd-disable", "hdmi-dp1-dpd-enable";
   pinctrl-0 = <&dsi_dpd_disable>;
   pinctrl-1 = <&dsi_dpd_enable>;
   pinctrl-2 = <&dsib_dpd_disable>;
   pinctrl-3 = <&dsib_dpd_enable>;
   pinctrl-4 = <&dsic_dpd_disable>;
   pinctrl-5 = <&dsic_dpd_enable>;
   pinctrl-6 = <&dsid_dpd_disable>;
   pinctrl-7 = <&dsid_dpd_enable>;
   pinctrl-8 = <&hdmi_dp0_dpd_disable>;
   pinctrl-9 = <&hdmi_dp0_dpd_enable>;
   pinctrl-10 = <&hdmi_dp1_dpd_disable>;
   pinctrl-11 = <&hdmi_dp1_dpd_enable>;
   status = "disabled";
   fb_reserved = <&fb1_reserved>;
  };

  head2: nvdisplay@15220000 {
   compatible = "nvidia,tegra186-dc";
   reg = <0x0 0x15220000 0x0 0x10000>;
   interrupts = <0 155 0x04>;
   win-mask = <0x0>;
   iommus = <&smmu 0x9>;
   iommu-group-id = <0x1>;
   nvidia,dc-ctrlnum = <2>;
   nvidia,cmu-enable = <0x1>;
   clocks = <&tegra_car 156>,
     <&tegra_car 158>,
     <&tegra_car 155>,
     <&tegra_car 159>,
     <&tegra_car 160>,
     <&tegra_car 157>,
     <&tegra_car 519>,
     <&tegra_car 528>,
     <&tegra_car 269>,
     <&tegra_car 58>;
   clock-names = "nvdisplay_disp",
          "nvdisplayhub", "nvdisplay_p0",
          "nvdisplay_p1", "nvdisplay_p2", "nvdisp_dsc",
          "plld2", "plld3",
          "pllp_display", "disp3_emc";
   resets = <&tegra_car 92>,
     <&tegra_car 93>,
     <&tegra_car 94>,
     <&tegra_car 95>,
     <&tegra_car 96>,
     <&tegra_car 97>,
     <&tegra_car 98>,
     <&tegra_car 91>;
   reset-names = "misc", "wgrp0", "wgrp1", "wgrp2",
          "wgrp3", "wgrp4", "wgrp5", "head2";
   pinctrl-names = "dsi-dpd-disable", "dsi-dpd-enable",
     "dsib-dpd-disable", "dsib-dpd-enable",
     "dsic-dpd-disable", "dsic-dpd-enable",
     "dsid-dpd-disable", "dsid-dpd-enable",
     "hdmi-dp0-dpd-disable", "hdmi-dp0-dpd-enable",
     "hdmi-dp1-dpd-disable", "hdmi-dp1-dpd-enable";
   pinctrl-0 = <&dsi_dpd_disable>;
   pinctrl-1 = <&dsi_dpd_enable>;
   pinctrl-2 = <&dsib_dpd_disable>;
   pinctrl-3 = <&dsib_dpd_enable>;
   pinctrl-4 = <&dsic_dpd_disable>;
   pinctrl-5 = <&dsic_dpd_enable>;
   pinctrl-6 = <&dsid_dpd_disable>;
   pinctrl-7 = <&dsid_dpd_enable>;
   pinctrl-8 = <&hdmi_dp0_dpd_disable>;
   pinctrl-9 = <&hdmi_dp0_dpd_enable>;
   pinctrl-10 = <&hdmi_dp1_dpd_disable>;
   pinctrl-11 = <&hdmi_dp1_dpd_enable>;
   status = "disabled";
   fb_reserved = <&fb2_reserved>;
  };

  dsi: dsi {
   compatible = "nvidia,tegra186-dsi";
   reg = <0x0 0x15300000 0x0 0x00040000>,
         <0x0 0x15400000 0x0 0x00040000>,
         <0x0 0x15900000 0x0 0x00040000>,
         <0x0 0x15940000 0x0 0x00040000>,
         <0x0 0x15880000 0x0 0x00010000>;
   clocks = <&tegra_car 115>,
     <&tegra_car 117>,
     <&tegra_car 118>,
     <&tegra_car 119>,
     <&tegra_car 231>,
     <&tegra_car 232>,
     <&tegra_car 233>,
     <&tegra_car 234>;
   clock-names = "dsi", "dsia_lp",
     "dsib", "dsib_lp", "dsic", "dsic_lp",
     "dsid", "dsid_lp";
   resets = <&tegra_car 6>,
    <&tegra_car 7>,
    <&tegra_car 63>,
    <&tegra_car 64>,
    <&tegra_car 145>;
   reset-names = "dsia", "dsib", "dsic", "dsid", "dsi_padctrl";
   nvidia,enable-hs-clk-in-lp-mode = <1>;
   status = "disabled";
  };

  vic@15340000 {
   compatible = "nvidia,tegra186-vic";
   power-domains = <&bpmp 12>;
   reg = <0x0 0x15340000 0x0 0x00040000>;
   resets = <&tegra_car 52>;
   clocks = <&tegra_car 127>;
   clock-names = "vic";
   iommus = <&smmu 0x3>;
   iommu-group-id = <0x1>;
   status = "disabled";
   interrupts = <0 206 0x04>;
  };

  nvenc@154c0000 {
   compatible = "nvidia,tegra186-nvenc";
   power-domains = <&bpmp 8>;
   reg = <0x0 0x154c0000 0x0 0x00040000>;
   resets = <&tegra_car 126>;
   clocks = <&tegra_car 131>;
   clock-names = "nvenc";
   iommus = <&smmu 0x7>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  nvdec@15480000 {
   compatible = "nvidia,tegra186-nvdec";
   power-domains = <&bpmp 6>;
   reg = <0x0 0x15480000 0x0 0x00040000>;
   resets = <&tegra_car 125>;
   clocks = <&tegra_car 129>,
     <&tegra_car 293>;
   clock-names = "nvdec", "kfuse";
   iommus = <&smmu 0x6>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  nvjpg@15380000 {
   compatible = "nvidia,tegra186-nvjpg";
   power-domains = <&bpmp 7>;
   reg = <0x0 0x15380000 0x0 0x00040000>;
   resets = <&tegra_car 127>;
   clocks = <&tegra_car 130>;
   clock-names = "nvjpg";
   iommus = <&smmu 0x8>;
   iommu-group-id = <0x1>;
   status = "disabled";
   interrupts = <0 198 0x04>;
  };

  tsec@15500000 {
   compatible = "nvidia,tegra186-tsec";
   reg = <0x0 0x15500000 0x0 0x00040000>;
   resets = <&tegra_car 46>;
   clocks = <&tegra_car 81>;
   clock-names = "tsec";
   iommus = <&smmu 0xa>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  tsecb@15100000 {
   compatible = "nvidia,tegra186-tsec";
   reg = <0x0 0x15100000 0x0 0x00040000>;
   resets = <&tegra_car 130>;
   clocks = <&tegra_car 137>;
   clock-names = "tsecb";
   iommus = <&smmu 0xb>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  sor0: sor {
   compatible = "nvidia,tegra186-sor";
   reg = <0x0 0x15540000 0x0 0x00040000>;
   nvidia,sor-ctrlnum = <0>;
   nvidia,dpaux = <&dpaux0>;
   nvidia,xbar-ctrl = <2 1 0 3 4>;
   clocks = <&tegra_car 97>,
     <&tegra_car 39>,
     <&tegra_car 615>,
     <&tegra_car 296>,
     <&tegra_car 523>,
     <&tegra_car 269>,
     <&tegra_car 136>,
     <&tegra_car 102>,
     <&tegra_car 88>,
     <&tegra_car 98>;
   clock-names = "sor0_ref", "sor_safe", "sor0_pad_clkout",
          "sor0", "pll_dp", "pllp_out0", "maud",
          "hda", "hda2codec_2x", "hda2hdmi";
   resets = <&tegra_car 39>,
     <&tegra_car 15>,
     <&tegra_car 16>,
     <&tegra_car 17>;
   reset-names = "sor0","hda_rst", "hda2codec_2x_rst",
          "hda2hdmi_rst";
   status = "disabled";
   sor0_hdmi_display: hdmi-display {
    compatible = "hdmi,display";
    status = "disabled";
   };
   sor0_dp_display: dp-display {
    compatible = "dp, display";
    status = "disabled";
   };
  };

  sor1: sor1 {
   compatible = "nvidia,tegra186-sor1";
   reg = <0x0 0x15580000 0x0 0x00040000>;
   interrupts = <0 158 0x4>;
   nvidia,sor-ctrlnum = <1>;
   nvidia,dpaux = <&dpaux1>;
   nvidia,xbar-ctrl = <2 1 0 3 4>;
   clocks = <&tegra_car 93>,
     <&tegra_car 39>,
     <&tegra_car 616>,
     <&tegra_car 297>,
     <&tegra_car 523>,
     <&tegra_car 269>,
     <&tegra_car 136>,
     <&tegra_car 102>,
     <&tegra_car 88>,
     <&tegra_car 98>;
   clock-names = "sor1_ref", "sor_safe", "sor1_pad_clkout",
          "sor1", "pll_dp", "pllp_out0", "maud",
          "hda", "hda2codec_2x", "hda2hdmi";
   resets = <&tegra_car 108>,
     <&tegra_car 15>,
     <&tegra_car 16>,
     <&tegra_car 17>;
   reset-names = "sor1","hda_rst", "hda2codec_2x_rst",
          "hda2hdmi_rst";
   status = "disabled";
   sor1_hdmi_display: hdmi-display {
    compatible = "hdmi,display";
    status = "disabled";
   };
   sor1_dp_display: dp-display {
    compatible = "dp, display";
    status = "disabled";
   };
  };

  dpaux0: dpaux@155c0000 {
   compatible = "nvidia,tegra186-dpaux";
   reg = <0x0 0x155c0000 0x0 0x00040000>;
   interrupts = <0 159 0x4>;
   nvidia,dpaux-ctrlnum = <0>;
   clocks = <&tegra_car 96>;
   clock-names = "dpaux";
   resets = <&tegra_car 5>;
   reset-names = "dpaux";
   power-domains = <&disa_pd>;
   status = "disabled";
  };

  dpaux1: dpaux@15040000 {
   compatible = "nvidia,tegra186-dpaux1";
   reg = <0x0 0x15040000 0x0 0x00040000>;
   interrupts = <0 160 0x4>;
   nvidia,dpaux-ctrlnum = <1>;
   clocks = <&tegra_car 95>;
   clock-names = "dpaux1";
   resets = <&tegra_car 124>;
   reset-names = "dpaux1";
   power-domains = <&disa_pd>;
   status = "disabled";
  };

  se@15810000 {
   compatible = "nvidia,tegra186-se1-nvhost";
   reg = <0x0 0x15810000 0x0 0x10000>;
   supported-algos = "drbg";
   opcode_addr = <0x204>;
   resets = <&tegra_car 37>;
   clocks = <&tegra_car 103>;
   clock-names = "se";
   iommus = <&smmu 0xc>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  se@15820000 {
   compatible = "nvidia,tegra186-se2-nvhost";
   reg = <0x0 0x15820000 0x0 0x10000>;
   supported-algos = "aes", "cmac";
   opcode_addr = <0x404>;
   resets = <&tegra_car 37>;
   clocks = <&tegra_car 103>;
   clock-names = "se";
   iommus = <&smmu 0xd>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  se@15830000 {
   compatible = "nvidia,tegra186-se3-nvhost";
   reg = <0x0 0x15830000 0x0 0x10000>;
   supported-algos = "rsa";
   opcode_addr = <0x604>;
   resets = <&tegra_car 37>;
   clocks = <&tegra_car 103>;
   clock-names = "se";
   iommus = <&smmu 0xe>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };

  se@15840000 {
   compatible = "nvidia,tegra186-se4-nvhost";
   reg = <0x0 0x15840000 0x0 0x10000>;
   supported-algos = "sha";
   opcode_addr = <0x104>;
   resets = <&tegra_car 37>;
   clocks = <&tegra_car 103>;
   clock-names = "se";
   iommus = <&smmu 0xf>;
   iommu-group-id = <0x1>;
   status = "disabled";
  };
 };

 mipical {
  compatible = "nvidia, tegra186-mipical";
  reg = <0x0 0x03990000 0x0 0x00010000>;
  clocks = <&tegra_car 116>,
   <&tegra_car 126>;
  clock-names = "mipi_cal", "uart_fs_mipi_cal";
  resets = <&tegra_car 28>;
  reset-names = "mipi_cal";
  status = "disabled";
 };

 gp10b {
  compatible = "nvidia,tegra186-gp10b", "nvidia,gp10b";
  dma-noncontig;
  reg = <0x0 0x17000000 0x0 0x1000000
         0x0 0x18000000 0x0 0x1000000
         0x0 0x03b41000 0x0 0x00001000>;
  interrupts = <0 70 0x04
         0 71 0x04>;
  interrupt-names = "stall", "nonstall";
  nvidia,host1x = <&host1x>;
  iommus = <&smmu 0x10>;
  access-vpr-phys;
  resets = <&tegra_car 14>;
  clocks = <&tegra_car 310>,
   <&tegra_car 1>;
  clock-names = "gpu", "gpu_sys";
  fuse-overrides = <0x228 0x9999>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  cpu_off = <0x84000002>;
  cpu_on = <0xC4000003>;
  cpu_suspend = <0xC4000001>;
  status = "disabled";
 };

 intc: interrupt-controller@3881000 {
  compatible = "arm,cortex-a15-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0x03881000 0x0 0x00001000
         0x0 0x03882000 0x0 0x00002000>;
  status = "disabled";
 };

 lic: interrupt-controller@3000000 {
  compatible = "nvidia,tegra-gic";
  interrupt-controller;
  reg = <0x0 0x03000000 0x0 0x00000800
   0x0 0x03000800 0x0 0x00000800
   0x0 0x03001000 0x0 0x00000800
   0x0 0x03001800 0x0 0x00000800
   0x0 0x03002000 0x0 0x00000800
   0x0 0x03002800 0x0 0x00000800
   0x0 0x03003000 0x0 0x00000800
   0x0 0x03003800 0x0 0x00000800
   0x0 0x0300f800 0x0 0x00000800>;
  status = "disabled";
 };

 pm_irq: tegra186-pm-irq {
  compatible = "nvidia,tegra186-pm-irq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&intc>;
 };

 timer@3020000 {
  compatible = "nvidia,tegra186-timer";
  interrupts = <0 0 4>,
        <0 1 4>,
        <0 2 4>,
        <0 3 4>,
        <0 4 4>,
        <0 5 4>,
        <0 6 4>;
  clock-frequency = <19200000>;
  reg = <0x0 0x03010000 0x0 0x000e0000>;
  tmr-count = <10>;
  wdt-count = <3>;
  status = "disabled";
 };

 tegra_car: clock@5000000 {
  compatible = "nvidia,tegra18x-car";
  reg = <0x0 0x05000000 0x0 0x01000000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  status = "disabled";
 };

 se: se_elp@3ad0000 {
  compatible = "nvidia,tegra186-se-elp";
  reg = <0x0 0x03ad0000 0x0 0x10000>,
        <0x0 0x03ae0000 0x0 0x10000>;
  interrupts = <0 283 0x04>;
  clocks = <&tegra_car 103>;
  clock-names = "se";
  pka1-rsa-priority = <300>;
  status = "disabled";
 };

 sce_hsp: tegra-hsp@b150000 {
  compatible = "nvidia,tegra186-hsp";
  reg = <0x0 0x0b150000 0x0 0x00090000>;
  interrupts = <0 141 0x4>,
    <0 142 0x4>,
    <0 143 0x4>,
    <0 144 0x4>;
  interrupt-names = "shared1", "shared2", "shared3", "shared4";
  resets = <&tegra_car 186>;
  reset-names = "hsp";
  status = "disabled";
 };


 aconnect@2a41000 {
  compatible = "nvidia,tegra210-aconnect";
  clocks = <&tegra_car 105>,
    <&tegra_car 104>;
  power-domains = <&bpmp 0>;
  clock-names = "ape", "apb2ape";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

 tegra_agic: agic-controller@2a41000 {
  compatible = "nvidia,tegra186-agic";
  #interrupt-cells = <4>;
  interrupt-controller;
  reg = <0x0 0x02a41000 0x0 0x1000>,
   <0x0 0x02a42000 0x0 0x2000>;
  interrupts = <0 145 ((((1 << (4)) - 1) << 8) | 0x00000004)>;
  clocks = <&tegra_car 105>;
  clock-names = "clk";
  status = "disabled";
  };

 tegra_agic_1: agic-controller@2a51000 {
  compatible = "nvidia,tegra186-agic";
  interrupt-controller;
  #interrupt-cells = <4>;
  reg = <0x0 0x02a51000 0x0 0x1000>,
   <0x0 0x02a52000 0x0 0x2000>;
  interrupts = <0 146 ((((1 << (4)) - 1) << 8) | 0x00000004)>;
  clocks = <&tegra_car 105>;
  clock-names = "clk";
  status = "disabled";
  };

 tegra_agic_2: agic-controller@2a61000 {
  compatible = "nvidia,tegra186-agic";
  interrupt-controller;
  #interrupt-cells = <4>;
  reg = <0x0 0x02a61000 0x0 0x1000>,
   <0x0 0x02a62000 0x0 0x2000>;
  interrupts = <0 147 ((((1 << (4)) - 1) << 8) | 0x00000004)>;
  clocks = <&tegra_car 105>;
  clock-names = "clk";
  status = "disabled";
  };
 };
# 1556 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi"
 aconnect@2a41000 {

 ape_hsp: tegra-hsp@29a0000 {
  compatible = "nvidia,tegra186-hsp";
  reg = <0x0 0x029a0000 0x0 0x00090000>;



  interrupt-parent = <&tegra_agic>;
  interrupts =
   <0 (64 - 32)
    0x00000004 0>,
   <0 (65 - 32)
    0x00000004 0>,
   <0 (66 - 32)
    0x00000004 0>,
   <0 (67 - 32)
    0x00000004 0>,
   <0 (68 - 32)
    0x00000004 0>,
   <0 (69 - 32)
    0x00000004 0>,
   <0 (70 - 32)
    0x00000004 0>,
   <0 (71 - 32)
    0x00000004 0>,
   <0 (72 - 32)
    0x00000004 0>,
   <0 (73 - 32)
    0x00000004 0>,
   <0 (74 - 32)
    0x00000004 0>,
   <0 (75 - 32)
    0x00000004 0>,
   <0 (76 - 32)
    0x00000004 0>,
   <0 (77 - 32)
    0x00000004 0>,
   <0 (78 - 32)
    0x00000004 0>,
   <0 (79 - 32)
    0x00000004 0>,
   <0 (80 - 32)
    0x00000004 4>,
   <0 (81 - 32)
    0x00000004 0>,
   <0 (82 - 32)
    0x00000004 0>,
   <0 (83 - 32)
    0x00000004 0>,
   <0 (84 - 32)
    0x00000004 0>;
  interrupt-names = "full0", "full1", "full2", "full3",
    "full4", "full5", "full6", "full7",
    "empty0", "empty1", "empty2", "empty3",
    "empty4", "empty5", "empty6", "empty7",
    "adsp-shared0", "shared1", "shared2", "shared3",
    "shared4";
  status = "disabled";
 };

 };


 aon_hsp: tegra-hsp@c150000 {
  compatible = "nvidia,tegra186-hsp";
  reg = <0x0 0x0c150000 0x0 0x00090000>;
  interrupts = <0 133 0x4>,
    <0 134 0x4>,
    <0 135 0x4>,
    <0 136 0x4>;
  interrupt-names = "shared1", "shared2", "shared3", "shared4";
  status = "disabled";
 };

 hsp_top: tegra-hsp@3c00000 {
  compatible = "nvidia,tegra186-hsp";
  reg = <0x0 0x03c00000 0x0 0x000a0000>;
  interrupts = <0 176 0x4>,
    <0 120 0x4>,
    <0 121 0x4>,
    <0 122 0x4>,
    <0 123 0x4>,
    <0 124 0x4>,
    <0 125 0x4>,
    <0 126 0x4>,
    <0 127 0x4>;
  interrupt-names = "doorbell",
    "shared0", "shared1", "shared2", "shared3",
    "shared4", "shared5", "shared6", "shared7";
  status = "disabled";
 };

 chipid@100000 {
  compatible = "nvidia,tegra186-chipid";
  reg = <0x0 0x00100000 0x0 0x10000>;
  status = "disabled";
 };

 miscreg@00100000 {
  compatible = "nvidia,tegra186-miscreg";
  reg = <0x0 0x00100000 0x0 0xf000>,
      <0x0 0x0010f000 0x0 0x1000>;
  status = "disabled";
 };

 bpmp: bpmp {
  compatible = "nvidia,tegra186-bpmp";
  iommus = <&smmu 0x32>;
  reg = <0x0 0x0d000000 0x0 0x00800000>,
        <0x0 0x3004e000 0x0 0x00001000>,
        <0x0 0x3004f000 0x0 0x00001000>;
  status = "disabled";

  #power-domain-cells = <1>;

  bpmpthermal: bpmpthermal {
   compatible = "nvidia,tegra186-bpmp-thermal";
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };
 };

 gpcdma: dma@2600000 {
  compatible = "nvidia,tegra186-gpcdma";
  reg = <0x0 0x2600000 0x0 0x210000>;
  resets = <&tegra_car 70>;
  reset-names = "gpcdma";
  interrupts = <0 75 0x04
         0 76 0x04
         0 77 0x04
         0 78 0x04
         0 79 0x04
         0 80 0x04
         0 81 0x04
         0 82 0x04
         0 83 0x04
         0 84 0x04
         0 85 0x04
         0 86 0x04
         0 87 0x04
         0 88 0x04
         0 89 0x04
         0 90 0x04
         0 91 0x04
         0 92 0x04
         0 93 0x04
         0 94 0x04
         0 95 0x04
         0 96 0x04
         0 97 0x04
         0 98 0x04
         0 99 0x04
         0 100 0x04
         0 101 0x04
         0 102 0x04
         0 103 0x04
         0 104 0x04
         0 105 0x04
         0 106 0x04
         0 107 0x04>;
  #dma-cells = <1>;
  iommus = <&smmu 0x20>;
  nvidia,preallocated-descs = <32>;
  nvidia,preallocate-sg = <32>;
  status = "disabled";
 };

 tegra_pinctrl: pinmux: pinmux@2430000 {
  compatible = "nvidia,tegra186-pinmux";
  reg = <0x0 0x2430000 0x0 0x15000
   0x0 0xc300000 0x0 0x4000>;
  #gpio-range-cells = <3>;
  status = "disabled";

  vbus_en0_sfio_tristate_state: vbus_en0_oc_tristate {
   usb_vbus_en0_pl4 {
    nvidia,pins = "usb_vbus_en0_pl4";
    nvidia,function = "usb";
    nvidia,tristate = <1>;
    nvidia,io-high-voltage = <1>;
    nvidia,enable-input = <1>;
   };
  };
  vbus_en1_sfio_tristate_state: vbus_en1_oc_tristate {
   usb_vbus_en1_pl5 {
    nvidia,pins = "usb_vbus_en1_pl5";
    nvidia,function = "usb";
    nvidia,tristate = <1>;
    nvidia,io-high-voltage = <1>;
    nvidia,enable-input = <1>;
   };
  };
  vbus_en0_sfio_passthrough_state: vbus_en0_oc_passthrough {
   usb_vbus_en0_pl4 {
    nvidia,pins = "usb_vbus_en0_pl4";
    nvidia,function = "usb";
    nvidia,tristate = <0>;
    nvidia,io-high-voltage = <1>;
    nvidia,enable-input = <1>;
   };
  };
  vbus_en1_sfio_passthrough_state: vbus_en1_oc_passthrough {
   usb_vbus_en1_pl5 {
    nvidia,pins = "usb_vbus_en1_pl5";
    nvidia,function = "usb";
    nvidia,tristate = <0>;
    nvidia,io-high-voltage = <1>;
    nvidia,enable-input = <1>;
   };
  };
  vbus_en0_default_state: vbus_en0_default {
   usb_vbus_en0_pl4 {
    nvidia,pins = "usb_vbus_en0_pl4";
    nvidia,function = "rsvd1";
    nvidia,io-high-voltage = <1>;
    nvidia,enable-input = <1>;
   };
  };
  vbus_en1_default_state: vbus_en1_default {
   usb_vbus_en1_pl5 {
    nvidia,pins = "usb_vbus_en1_pl5";
    nvidia,function = "rsvd1";
    nvidia,io-high-voltage = <1>;
    nvidia,enable-input = <1>;
   };
  };
 };

 tegra_main_gpio: gpio@2200000 {
  compatible = "nvidia,tegra186-gpio";
  reg-names = "security", "gpio";
  reg =
   <0x0 0x2200000 0x0 0x10000>,
   <0x0 0x2210000 0x0 0x10000>;
  interrupts =
   <0 47 0x00000004>,
   <0 50 0x00000004>,
   <0 53 0x00000004>,
   <0 56 0x00000004>,
   <0 59 0x00000004>,
   <0 180 0x00000004>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  gpio-ranges =
   <&tegra_pinctrl (0 * 8) (0 * 8) ((17 - 0 + 1) * 8)>,
   <&tegra_pinctrl (18 * 8) (19 * 8) ((18 - 18 + 1) * 8)>,
   <&tegra_pinctrl (19 * 8) (23 * 8) ((20 - 19 + 1) * 8)>,
   <&tegra_pinctrl (21 * 8) (27 * 8) ((23 - 21 + 1) * 8) >;
  status = "disabled";
 };

 tegra_aon_gpio: gpio@c2f0000 {
  compatible = "nvidia,tegra186-gpio-aon";
  reg-names = "security", "gpio";
  reg =
   <0x0 0xc2f0000 0x0 0x1000>,
   <0x0 0xc2f1000 0x0 0x1000>;
  interrupts =
   <0 60 0x00000004>;
  status = "disabled";
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  gpio-ranges =
   <&tegra_pinctrl (0 * 8) (18 * 8) ((0 - 0 + 1) * 8)>,
   <&tegra_pinctrl (1 * 8) (20 * 8) ((3 - 1 + 1) * 8)>,
   <&tegra_pinctrl (4 * 8) (25 * 8) ((5 - 4 + 1) * 8)>,
   <&tegra_pinctrl (6 * 8) (30 * 8) ((7 - 6 + 1) * 8)>;
 };

 tegra_pcie: pcie-controller@10003000 {
  compatible = "nvidia,tegra186-pcie";

  power-domains = <&bpmp 9>;



  device_type = "pci";
  reg = <0x0 0x10003000 0x0 0x00000800
         0x0 0x10003800 0x0 0x00000800
         0x0 0x40000000 0x0 0x00001000>;
  reg-names = "pads", "afi", "cs";

  clocks = <&tegra_car 4>,
   <&tegra_car 3>,
   <&tegra_car 609>,
   <&tegra_car 512>;
  clock-names = "afi", "pex", "clk_m", "pll_e";

  resets = <&tegra_car 1>,
   <&tegra_car 29>,
   <&tegra_car 30>;
  reset-names = "afi", "pex", "pcie_x";

  interrupts = <0 72 0x04>,
        <0 73 0x04>;
  interrupt-names = "intr", "msi";

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &intc 0 72 0x04>;

  iommus = <&smmu 0x11>;
  iommu_sodev_map;





  bus-range = <0x00 0xff>;
  #address-cells = <3>;
  #size-cells = <2>;

  ranges = <0x82000000 0 0x10000000 0x0 0x10000000 0 0x00001000
     0x82000000 0 0x10001000 0x0 0x10001000 0 0x00001000
     0x82000000 0 0x10004000 0x0 0x10004000 0 0x00001000
     0x81000000 0 0x0 0x0 0x40001000 0 0x00010000
     0x82000000 0 0x40100000 0x0 0x40100000 0 0x07F00000
     0xc2000000 0 0x48000000 0x0 0x48000000 0 0x38000000>;

  status = "disabled";

  pci@1,0 {
   device_type = "pci";
   assigned-addresses = <0x82000800 0 0x10000000 0 0x1000>;
   reg = <0x000800 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <4>;
   nvidia,afi-ctl-offset = <0x110>;
   nvidia,disable-aspm-states = <0xf>;
  };

  pci@2,0 {
   device_type = "pci";
   assigned-addresses = <0x82001000 0 0x10001000 0 0x1000>;
   reg = <0x001000 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <1>;
   nvidia,afi-ctl-offset = <0x118>;
   nvidia,disable-aspm-states = <0xf>;
  };

  pci@3,0 {
   device_type = "pci";
   assigned-addresses = <0x82001800 0 0x10004000 0 0x1000>;
   reg = <0x001800 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <1>;
   nvidia,afi-ctl-offset = <0x19C>;
   nvidia,disable-aspm-states = <0xf>;
  };

 };

 sound {
  iommus = <&smmu 0x1e>;
  dma-mask = <0x0 0x5e000000>;
  iommu-resv-regions = <0x0 0x0 0x0 0x40000000 0x0 0x60000000 0xffffffff 0xffffffff>;
  iommu-group-id = <0x2>;
  status = "disabled";
 };

 sound_ref {
  iommus = <&smmu 0x1e>;
  dma-mask = <0x0 0x5e000000>;
  iommu-resv-regions = <0x0 0x0 0x0 0x40000000 0x0 0x60000000 0xffffffff 0xffffffff>;
  iommu-group-id = <0x2>;
  status = "disabled";
 };


 aconnect@2a41000 {
  adma: adma@2930000 {
   compatible = "nvidia,tegra186-adma";
   interrupt-parent = <&tegra_agic>;
   reg = <0x0 0x02930000 0x0 0x50000>,
         <0x0 0x029f0000 0x0 0x10>;
   clocks = <&tegra_car 87>;
   clock-names = "d_audio";
   interrupts = <0 (32 - 32) 0x00000004 0>,
       <0 (33 - 32) 0x00000004 0>,
       <0 (34 - 32) 0x00000004 0>,
       <0 (35 - 32) 0x00000004 0>,
       <0 (36 - 32) 0x00000004 0>,
       <0 (37 - 32) 0x00000004 0>,
       <0 (38 - 32) 0x00000004 0>,
       <0 (39 - 32) 0x00000004 0>,
       <0 (40 - 32) 0x00000004 0>,
       <0 (41 - 32) 0x00000004 0>,
       <0 (42 - 32) 0x00000004 0>,
       <0 (43 - 32) 0x00000004 0>,
       <0 (44 - 32) 0x00000004 0>,
       <0 (45 - 32) 0x00000004 0>,
       <0 (46 - 32) 0x00000004 0>,
       <0 (47 - 32) 0x00000004 0>,
       <0 (48 - 32) 0x00000004 0>,
       <0 (49 - 32) 0x00000004 0>,
       <0 (50 - 32) 0x00000004 0>,
       <0 (51 - 32) 0x00000004 0>,
       <0 (52 - 32) 0x00000004 0>,
       <0 (53 - 32) 0x00000004 0>,
       <0 (54 - 32) 0x00000004 0>,
       <0 (55 - 32) 0x00000004 0>,
       <0 (56 - 32) 0x00000004 0>,
       <0 (57 - 32) 0x00000004 0>,
       <0 (58 - 32) 0x00000004 0>,
       <0 (59 - 32) 0x00000004 0>,
       <0 (60 - 32) 0x00000004 0>,
       <0 (61 - 32) 0x00000004 0>,
       <0 (62 - 32) 0x00000004 0>,
       <0 (63 - 32) 0x00000004 0>;
   #dma-cells = <1>;
   status = "disabled";
  };
 };
# 2044 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi"
 aconnect@2a41000 {

 tegra_axbar: ahub {
  compatible = "nvidia,tegra186-axbar";



  wakeup-disable;
  reg = <0x0 0x02900800 0x0 0x800>;
  clocks = <&tegra_car 87>,
   <&tegra_car 246>,
   <&tegra_car 104>,
   <&tegra_car 105>;
  clock-names = "ahub", "parent", "apb2ape", "xbar.ape";
  assigned-clocks = <&tegra_car 87>;
  assigned-clock-parents = <&tegra_car 246>;
  status = "disabled";

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tegra_admaif: admaif@290f000 {
   compatible = "nvidia,tegra186-admaif";
   reg = <0x0 0x290f000 0x0 0x1000>;
   clocks = <&tegra_car 87>;
   clock-names = "ahub";
   dmas = <&adma 1>, <&adma 1>, <&adma 2>, <&adma 2>,
    <&adma 3>, <&adma 3>, <&adma 4>, <&adma 4>,
    <&adma 5>, <&adma 5>, <&adma 6>, <&adma 6>,
    <&adma 7>, <&adma 7>, <&adma 8>, <&adma 8>,
    <&adma 9>, <&adma 9>, <&adma 10>, <&adma 10>,
    <&adma 11>, <&adma 11>, <&adma 12>, <&adma 12>,
    <&adma 13>, <&adma 13>, <&adma 14>, <&adma 14>,
    <&adma 15>, <&adma 15>, <&adma 16>, <&adma 16>,
    <&adma 17>, <&adma 17>, <&adma 18>, <&adma 18>,
    <&adma 19>, <&adma 19>, <&adma 20>, <&adma 20>;
   dma-names = "rx1", "tx1", "rx2", "tx2", "rx3", "tx3",
    "rx4", "tx4", "rx5", "tx5", "rx6", "tx6",
    "rx7", "tx7", "rx8", "tx8", "rx9", "tx9",
    "rx10", "tx10", "rx11", "tx11", "rx12", "tx12",
    "rx13", "tx13", "rx14", "tx14", "rx15", "tx15",
    "rx16", "tx16", "rx17", "tx17", "rx18", "tx18",
    "rx19", "tx19", "rx20", "tx20";
   status = "disabled";
  };

  tegra_sfc1: sfc@2902000 {
   compatible = "nvidia,tegra210-sfc";
   reg = <0x0 0x2902000 0x0 0x200>;
   nvidia,ahub-sfc-id = <0>;
   status = "disabled";
  };

  tegra_sfc2: sfc@2902200 {
   compatible = "nvidia,tegra210-sfc";
   reg = <0x0 0x2902200 0x0 0x200>;
   nvidia,ahub-sfc-id = <1>;
   status = "disabled";
  };

  tegra_sfc3: sfc@2902400 {
   compatible = "nvidia,tegra210-sfc";
   reg = <0x0 0x2902400 0x0 0x200>;
   nvidia,ahub-sfc-id = <2>;
   status = "disabled";
  };

  tegra_sfc4: sfc@2902600 {
   compatible = "nvidia,tegra210-sfc";
   reg = <0x0 0x2902600 0x0 0x200>;
   nvidia,ahub-sfc-id = <3>;
   status = "disabled";
  };

  tegra_spkprot: spkprot@2908c00 {
   compatible = "nvidia,tegra210-spkprot";
   reg = <0x0 0x2908c00 0x0 0x400>;
   nvidia,ahub-spkprot-id = <0>;
   status = "disabled";
  };

  tegra_amixer: amixer@290bb00 {
   compatible = "nvidia,tegra210-amixer";
   reg = <0x0 0x290bb00 0x0 0x800>;
   nvidia,ahub-amixer-id = <0>;
   status = "disabled";
  };

  tegra_i2s1: i2s@2901000 {
   compatible = "nvidia,tegra210-i2s";
   reg = <0x0 0x2901000 0x0 0x100>;
   nvidia,ahub-i2s-id = <0>;
   clocks = <&tegra_car 79>,
     <&tegra_car 246>,
     <&tegra_car 617>,
     <&tegra_car 247>,
     <&tegra_car 617>;
   clock-names = "i2s", "i2s_clk_parent", "ext_audio_sync",
          "audio_sync", "clk_sync_input";
   assigned-clocks = <&tegra_car 79>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <1536000>;
   pinctrl-names = "dap_active", "dap_inactive";
   pinctrl-0 = <>;
   pinctrl-1 = <>;
   fsync-width = <31>;
   status = "disabled";
  };

  tegra_i2s2: i2s@2901100 {
   compatible = "nvidia,tegra210-i2s";
   reg = <0x0 0x2901100 0x0 0x100>;
   nvidia,ahub-i2s-id = <1>;
   clocks = <&tegra_car 42>,
     <&tegra_car 246>,
     <&tegra_car 618>,
     <&tegra_car 248>,
     <&tegra_car 618>;
   clock-names = "i2s", "i2s_clk_parent", "ext_audio_sync",
          "audio_sync", "clk_sync_input";
   assigned-clocks = <&tegra_car 42>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <1536000>;
   pinctrl-names = "dap_active", "dap_inactive";
   pinctrl-0 = <>;
   pinctrl-1 = <>;
   fsync-width = <0>;
   status = "disabled";
  };

  tegra_i2s3: i2s@2901200 {
   compatible = "nvidia,tegra210-i2s";
   reg = <0x0 0x2901200 0x0 0x100>;
   nvidia,ahub-i2s-id = <2>;
   clocks = <&tegra_car 43>,
     <&tegra_car 246>,
     <&tegra_car 619>,
     <&tegra_car 249>,
     <&tegra_car 619>;
   clock-names = "i2s", "i2s_clk_parent", "ext_audio_sync",
          "audio_sync", "clk_sync_input";
   assigned-clocks = <&tegra_car 43>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <1536000>;
   pinctrl-names = "dap_active", "dap_inactive";
   pinctrl-0 = <>;
   pinctrl-1 = <>;
   fsync-width = <31>;
   status = "disabled";
  };

  tegra_i2s4: i2s@2901300 {
   compatible = "nvidia,tegra210-i2s";
   reg = <0x0 0x2901300 0x0 0x100>;
   nvidia,ahub-i2s-id = <3>;
   clocks = <&tegra_car 84>,
     <&tegra_car 246>,
     <&tegra_car 620>,
     <&tegra_car 250>,
     <&tegra_car 620>;
   clock-names = "i2s", "i2s_clk_parent", "ext_audio_sync",
          "audio_sync", "clk_sync_input";
   assigned-clocks = <&tegra_car 84>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <1536000>;
   pinctrl-names = "dap_active", "dap_inactive";
   pinctrl-0 = <>;
   pinctrl-1 = <>;
   fsync-width = <31>;
   status = "disabled";
  };

  tegra_i2s5: i2s@2901400 {
   compatible = "nvidia,tegra210-i2s";
   reg = <0x0 0x2901400 0x0 0x100>;
   nvidia,ahub-i2s-id = <4>;
   clocks = <&tegra_car 85>,
     <&tegra_car 246>,
     <&tegra_car 621>,
     <&tegra_car 251>,
     <&tegra_car 621>;
   clock-names = "i2s", "i2s_clk_parent", "ext_audio_sync",
          "audio_sync", "clk_sync_input";
   assigned-clocks = <&tegra_car 85>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <1536000>;
   pinctrl-names = "dap_active", "dap_inactive";
   pinctrl-0 = <>;
   pinctrl-1 = <>;
   fsync-width = <31>;
   status = "disabled";
  };

  tegra_i2s6: i2s@2901500 {
   compatible = "nvidia,tegra210-i2s";
   reg = <0x0 0x2901500 0x0 0x100>;
   nvidia,ahub-i2s-id = <5>;
   clocks = <&tegra_car 154>,
     <&tegra_car 246>,
     <&tegra_car 622>,
     <&tegra_car 252>,
     <&tegra_car 622>;
   clock-names = "i2s", "i2s_clk_parent", "ext_audio_sync",
          "audio_sync", "clk_sync_input";
   assigned-clocks = <&tegra_car 154>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <1536000>;
   pinctrl-names = "dap_active", "dap_inactive";
   pinctrl-0 = <>;
   pinctrl-1 = <>;
   fsync-width = <0>;
   status = "disabled";
  };

  tegra_amx1: amx@2903000 {
   compatible = "nvidia,tegra210-amx";
   reg = <0x0 0x2903000 0x0 0x100>;
   nvidia,ahub-amx-id = <0>;
   status = "disabled";
  };

  tegra_amx2: amx@2903100 {
   compatible = "nvidia,tegra210-amx";
   reg = <0x0 0x2903100 0x0 0x100>;
   nvidia,ahub-amx-id = <1>;
   status = "disabled";
  };

  tegra_amx3: amx@2903200 {
   compatible = "nvidia,tegra210-amx";
   reg = <0x0 0x2903200 0x0 0x100>;
   nvidia,ahub-amx-id = <2>;
   status = "disabled";
  };

  tegra_amx4: amx@2903300 {
   compatible = "nvidia,tegra210-amx";
   reg = <0x0 0x2903300 0x0 0x100>;
   nvidia,ahub-amx-id = <3>;
   status = "disabled";
  };

  tegra_adx1: adx@2903800 {
   compatible = "nvidia,tegra210-adx";
   reg = <0x0 0x2903800 0x0 0x100>;
   nvidia,ahub-adx-id = <0>;
   status = "disabled";
  };

  tegra_adx2: adx@2903900 {
   compatible = "nvidia,tegra210-adx";
   reg = <0x0 0x2903900 0x0 0x100>;
   nvidia,ahub-adx-id = <1>;
   status = "disabled";
  };

  tegra_adx3: adx@2903a00 {
   compatible = "nvidia,tegra210-adx";
   reg = <0x0 0x2903a00 0x0 0x100>;
   nvidia,ahub-adx-id = <2>;
   status = "disabled";
  };

  tegra_adx4: adx@2903b00 {
   compatible = "nvidia,tegra210-adx";
   reg = <0x0 0x2903b00 0x0 0x100>;
   nvidia,ahub-adx-id = <3>;
   status = "disabled";
  };

  tegra_dmic1: dmic@2904000 {
   compatible = "nvidia,tegra210-dmic";
   reg = <0x0 0x2904000 0x0 0x100>;
   nvidia,ahub-dmic-id = <0>;
   clocks = <&tegra_car 122>,
     <&tegra_car 246>;
   clock-names = "dmic", "parent";
   assigned-clocks = <&tegra_car 122>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <3072000>;
   status = "disabled";
  };

  tegra_dmic2: dmic@2904100 {
   compatible = "nvidia,tegra210-dmic";
   reg = <0x0 0x2904100 0x0 0x100>;
   nvidia,ahub-dmic-id = <1>;
   clocks = <&tegra_car 123>,
     <&tegra_car 246>;
   clock-names = "dmic", "parent";
   assigned-clocks = <&tegra_car 123>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <3072000>;
   status = "disabled";
  };

  tegra_dmic3: dmic@2904200 {
   compatible = "nvidia,tegra210-dmic";
   reg = <0x0 0x2904200 0x0 0x100>,
         <0x0 0xc303000 0x0 0x1f0>;
   nvidia,ahub-dmic-id = <2>;
   clocks = <&tegra_car 150>,
     <&tegra_car 246>;
   clock-names = "dmic", "parent";
   assigned-clocks = <&tegra_car 150>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <3072000>;
   status = "disabled";
  };

  tegra_dmic4: dmic@2904300 {
   compatible = "nvidia,tegra210-dmic";
   reg = <0x0 0x2904300 0x0 0x100>;
   nvidia,ahub-dmic-id = <3>;
   clocks = <&tegra_car 151>,
     <&tegra_car 246>;
   clock-names = "dmic", "parent";
   assigned-clocks = <&tegra_car 151>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <3072000>;
   status = "disabled";
  };

  tegra_afc1: afc@2907000 {
   compatible = "nvidia,tegra186-afc";
   reg = <0x0 0x2907000 0x0 0x100>;
   nvidia,ahub-afc-id = <0>;
   status = "disabled";
  };

  tegra_afc2: afc@2907100 {
   compatible = "nvidia,tegra186-afc";
   reg = <0x0 0x2907100 0x0 0x100>;
   nvidia,ahub-afc-id = <1>;
   status = "disabled";
  };

  tegra_afc3: afc@2907200 {
   compatible = "nvidia,tegra186-afc";
   reg = <0x0 0x2907200 0x0 0x100>;
   nvidia,ahub-afc-id = <2>;
   status = "disabled";
  };

  tegra_afc4: afc@2907300 {
   compatible = "nvidia,tegra186-afc";
   reg = <0x0 0x2907300 0x0 0x100>;
   nvidia,ahub-afc-id = <3>;
   status = "disabled";
  };

  tegra_afc5: afc@2907400 {
   compatible = "nvidia,tegra186-afc";
   reg = <0x0 0x2907400 0x0 0x100>;
   nvidia,ahub-afc-id = <4>;
   status = "disabled";
  };

  tegra_afc6: afc@2907500 {
   compatible = "nvidia,tegra186-afc";
   reg = <0x0 0x2907500 0x0 0x100>;
   nvidia,ahub-afc-id = <5>;
   status = "disabled";
  };

  tegra_mvc1: mvc@290a000 {
   compatible = "nvidia,tegra210-mvc";
   reg = <0x0 0x290a000 0x0 0x200>;
   nvidia,ahub-mvc-id = <0>;
   status = "disabled";
  };

  tegra_mvc2: mvc@290a200 {
   compatible = "nvidia,tegra210-mvc";
   reg = <0x0 0x290a200 0x0 0x200>;
   nvidia,ahub-mvc-id = <1>;
   status = "disabled";
  };

  tegra_iqc1: iqc@290e000 {
   compatible = "nvidia,tegra210-iqc";
   reg = <0x0 0x290e000 0x0 0x200>;
   nvidia,ahub-iqc-id = <0>;
   clocks = <&tegra_car 106>;
   clock-names = "iqc";
   status = "disabled";
  };

  tegra_asrc: asrc@2910000 {
   compatible = "nvidia,tegra186-asrc";
   reg = <0x0 0x2910000 0x0 0x2000>;
   nvidia,ahub-asrc-id = <0>;
   status = "disabled";
  };

  tegra_arad: arad@290e400 {
   compatible = "nvidia,tegra186-arad";
   reg = <0x0 0x290e400 0x0 0x400>;
   nvidia,ahub-arad-id = <0>;
   status = "disabled";
  };

  tegra_ahc: ahc@290b900 {
   compatible = "nvidia,tegra186-ahc";
   interrupt-parent = <&tegra_agic>;
   reg = <0x0 0x290b900 0x0 0x200>;
   interrupts = <0 (88 - 32) 0x00000004 0>;
   status = "disabled";
  };

  tegra_ope1: ope@2908000 {
   compatible = "nvidia,tegra210-ope";
   reg = <0x0 0x2908000 0x0 0x100>,
         <0x0 0x2908100 0x0 0x100>,
         <0x0 0x2908200 0x0 0x200>;
   nvidia,ahub-ope-id = <0>;
   status = "disabled";
  };

  tegra_dspk1: dspk@2905000 {
   compatible = "nvidia,tegra186-dspk";
   reg = <0x0 0x2905000 0x0 0x100>;
   nvidia,ahub-dspk-id = <0>;
   clocks = <&tegra_car 152>,
    <&tegra_car 246>,
    <&tegra_car 253>;
   clock-names = "dspk", "pll_a_out0", "sync_dspk";
   assigned-clocks = <&tegra_car 152>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <12288000>;
   status = "disabled";
  };

  tegra_dspk2: dspk@2905100 {
   compatible = "nvidia,tegra186-dspk";
   reg = <0x0 0x2905100 0x0 0x100>,
         <0x0 0x2431000 0x0 0x1F0>;
   nvidia,ahub-dspk-id = <1>;
   clocks = <&tegra_car 153>,
    <&tegra_car 246>,
    <&tegra_car 254>;
   clock-names = "dspk", "pll_a_out0", "sync_dspk";
   assigned-clocks = <&tegra_car 153>;
   assigned-clock-parents =
    <&tegra_car 246>;
   assigned-clock-rates = <12288000>;
   status = "disabled";
  };
 };

 };


 hda@3510000 {
  compatible = "nvidia,tegra30-hda";
  iommus = <&smmu 0x12>;
  reg = <0x0 0x3510000 0x0 0x10000>;
  clocks = <&tegra_car 269>,
    <&tegra_car 136>,
    <&tegra_car 102>,
    <&tegra_car 88>,
    <&tegra_car 98>;
  clock-names = "pllp_out0", "maud", "hda",
    "hda2codec_2x", "hda2hdmi";
  resets = <&tegra_car 15>,
   <&tegra_car 16>,
   <&tegra_car 17>;
  reset-names = "hda_rst", "hda2codec_2x_rst", "hda2hdmi_rst";
  interrupts = <0 161 0x04>;
  status = "disabled";
 };


 aconnect@2a41000 {

 tegra_adsp_audio: adsp_audio {
  compatible = "nvidia,tegra186-adsp-audio";



  wakeup-disable;
  iommus = <&smmu 0x1e>;
  iommu-resv-regions = <0x0 0x0 0x0 0x40000000 0x0 0x60000000 0xffffffff 0xffffffff>;
  iommu-group-id = <0x2>;
  nvidia,adma_ch_start = <16>;
  nvidia,adma_ch_cnt = <16>;
  interrupt-parent = <&tegra_agic>;
  interrupts = <0 (48 - 32) 0x00000004
    4>,
        <0 (49 - 32) 0x00000004
    4>,
        <0 (50 - 32) 0x00000004
    4>,
        <0 (51 - 32) 0x00000004
    4>,
        <0 (52 - 32) 0x00000004
    4>,
        <0 (53 - 32) 0x00000004
    4>,
        <0 (54 - 32) 0x00000004
    4>,
        <0 (55 - 32) 0x00000004
    4>,
        <0 (56 - 32) 0x00000004
    4>,
        <0 (57 - 32) 0x00000004
    4>,
        <0 (58 - 32) 0x00000004
    4>,
        <0 (59 - 32) 0x00000004
    4>,
        <0 (60 - 32) 0x00000004
    4>,
        <0 (61 - 32) 0x00000004
    4>,
        <0 (62 - 32) 0x00000004
    4>,
        <0 (63 - 32) 0x00000004
    4>;
  clocks = <&tegra_car 87>,
   <&tegra_car 105>,
   <&tegra_car 104>;
  clock-names = "ahub", "ape", "apb2ape";
  status = "disabled";
 };


 };




 aconnect@2a41000 {
  adsp@2993000 {
   status = "disabled";
   compatible = "nvidia,tegra18x-adsp";
   nvidia,adsp_os_secload;
   interrupt-parent = <&tegra_agic>;
   reg = <0x0 0x02993000 0x0 0x1000>,
    <0x0 0x02990000 0x0 0x2000>,
    <0x0 0x0 0x0 0x1>,
    <0x0 0x0290C800 0x0 0x1>,
    <0x0 0x029B0000 0x0 0x90000>,
    <0x0 0x40000000 0x0 0xC0000000>,
    <0x0 0x0 0x0 0x1>;
   nvidia,adsp_mem = <0x5EF00000 0x01000000>,
    <0x5F700000 0x00800000>,
    <0x3F813000 0x5000>,
    <0x5FD00000 0x200000>;
   nvidia,adsp_unit_fpga_reset = <0x07F00040 0x00000040>;
   nvidia,adsp-evp-base = <0x02993700 0x00000040>;
   interrupts = <0 (73 - 32) 0x00000004
     0>,
         <0 (64 - 32) 0x00000004
     0>,
         <0 (115 - 32) 0x00000004
     0>,
         <0 (94 - 32) 0x00000004
     0>,
         <0 (89 - 32) 0x00000004
     0>,
         <0 (97 - 32) 0x00000004
     0>,
         <0 (72 - 32) 0x00000004
     4>,
         <0 (65 - 32) 0x00000004
     4>,
         <0 (66 - 32) 0x00000004
     4>,
         <0 (110 - 32) 0x00000004
     4>,
         <0 (111 - 32) 0x00000004
     4>,
         <0 (112 - 32) 0x00000004
     4>,
         <0 (107 - 32) 0x00000004
     4>;
   clocks = <&tegra_car 139>,
    <&tegra_car 138>,
    <&tegra_car 273>;
   clock-names = "adspneon", "adsp", "aclk";
   resets = <&tegra_car 191>;
   reset-names = "adspall";
   iommus = <&smmu 0x1e>;
   dma-mask = <0x0 0x5e000000>;
   iommu-resv-regions = <0x0 0x0 0x0 0x40000000 0x0 0x60000000 0xffffffff 0xffffffff>;
   iommu-group-id = <0x2>;
  };
 };
# 2705 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi"
 eqos_ape@2990000 {
  status = "disabled";
  compatible = "nvidia,tegra18x-eqos-ape";



  wakeup-disable;
  reg = <0x0 0x02990054 0x0 0x4>,
   <0x0 0x029900c0 0x0 0x28>;
  clocks = <&tegra_car 105>,
   <&tegra_car 246>,
   <&tegra_car 271>;
  clock-names = "eqos_ape.ape", "pll_a_out0", "pll_a";
 };

 tegra_wdt:watchdog@30c0000 {
  compatible = "nvidia,tegra-wdt-t18x";
  reg = <0x0 0x030c0000 0x0 0x10000>,
        <0x0 0x03020000 0x0 0x10000>,
        <0x0 0x03010000 0x0 0x10000>;
  interrupts = <0 7 0x4 0 8 0x4>;
  nvidia,watchdog-index = <0>;
  nvidia,timer-index = <7>;
  nvidia,expiry-count = <5>;
  nvidia,enable-on-init;
  nvidia,extend-watchdog-suspend;
  timeout-sec = <120>;
  nvidia,disable-debug-reset;
  status = "disabled";
 };

 tegra_fiq_debugger {
  compatible = "nvidia,fiq-debugger";
  use-console-port;
  interrupts = <0 17 0x4>;
 };

 roc-flush@e080000 {
  compatible = "nvidia,tegra186-roc-flush";
  reg = <0x0 0x0e080000 0x0 0x10000>;
  status = "disabled";
 };

 mttcan0: mttcan@c310000 {
  compatible = "nvidia,tegra186-mttcan";
  reg = <0x00 0x0c310000 0x00 0x400>,
        <0x00 0x0c311000 0x00 0x32>,
        <0x00 0x0c312000 0x00 0x1000>;
  reg-names = "can-regs", "glue-regs", "msg-ram";
  interrupts = <0 40 0x04 >;
  pll_source = "pllaon";
  clocks = <&tegra_car 210>,
   <&tegra_car 211>,
   <&tegra_car 532>;
  clock-names = "can","can_host","pllaon";
  resets = <&tegra_car 60>;
  reset-names = "can";
  mram-params = <0 16 16 32 0 0 16 16 16>;
  tx-config = <0 16 0 64>;
  rx-config = <64 64 64>;
  status = "disabled";
 };

 mttcan1: mttcan@c320000 {
  compatible = "nvidia,tegra186-mttcan";
  reg = <0x00 0x0c320000 0x00 0x400>,
        <0x00 0x0c321000 0x00 0x32>,
        <0x00 0x0c322000 0x00 0x1000>;
  reg-names = "can-regs", "glue-regs", "msg-ram";
  interrupts = <0 42 0x04 >;
  pll_source = "pllaon";
  clocks = <&tegra_car 212>,
   <&tegra_car 213>,
   <&tegra_car 532>;
  clock-names = "can","can_host","pllaon";
  resets = <&tegra_car 61>;
  reset-names = "can";
  mram-params = <0 16 16 32 0 0 16 16 16>;
  tx-config = <0 16 0 64>;
  rx-config = <64 64 64>;
  status = "disabled";
 };

 stm@8070000 {
  compatible = "arm,coresight-stm", "arm,primecell";
  reg = <0x0 0x08070000 0x0 0x1000>,
        <0x0 0x0A000000 0x0 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   stm_out_port: endpoint {
    remote-endpoint = <&funnel_major_in_port3>;
   };
  };
 };

 ptm_a57_0: ptm@9840000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x09840000 0x0 0x1000>;

  cpu = <&cpu_a57_0>;
  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   ptm_a57_0_out_port: endpoint {
    remote-endpoint = <&funnel_bccplex_in_port1>;
   };
  };
 };

 ptm_a57_1: ptm@9940000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x09940000 0x0 0x1000>;

  cpu = <&cpu_a57_1>;
  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   ptm_a57_1_out_port: endpoint {
    remote-endpoint = <&funnel_bccplex_in_port1>;
   };
  };
 };

 ptm_a57_2: ptm@9a40000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x09a40000 0x0 0x1000>;

  cpu = <&cpu_a57_2>;
  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   ptm_a57_2_out_port: endpoint {
    remote-endpoint = <&funnel_bccplex_in_port1>;
   };
  };
 };

 ptm_a57_3: ptm@9b40000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  reg = <0x0 0x09b40000 0x0 0x1000>;

  cpu = <&cpu_a57_3>;
  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   ptm_a57_3_out_port: endpoint {
    remote-endpoint = <&funnel_bccplex_in_port1>;
   };
  };
 };

 ptm_bpmp@8a1c000 {
  compatible = "arm,coresight-etm3x", "arm,primecell";
  reg = <0x0 0x08a1c000 0x0 0x1000>;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   ptm_bpmp_out_port: endpoint {
    remote-endpoint = <&funnel_minor_in_port0>;
   };
  };
 };

 funnel_bccplex@9010000 {
  compatible = "arm,coresight-funnel", "arm,primecell";
  reg = <0x0 0x09010000 0x0 0x1000>;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_bccplex_out_port0: endpoint {
     remote-endpoint = <&funnel_major_in_port0>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_bccplex_in_port0: endpoint {
     slave-mode;
    };
   };

   port@2 {
    reg = <1>;
    funnel_bccplex_in_port1: endpoint {
     slave-mode;
     remote-endpoint0 = <&ptm_a57_0_out_port>;
     remote-endpoint1 = <&ptm_a57_1_out_port>;
     remote-endpoint2 = <&ptm_a57_2_out_port>;
     remote-endpoint3 = <&ptm_a57_3_out_port>;
    };
   };
  };
 };

 funnel_major@8010000 {
  compatible = "arm,coresight-funnel", "arm,primecell";
  reg = <0x0 0x08010000 0x0 0x1000>;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_major_out_port0: endpoint {
     remote-endpoint = <&etf_in_port>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_major_in_port0: endpoint {
     slave-mode;
     remote-endpoint = <&funnel_bccplex_out_port0>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_major_in_port1: endpoint {
     slave-mode;
    };
   };

   port@3 {
    reg = <2>;
    funnel_major_in_port2: endpoint {
     slave-mode;
     remote-endpoint = <&funnel_minor_out_port0>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_major_in_port3: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_port>;
    };
   };
  };
 };

 replicator@0x8040000 {
  compatible = "arm,coresight-replicator";
  reg = <0x0 0x08040000 0x0 0x1000>;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_out_port0: endpoint {
     remote-endpoint = <&etr_in_port>;
    };
   };

   port@1 {
    reg = <1>;
    replicator_out_port1: endpoint {
     remote-endpoint = <&tpiu_in_port>;
    };
   };

   port@2 {
    reg = <0>;
    replicator_in_port0: endpoint {
     slave-mode;
     remote-endpoint = <&etf_out_port>;
    };
   };
  };
 };

 etf@8030000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  reg = <0x0 0x08030000 0x0 0x1000>;
  coresight-default-sink;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    etf_in_port: endpoint {
     slave-mode;
     remote-endpoint = <&funnel_major_out_port0>;
    };
   };

   port@1 {
    reg = <0>;
    etf_out_port: endpoint {
     remote-endpoint = <&replicator_in_port0>;
    };
   };
  };
 };

 tpiu@8060000 {
  compatible = "arm,coresight-tpiu", "arm,primecell";
  reg = <0x0 0x08060000 0x0 0x1000>;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   tpiu_in_port: enpoint@0 {
    slave-mode;
    remote-endpoint = <&replicator_out_port1>;
   };
  };
 };

 etr@8050000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  reg = <0x0 0x08050000 0x0 0x1000>;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  port {
   etr_in_port: endpoint@0 {
    slave-mode;
    remote-endpoint = <&replicator_out_port0>;
   };
  };
 };

 funnel_minor@8820000 {
  compatible = "arm,coresight-funnel", "arm,primecell";
  reg = <0x0 0x08820000 0x0 0x1000>;

  clocks = <&tegra_car 196>;
  clock-names = "apb_pclk";
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_minor_out_port0: endpoint {
     remote-endpoint = <&funnel_major_in_port2>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_minor_in_port0: endpoint {
     slave-mode;
     remote-endpoint = <&ptm_bpmp_out_port>;
    };
   };
  };
 };

 cpuidle {
  compatible = "nvidia,tegra18x-cpuidle";
  status = "disabled";
 };

 cpufreq@e070000 {
  compatible = "nvidia,tegra18x-cpufreq";

  reg = <0x0 0x0e000000 0x0 0x80000>;




  status = "disabled";
 };

 bwmgr {
  compatible = "nvidia,bwmgr";
  clocks = <&tegra_car 58>;
  clock-names = "emc";
  status = "disabled";
 };

 efuse@3820000 {
  compatible = "nvidia,tegra186-efuse", "nvidia,tegra210-efuse";
  reg = <0x0 0x03820000 0x0 0x600>;
  clocks = <&tegra_car 0>;
  clock-names = "fuse";
  nvidia,clock-always-on;
  status = "disabled";
  efuse-burn {
   compatible = "nvidia,tegra186-efuse-burn";
   clocks = <&tegra_car 609>;
   clock-names = "clk_m";
   nvidia,tz = <&{/thermal-zones/GPU-therm}>;
   nvidia,temp-range = <4000 101000>;
   status = "disabled";
  };
 };

 hardwood {
  compatible = "nvidia,denver-hardwood";
  interrupts = <0 24 0x4>;
 };

 cluster_clk_priv@e090000 {
  compatible = "nvidia,t18x-cluster-clk-priv";
   #address-cells = <2>;
   #size-cells = <2>;
  reg = < 0x0 0x0e090000 0x00 0xfff0 >,
        < 0x0 0x0e0a0000 0x00 0xfff0 >,
        < 0x0 0x0e0b0000 0x00 0xfff0 >,
        < 0x0 0x0e0c0000 0x00 0xfff0 >,
        < 0x0 0x0e0d0000 0x00 0xfff0 >;
  status = "disabled";
 };

 generic-system-config {
  compatible = "nvidia,tegra186-system-config";
  status = "disabled";
 };

 axi2apb@2390000 {
  compatible = "nvidia,tegra186-AXI2APB-bridge";
  reg = <0x0 0x02390000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axi2apb@23a0000 {
  compatible = "nvidia,tegra186-AXI2APB-bridge";
  reg = <0x0 0x023a0000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axi2apb@23b0000 {
  compatible = "nvidia,tegra186-AXI2APB-bridge";
  reg = <0x0 0x023b0000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axi2apb@23c0000 {
  compatible = "nvidia,tegra186-AXI2APB-bridge";
  reg = <0x0 0x023c0000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axi2apb@23d0000 {
  compatible = "nvidia,tegra186-AXI2APB-bridge";
  reg = <0x0 0x023d0000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2100000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02100000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2110000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02110000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2120000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02120000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2130000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02130000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2140000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02140000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2150000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02150000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2160000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02160000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2170000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02170000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2180000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02180000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 axip2p@2190000 {
  compatible = "nvidia,tegra186-AXIP2P-bridge";
  reg = <0x0 0x02190000 0x0 0x1000>;
  clocks = <&tegra_car 149>;
  clock-names = "axi_cbb";
  timeout = <97000>;
  status = "disabled";
 };

 tegra-serr {
  compatible = "nvidia,tegra186";
 };

 tegra-firmwares {
  status = "okay";
  mb1 = "unavailable";
  mb2 = "unavailable";
  mb1-bct = "unavailable";
  qb = "unavailable";
  osl = "unavailable";
 };

 nvdumper {
  compatible = "nvidia,tegra186-nvdumper";
  status = "disabled";
 };

 tegra-pmc-blink-pwm {
  compatible = "nvidia,tegra210-pmc-blink-pwm";
  status = "disabled";
 };

 nvpmodel {
  compatible = "nvidia,nvpmodel";
  status = "okay";
 };

 external-connection {
  disp-state {
   compatible = "extcon-disp-state";
   #extcon-cells = <1>;
  };
 };
};

# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-aon.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-aon.dtsi"
/ {
 aon: aon@c160000 {
  compatible = "nvidia,tegra186-aon";
  status = "disabled";
  reg = <0x0 0x0c1a0000 0x0 0x40000>;
  #mbox-cells = <1>;
  iommus = <&smmu 0x16>;
  nvidia,hsp-shared-mailbox = <&aon_hsp 2>;
  nvidia,hsp-shared-mailbox-names = "ivc-pair";
  nvidia,ivc-carveout-base-ss = <0>;
  nvidia,ivc-carveout-size-ss = <1>;
  nvidia,ivc-rx-ss = <2>;
  nvidia,ivc-tx-ss = <3>;
  nvidia,ivc-dbg-enable-ss = <0>;


  ivc-channels@80000000 {
   #address-cells = <1>;
   #size-cells = <0>;

   ivc_aon_echo@0 {
    reg = <0x0000>, <0x10000>;
    reg-names = "rx", "tx";
    nvidia,frame-count = <16>;
    nvidia,frame-size = <64>;
   };
   ivc_aon_aondbg@480 {
    reg = <0x0480>, <0x10480>;
    reg-names = "rx", "tx";
    nvidia,frame-count = <2>;
    nvidia,frame-size = <128>;
   };
   ivc_aon_spi@600 {
    reg = <0x0600>, <0x10600>;
    reg-names = "rx", "tx";
    nvidia,frame-count = <2>;
    nvidia,frame-size = <24704>;
   };
   ivc_can0@c780 {
    reg = <0xc780>, <0x1c780>;
    reg-names = "rx", "tx";
    nvidia,frame-count = <16>;
    nvidia,frame-size = <128>;
   };
   ivc_can1@d000 {
    reg = <0xd000>, <0x1d000>;
    reg-names = "rx", "tx";
    nvidia,frame-count = <16>;
    nvidia,frame-size = <128>;
   };
   ivc_aon_shub@d880 {
    reg = <0xd880>, <0x1d880>;
    reg-names = "rx", "tx";
    nvidia,frame-count = <4>;
    nvidia,frame-size = <256>;
   };
  };
 };

 aondbg {
  compatible = "nvidia,tegra186-aondbg";
  mboxes = <&aon 1>;
 };

 mttcan0-ivc {
  compatible = "bosch,mttcan-ivc";
  mboxes = <&aon 3>;
  status = "disabled";
 };

 mttcan1-ivc {
  compatible = "bosch,mttcan-ivc";
  mboxes = <&aon 4>;
  status = "disabled";
 };

 aon_shub {
  status = "disabled";
  compatible = "nvidia,tegra186_aon_shub";
  mboxes = <&aon 5>;
 };

};
# 3336 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-base.dtsi" 2
# 23 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-prod.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-prod.dtsi"
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-i2c-prod.dtsi" 1
# 21 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-i2c-prod.dtsi"
/ {
 i2c@3160000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@c240000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@3180000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@3190000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@31a0000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@31b0000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@31c0000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@c250000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };

 i2c@31e0000 {
  prod-settings {
   prod_c_fm {
    prod = <
     0x6c 0xffff0000 0x00190000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_fmplus {
    prod = <
     0x6c 0xffff0000 0x00100000
     0x94 0x00003f00 0x00000200>;
   };
   prod_c_hs {
    prod = <
     0x6c 0x0000ffff 0x00000002
     0x9c 0x00003f00 0x00000300>;
   };
   prod_c_sm {
    prod = <
     0x6c 0xffff0000 0x00160000
     0x94 0x00003f00 0x00000300>;
   };
  };
 };
};
# 22 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-prod.dtsi" 2

/ {

 pcie-controller@10003000 {
  prod-settings {
   #prod-cells = <3>;
   prod_c_pad {
    prod = <
     0x000000C8 0xFFFFFFFF 0x80b880b8
     0x000000CC 0xFFFFFFFF 0x000480b8
    >;
   };
  };
 };

 ether_qos@2490000 {
  prod-settings {
   #prod-cells = <4>;
   prod {
    prod = <0 0x8800 0xDFF7FFFF 0x08000007



    >;
   };
  };
 };

 sdhci@3460000 {
  prod-settings {
   #prod-cells = <3>;
   prod_c_ds {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_hs {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_ddr52 {
    prod = <0x00000100 0x1FFF0000 0x05090000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_hs200 {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001C0 0x0000E000 0x00004000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000505>;
   };
   prod_c_hs400 {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001C0 0x0000E000 0x00004000
     0x0000010C 0x00003F00 0x00003F00
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000505>;
   };
   prod_c_hs533 {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001C0 0x0000E000 0x00002000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20000000 0x20000505>;
   };

   prod {
    prod = <
     0x00000100 0x1FFF002E 0x05090028





     0x0000010C 0x00003F00 0x00003F00
     0x000001C0 0x0BFC1FF8 0x08000050



     0x000001C4 0x00000077 0x00000000

     0x00000120 0x00020001 0x00000001

     0x00000128 0x43000000 0x00000000


    >;
   };
  };
 };

 sdhci@3440000 {
  prod-settings {
   #prod-cells = <3>;
   prod_c_ds {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000001
     0x000001E4 0x20007F7F 0x20007A00>;
   };
   prod_c_hs {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000001
     0x000001E4 0x20007F7F 0x20007A00>;
   };
   prod_c_sdr12 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20007A00>;
   };
   prod_c_sdr25 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20006A76>;
   };
   prod_c_sdr50 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001C0 0x0000E000 0x00008000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20007A00>;
   };
   prod_c_sdr104 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001C0 0x0000E000 0x00004000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20007A00>;
   };
   prod_c_ddr52 {
    prod = <0x00000100 0x1FFF0000 0x050B0000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20007A00>;
   };
   prod_c_hs200 {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001C0 0x0000E000 0x00004000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20007A00>;
   };

   prod {
    prod = <
     0x00000100 0x1FFF002E 0x05090028





     0x000001C0 0x0BFC1FF8 0x08000050



     0x000001C4 0x00000077 0x00000000

     0x00000120 0x00020001 0x00000001

     0x00000128 0x43000000 0x00000000


    >;
   };
  };
 };

 sdhci@3420000 {
  prod-settings {
   #prod-cells = <3>;
   prod_c_ds {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_hs {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_ddr52 {
    prod = <0x00000100 0x1FFF0000 0x05090000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_hs200 {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001C0 0x0000E000 0x00004000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_hs400 {
    prod = <0x00000100 0x00FF0000 0x00090000
     0x000001C0 0x0000E000 0x00004000
     0x000001E0 0x0000000F 0x00000007
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_sdr50 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001C0 0x0000E000 0x00008000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_sdr104 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001C0 0x0000E000 0x00004000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod {
    prod = <
     0x00000100 0x1FFF002E 0x050B0028





     0x000001C0 0x0BFC1FF8 0x08000050



     0x000001C4 0x00000077 0x00000000

     0x00000120 0x00020001 0x00000001

     0x00000128 0x43000000 0x00000000


    >;
   };
  };
 };


 sdhci@3400000 {
  prod-settings {
   #prod-cells = <3>;
   prod_c_ds {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000001
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_hs {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000001
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_sdr12 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_sdr25 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_sdr50 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001C0 0x0000E000 0x00008000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20000000>;
   };
   prod_c_sdr104 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001C0 0x0000E000 0x00004000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20000503>;
   };
   prod_c_ddr52 {
    prod = <0x00000100 0x00FF0000 0x000B0000
     0x000001E0 0x0000000F 0x00000002
     0x000001E4 0x20007F7F 0x20000000>;
   };
                        prod_c_hs200 {
                                prod = <0x00000100 0x00FF0000 0x00090000
                                        0x000001C0 0x0000E000 0x00004000
                                        0x000001E0 0x0000000F 0x00000007
                                        0x000001E4 0x20007F7F 0x20007A00>;
                        };
   prod {
    prod = <
     0x00000100 0x1FFF002E 0x05090028





     0x000001C0 0x0BFC1FF8 0x08000050



     0x000001C4 0x00000077 0x00000000

     0x00000120 0x00020001 0x00000001

     0x00000128 0x43000000 0x00000000


    >;
   };
  };
 };



 xusb_padctl@3520000 {
  prod-settings {
   #prod-cells = <4>;
   prod_c_bias {
    prod = <0 0x284 0x00000038 0x38>;
   };
   prod_c_hsic0 {
    prod = <0 0x344 0x0000007f 0x2d>;
   };
   prod_c_utmi0 {
    prod = <0 0x88 0x01fe0000 0xcc0000>;
   };
   prod_c_utmi1 {
    prod = <0 0xc8 0x01fe0000 0xcc0000>;
   };
   prod_c_utmi2 {
    prod = <0 0x108 0x01fe0000 0xcc0000>;
   };
  };
 };
# 403 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-prod.dtsi"
 ahci-sata@3507000 {
  prod-settings {
   #prod-cells = <4>;
   prod {
    prod = <
     1 0x0000052C 0xFFFFFFFF 0x00031CE0
     1 0x00000338 0x10000000 0x10000000
    >;
   };
  };
 };


 aconnect@2a41000 {

 ahub {
  dmic@2904200 {
   prod-settings {
    #prod-cells = <4>;
    prod {
     prod = <
      1 0x00000028 0x0000ffff 0x00006441
      1 0x00000030 0x0000ffff 0x00006441
     >;
    };
   };
  };

  dspk@2905100 {
   prod-settings {
    #prod-cells = <4>;
    prod {
     prod = <
      1 0x00000008 0x00000fff 0x00000441
      1 0x00000000 0x00000fff 0x00000441
     >;
    };
   };
  };
 };

 };

 host1x {
  sor1 {
   prod-settings {
    #prod-cells = <3>;
    prod_list_hdmi_soc = "prod_c_hdmi_0m_54m", "prod_c_hdmi_54m_111m",
           "prod_c_hdmi_111m_223m", "prod_c_hdmi_223m_300m",
           "prod_c_hdmi_300m_600m";
    prod_c_hdmi_0m_54m {
     prod = <
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050000
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00000000
      0x000005a8 0xff000000 0x54000000
     >;
    };
    prod_c_hdmi_54m_111m {
     prod = <
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050100
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x44000000
     >;
    };
    prod_c_hdmi_111m_223m {
     prod = <
      0x00000138 0xffffffff 0x373A3A3A
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_hdmi_223m_300m {
     prod = <
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00404000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_hdmi_300m_600m {
     prod = <
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301900
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00406000
      0x000005a8 0xff000000 0x34000000
     >;
    };


    prod_c_54M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050000
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00000000
      0x000005a8 0xff000000 0x54000000
     >;
    };
    prod_c_75M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050100
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x44000000
     >;
    };
    prod_c_150M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x373A3A3A
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_300M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00404000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_600M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301900
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00406000
      0x000005a8 0xff000000 0x34000000
     >;
    };

    prod_c_dp {
     prod = <
      0x0000058c 0x0f0f0f10 0x05050310



      0x00000590 0x03000100 0x00000100

      0x00000594 0xf0000000 0x00000000
      0x00000598 0x00002ff0 0x00002440


      0x0000059c 0x00401800 0x00000000

      0x000005a0 0x00400000 0x00400000
      0x000005a8 0xff000000 0x34000000
      0x00000070 0xffffffff 0x00000000
      0x00000180 0x00000001 0x00000001
     >;
    };
    prod_c_hbr {
     prod = <
      0x00000590 0x00f00000 0x00300000
     >;
    };
    prod_c_hbr2 {
     prod = <
      0x00000590 0x00f00000 0x00400000
     >;
    };
    prod_c_rbr {
     prod = <
      0x00000590 0x00f00000 0x00300000
     >;
    };
   };
  };

  sor {
   prod-settings {
    #prod-cells = <3>;
    prod_list_hdmi_soc = "prod_c_hdmi_0m_54m", "prod_c_hdmi_54m_111m",
           "prod_c_hdmi_111m_223m", "prod_c_hdmi_223m_300m",
           "prod_c_hdmi_300m_600m";
    prod_c_hdmi_0m_54m {
     prod = <
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050000
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00000000
      0x000005a8 0xff000000 0x54000000
     >;
    };
    prod_c_hdmi_54m_111m {
     prod = <
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050100
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x44000000
     >;
    };
    prod_c_hdmi_111m_223m {
     prod = <
      0x00000138 0xffffffff 0x373A3A3A
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_hdmi_223m_300m {
     prod = <
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00404000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_hdmi_300m_600m {
     prod = <
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301900
      0x00000598 0xff000ff0 0x38000440
      0x000005a0 0x0040ff00 0x00406000
      0x000005a8 0xff000000 0x34000000
     >;
    };


    prod_c_54M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050000
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00000000
      0x000005a8 0xff000000 0x54000000
     >;
    };
    prod_c_75M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050100
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333A3A3A
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x44000000
     >;
    };
    prod_c_150M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x373A3A3A
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00400000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_300M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301F00
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00404000
      0x000005a8 0xff000000 0x34000000
     >;
    };
    prod_c_600M {
     prod = <
      0x0000058c 0x0f0f0f00 0x05050300
      0x00000590 0x00f01f00 0x00301900
      0x00000598 0xff000ff0 0x38000440
      0x00000138 0xffffffff 0x333D3D3D
      0x00000148 0xffffffff 0x00000000
      0x000005a0 0x0040ff00 0x00406000
      0x000005a8 0xff000000 0x34000000
     >;
    };

    prod_c_dp {
     prod = <
      0x0000058c 0x0f0f0f10 0x05050310



      0x00000590 0x03000100 0x00000100

      0x00000594 0xf0000000 0x00000000
      0x00000598 0x00002ff0 0x00002440


      0x0000059c 0x00401800 0x00000000

      0x000005a0 0x00400000 0x00400000
      0x000005a8 0xff000000 0x34000000
      0x00000070 0xffffffff 0x00000000
      0x00000180 0x00000001 0x00000001
     >;
    };
    prod_c_hbr {
     prod = <
      0x00000590 0x00f00000 0x00300000
     >;
    };
    prod_c_hbr2 {
     prod = <
      0x00000590 0x00f00000 0x00400000
     >;
    };
    prod_c_rbr {
     prod = <
      0x00000590 0x00f00000 0x00300000
     >;
    };
   };
  };
  dpaux@155c0000 {
   prod-settings {
    #prod-cells = <3>;
    prod_c_dpaux_dp {
     prod = <
      0x00000124 0x000037fe 0x000024c2



      >;
     };
    prod_c_dpaux_hdmi {
     prod = <
      0x00000124 0x00000700 0x00000400
      >;
     };
    };
   };
  dpaux@15040000 {
   prod-settings {
    #prod-cells = <3>;
    prod_c_dpaux_dp {
     prod = <
      0x00000124 0x000037fe 0x000024c2



      >;
     };
    prod_c_dpaux_hdmi {
     prod = <
      0x00000124 0x00000700 0x00000400
      >;
     };
    };
   };

  dsi {
   prod-settings {
    #prod-cells = <3>;
    dsi-padctrl-prod {
     prod = <
      0x0000001c 0x00000007 0x00000000
      0x00000020 0x00000001 0x00000000
      0x00000024 0x03f0fc3f 0x00000000
      0x00000028 0x00333333 0x00000000
      0x00000030 0x00ffffff 0x00000000
      0x00000034 0x00ffffff 0x00777777
      0x0000004c 0x00000007 0x00000000
      0x00000050 0x00000001 0x00000000
      0x00000054 0x03f0fc3f 0x00000000
      0x00000058 0x00333333 0x00000000
      0x00000060 0x00ffffff 0x00000000
      0x00000064 0x00ffffff 0x00777777
      0x0000007c 0x00000007 0x00000000
      0x00000080 0x00000001 0x00000000
      0x00000084 0x03f0fc3f 0x00000000
      0x00000088 0x00333333 0x00000000
      0x00000090 0x00ffffff 0x00000000
      0x00000094 0x00ffffff 0x00777777
      0x000000ac 0x00000007 0x00000000
      0x000000b0 0x00000001 0x00000000
      0x000000b4 0x03f0fc3f 0x00000000
      0x000000b8 0x00333333 0x00000000
      0x000000c0 0x00ffffff 0x00000000
      0x000000c4 0x00ffffff 0x00777777>;
    };
   };
  };
 };

 mipical {
  prod-settings {
   #prod-cells = <3>;
   prod {

    prod = <
     0x00000004 0x3f000012 0x2a000010
     0x00000018 0x40000000 0x00000000
     0x0000001c 0x40000000 0x00000000
     0x00000020 0x40000000 0x00000000
     0x00000024 0x40000000 0x00000000
     0x00000028 0x40000000 0x00000000
     0x0000002c 0x40000000 0x00000000
     0x0000003c 0x00001f00 0x00000200
     0x00000040 0x00001f00 0x00000200
     0x00000044 0x00001f00 0x00000200
     0x00000048 0x00001f00 0x00000200
     0x0000005c 0x00000001 0x00000000
     0x00000060 0x000f0f0f 0x00000000
     0x00000064 0x0f0ffff5 0x00010010
     0x00000068 0x4000001f 0x00000000
     0x0000006c 0x4000001f 0x00000000
     0x00000074 0x4000001f 0x00000000
     0x00000078 0x4000001f 0x00000000>;
   };

   prod_c_cphy_csi {

    prod = <
     0x00000018 0x0000f81f 0x00000000
     0x0000001c 0x0000f81f 0x00000000
     0x00000020 0x0000f81f 0x00000000
     0x00000024 0x0000f81f 0x00000000
     0x00000028 0x0000f81f 0x00000000
     0x0000002c 0x0000f81f 0x00000000>;

    mipical_prod_c_cphy_csi_soc_a01:soc_a01 {
     status = "disabled";

     prod = <
      0x00000018 0x0000f81f 0x00008010
      0x0000001c 0x0000f81f 0x00008010
      0x00000020 0x0000f81f 0x00008010
      0x00000024 0x0000f81f 0x00008010
      0x00000028 0x0000f81f 0x00008010
      0x0000002c 0x0000f81f 0x00008010>;
    };
   };

   prod_c_dphy_csi {

    prod = <
     0x00000018 0x0000f81f 0x00000000
     0x0000001c 0x0000f81f 0x00000000
     0x00000020 0x0000f81f 0x00000000
     0x00000024 0x0000f81f 0x00000000
     0x00000028 0x0000f81f 0x00000000
     0x0000002c 0x0000f81f 0x00000000>;


    mipical_prod_c_dphy_csi_soc_a01:soc_a01 {
     status = "disabled";
     prod = <
      0x00000018 0x0000f81f 0x00008010
      0x0000001c 0x0000f81f 0x00008010
      0x00000020 0x0000f81f 0x00008010
      0x00000024 0x0000f81f 0x00008010
      0x00000028 0x0000f81f 0x00008010
      0x0000002c 0x0000f81f 0x00008010>;
    };
   };

   prod_c_dphy_dsi {

    prod = <
     0x0000003c 0x001f1f1f 0x00000000
     0x00000040 0x001f1f1f 0x00000000
     0x00000044 0x001f1f1f 0x00000000
     0x00000048 0x001f1f1f 0x00000000
     0x00000068 0x001f0000 0x00070000
     0x0000006c 0x001f0000 0x00070000
     0x00000074 0x001f0000 0x00070000
     0x00000078 0x001f0000 0x00070000>;


    mipical_prod_c_dphy_dsi_soc_a01:soc_a01 {
     status = "disabled";
     prod = <
      0x0000003c 0x001f1f1f 0x00101010
      0x00000040 0x001f1f1f 0x00101010
      0x00000044 0x001f1f1f 0x00101010
      0x00000048 0x001f1f1f 0x00101010
      0x00000068 0x001f0000 0x00100000
      0x0000006c 0x001f0000 0x00100000
      0x00000074 0x001f0000 0x00100000
      0x00000078 0x001f0000 0x00100000>;
    };
   };
  };
 };


 spi@3270000 {
  prod-settings {

   prod {
    prod = <
     0x00000004 0x00007cff 0x00000000>;
   };
  };
 };
};
# 24 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-audio.dtsi" 1
# 19 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-audio.dtsi"
/ {

 aconnect@2a41000 {
  status = "okay";

 ahub {
  status = "okay";

  admaif@290f000 {
   status = "okay";
  };

  sfc@2902000 {
   status = "okay";
  };

  sfc@2902200 {
   status = "okay";
  };

  sfc@2902400 {
   status = "okay";
  };

  sfc@2902600 {
   status = "okay";
  };

  spkprot@2908c00 {
   status = "okay";
  };

  amixer@290bb00 {
   status = "okay";
  };

  i2s@2901000 {
   status = "okay";
  };

  i2s@2901100 {
   status = "okay";
  };

  i2s@2901200 {
   status = "okay";
  };

  i2s@2901300 {
   status = "okay";
  };

  i2s@2901400 {
   status = "okay";
  };

  i2s@2901500 {
   status = "okay";
  };

  amx@2903000 {
   status = "okay";
  };

  amx@2903100 {
   status = "okay";
  };

  amx@2903200 {
   status = "okay";
  };

  amx@2903300 {
   status = "okay";
  };

  adx@2903800 {
   status = "okay";
  };

  adx@2903900 {
   status = "okay";
  };

  adx@2903a00 {
   status = "okay";
  };

  adx@2903b00 {
   status = "okay";
  };

  dmic@2904000 {
   status = "okay";
  };

  dmic@2904100 {
   status = "okay";
  };

  dmic@2904200 {
   status = "okay";
  };

  dmic@2904300 {
   status = "okay";
  };

  afc@2907000 {
   status = "okay";
  };

  afc@2907100 {
   status = "okay";
  };

  afc@2907200 {
   status = "okay";
  };

  afc@2907300 {
   status = "okay";
  };

  afc@2907400 {
   status = "okay";
  };

  afc@2907500 {
   status = "okay";
  };

  mvc@290a000 {
   status = "okay";
  };

  mvc@290a200 {
   status = "okay";
  };

  iqc@290e000 {
   status = "okay";
  };

  asrc@2910000 {
   status = "okay";
  };

  arad@290e400 {
   status = "okay";
  };

  ahc@290b900 {
   status = "okay";
  };

  ope@2908000 {
   status = "okay";

   peq@2908100 {
    status = "okay";
   };

   mbdrc@2908200 {
    status = "okay";
   };
  };

  dspk@2905000 {
   status = "okay";
  };

  dspk@2905100 {
         status = "okay";
        };
 };

 adma@2930000 {
  status = "okay";
 };

 adsp_audio {
  status = "okay";
 };

 };


 spdif_dit {
  status = "okay";

  spdif-dit.0@0 {
   status = "okay";
  };

  spdif-dit.1@1 {
   status = "okay";
  };

  spdif-dit.2@2 {
   status = "okay";
  };

  spdif-dit.3@3 {
   status = "okay";
  };

  spdif-dit.4@4 {
   status = "okay";
  };

  spdif-dit.5@5 {
   status = "okay";
  };

  spdif-dit.6@6 {
   status = "okay";
  };

  spdif-dit.7@7 {
   status = "okay";
  };

  spdif-dit.8@8 {
   status = "okay";
  };

  spdif-dit.9@9 {
   status = "okay";
  };

  spdif-dit.10@a {
   status = "okay";
  };

  spdif-dit.11@b {
   status = "okay";
  };

  spdif-dit.12@c {
   status = "okay";
  };

  spdif-dit.13@d {
   status = "okay";
  };
 };
};
# 25 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm.dtsi" 2

/ {

 aliases {
  spi0 = &spi0;
  spi2 = &spi2;
  spi3 = &spi3;
  spi6 = &qspi6;
  serial0 = &uarta;
  serial1 = &uartb;
  serial2 = &uartc;
  serial3 = &uartd;
  serial4 = &uarte;
  serial5 = &uartf;
  serial6 = &uartg;
  rtc1 = "/rtc@c2a0000";
  rtc0 = "/bpmp_i2c/spmic@3c";
 };

 cpus {
  status = "okay";

  cpu@0 {
   status = "okay";
  };

  cpu@1 {
   status = "okay";
  };

  cpu@2 {
   status = "okay";
  };

  cpu@3 {
   status = "okay";
  };

  cpu@4 {
   status = "okay";
  };

  cpu@5 {
   status = "okay";
  };
 };

 tegra-hsp@c150000 {
  status = "okay";
 };

 aon@c160000 {
  status = "okay";
 };

 timer {
  status = "okay";
 };

 rtc@c2a0000 {
  status = "okay";
 };

 mc_sid@2c00000 {
  status = "okay";
 };

 iommu@12000000 {
  status = "okay";
 };

 mc {
  status = "okay";
 };

 host1x {
  status = "okay";
  ctx0 {
   status = "okay";
  };

  ctx1 {
   status = "okay";
  };

  ctx2 {
   status = "okay";
  };

  ctx3 {
   status = "okay";
  };

  ctx4 {
   status = "okay";
  };

  ctx5 {
   status = "okay";
  };

  ctx6 {
   status = "okay";
  };

  ctx7 {
   status = "okay";
  };

  nvcsi@150c0000 {
   status = "okay";
  };

  vi@15700000 {
   status = "okay";
  };

  isp@15600000 {
   status = "okay";
  };

  dsi {
   status = "okay";
  };

  vic@15340000 {
   status = "okay";
  };

  nvenc@154c0000 {
   status = "okay";
  };

  nvdec@15480000 {
   status = "okay";
  };

  nvjpg@15380000 {
   status = "okay";
  };

  tsec@15500000 {
   status = "okay";
  };

  tsecb@15100000 {
   status = "okay";
  };

  se@15810000 {
   status = "okay";
  };

  se@15820000 {
   status = "okay";
  };

  se@15830000 {
   status = "okay";
  };

  se@15840000 {
   status = "okay";
  };

  sor {
   status = "okay";
  };

  sor1 {
   status = "okay";
  };
 };


 aconnect@2a41000 {


 adsp@2993000 {
  status = "okay";
 };

 agic-controller@2a41000 {
  status = "okay";
 };

 ahub {
  assigned-clocks = <&tegra_car 87>;
  assigned-clock-parents = <&tegra_car 269>;
  assigned-clock-rates = <45333333>;

  status = "okay";

  dmic@2904200 {
   status = "okay";
  };

  dspk@2905100 {
   status = "okay";
  };
 };

 };


 hsp_top {
  status = "okay";
 };

 gp10b {
  status = "okay";
 };

 psci {
  status = "okay";
 };

 cpuidle {
  status = "okay";
 };

 interrupt-controller@3881000 {
  status = "okay";
 };

 timer@3020000 {
  status = "okay";
 };

 clock@5000000 {
  status = "okay";
 };

 ether_qos@2490000 {
  status = "okay";
 };

 ether_qos_virt_test@2490000 {
  status = "disabled";
 };

 bpmp {
  status = "okay";

  bpmpthermal {
   status = "okay";
  };
 };

 dma@2600000 {
  status = "okay";
 };

 pinmux@2430000 {
  status = "okay";
 };

 gpio@2200000 {
  status = "okay";
 };

 gpio@c2f0000 {
  status = "okay";
 };

 i2c@3160000 {
  status = "okay";
 };

 i2c@c240000 {
  status = "okay";
 };

 i2c@3180000 {
  status = "okay";
 };

 i2c@3190000 {
  status = "okay";
 };

 bpmp_i2c {
  status = "okay";
 };

 i2c@31b0000 {
  status = "okay";
 };

 i2c@31c0000 {
  status = "okay";
 };

 i2c@31e0000 {
  status = "okay";
 };

 watchdog@30c0000 {
  nvidia,shutdown-timeout = <150>;
 };

 pcie-controller@10003000 {
  status = "okay";
  pci@1,0 {
   status = "okay";
  };

  pci@2,0 {
   status = "okay";
  };
 };

 pmc@c360000 {
  status = "okay";
 };

 pmc@c370000 {
  status = "okay";
 };

 gpio-keys {
  status = "okay";
 };

 pmc-iopower {
  status = "okay";
 };

 cpufreq@e070000 {
  status = "okay";
  nvidia,enable-autocc3 = <0 1>,
     <1 1>;
  nvidia,autocc3-freq = <0 0>,
     <1 0>;
 };

 efuse@3820000 {
  status = "okay";
  efuse-burn {
   status = "okay";
  };
 };

 cluster_clk_priv@e090000 {
  status = "okay";
 };

 actmon@d230000 {
  status = "okay";
  mc_all {
   status = "okay";
  };
 };

 kfuse@0x3830000 {
  status = "okay";
 };

 se_elp@3ad0000 {
  status = "okay";
 };

 axi2apb@2390000 {
  status = "okay";
 };

 axi2apb@23a0000 {
  status = "okay";
 };

 axi2apb@23b0000 {
  status = "okay";
 };

 axi2apb@23c0000 {
  status = "okay";
 };

 axi2apb@23d0000 {
  status = "okay";
 };

 axip2p@2100000 {
  status = "okay";
 };

 axip2p@2110000 {
  status = "okay";
 };

 axip2p@2120000 {
  status = "okay";
 };

 axip2p@2130000 {
  status = "okay";
 };

 axip2p@2140000 {
  status = "okay";
 };

 axip2p@2150000 {
  status = "okay";
 };

 axip2p@2160000 {
  status = "okay";
 };

 axip2p@2170000 {
  status = "okay";
 };

 axip2p@2180000 {
  status = "okay";
 };

 axip2p@2190000 {
  status = "okay";
 };

 stm@8070000 {
  status = "okay";
 };

 ptm_a57_0: ptm@9840000 {
  status = "okay";
 };

 ptm_a57_1: ptm@9940000 {
  status = "okay";
 };

 ptm_a57_2: ptm@9a40000 {
  status = "okay";
 };

 ptm_a57_3: ptm@9b40000 {
  status = "okay";
 };

 ptm_bpmp@8a1c000 {
  status = "okay";
 };

 funnel_bccplex@9010000 {
  status = "okay";
 };

 funnel_major@8010000 {
  status = "okay";
 };

 funnel_minor@8820000 {
  status = "okay";
 };

 replicator@0x8040000 {
  status = "okay";
 };

 etf@8030000 {
  status = "okay";
 };

 etr@8050000 {
  status = "okay";
 };

 tpiu@8060000 {
  status = "okay";
 };
};
# 24 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-platforms-simple-bus.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-platforms-simple-bus.dtsi"
/ {


 fixed-regulators {
   compatible = "simple-bus";
   device_type = "fixed-regulators";
   #address-cells = <1>;
   #size-cells = <0>;
 };


 external-connection {
  compatible = "simple-bus";
  device_type = "external-connection";
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 25 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-wuxga-8-0.dtsi" 1
# 21 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-wuxga-8-0.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/display/tegra-panel.h" 1
# 22 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-wuxga-8-0.dtsi" 2

/ {
 host1x {
  dsi {
   panel_s_wuxga_8_0: panel-s-wuxga-8-0 {
    status = "disabled";
    compatible = "s,wuxga-8-0";
    nvidia,dsi-instance = <0>;
    nvidia,dsi-n-data-lanes = <8>;
    nvidia,dsi-pixel-format = <3>;
    nvidia,dsi-refresh-rate = <60>;
    nvidia,dsi-video-data-type = <0>;
    nvidia,dsi-video-clock-mode = <0>;
    nvidia,dsi-video-burst-mode = <0>;
    nvidia,dsi-ganged-type = <1>;
    nvidia,dsi-ganged-swap-links = <1>;
    nvidia,dsi-ganged-write-to-all-links = <1>;
    nvidia,dsi-controller-vs = <1>;
    nvidia,dsi-virtual-channel = <0>;
    nvidia,dsi-panel-reset = <1>;
    nvidia,dsi-ulpm-not-support = <1>;
    nvidia,dsi-suspend-stop-stream-late = <1>;
    nvidia,dsi-power-saving-suspend = <1>;
    nvidia,default_color_space = <1>;
    nvidia,dsi-init-cmd =




       <0 0x05 0x11 0x0 0x0>,


       <3 10>,
       <0 0x05 0x29 0x0 0x0>;
    nvidia,dsi-n-init-cmd = <3>;
    nvidia,dsi-suspend-cmd =
       <0 0x05 0x28 0x0 0x0>,
       <3 3>,
       <0 0x05 0x10 0x0 0x0>,
       <3 10>;
    nvidia,dsi-n-suspend-cmd = <4>;
    nvidia,dsi-pkt-seq =
     <0x01 0 0x40000000 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x3E 3 0x19 4 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x3E 3 0x19 4 0xff>;
    disp-default-out {
     nvidia,out-type = <2>;
     nvidia,out-width = <107>;
     nvidia,out-height = <172>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-parent-clk = "pll_d_out0";
     nvidia,out-xres = <1200>;
     nvidia,out-yres = <1920>;
    };
    display-timings {
     1200x1920-32-60Hz {
      clock-frequency = <193224000>;
      hactive = <1200>;
      vactive = <1920>;
      hfront-porch = <107>;
      hback-porch = <20>;
      hsync-len = <1>;
      vfront-porch = <497>;
      vback-porch = <7>;
      vsync-len = <1>;
      nvidia,h-ref-to-sync = <1>;
      nvidia,v-ref-to-sync = <11>;
     };
    };
    smartdimmer {
     status = "okay";
     nvidia,turn-off-brightness = <50>;
     nvidia,turn-on-brightness = <75>;
     nvidia,use-auto-pwm = <0>;
     nvidia,hw-update-delay = <0>;
     nvidia,bin-width = <0xffffffff>;
     nvidia,aggressiveness = <5>;
     nvidia,use-vid-luma = <0>;
     nvidia,phase-in-settings = <0>;
     nvidia,phase-in-adjustments = <0>;
     nvidia,k-limit-enable = <1>;
     nvidia,k-limit = <200>;
     nvidia,sd-window-enable = <0>;
     nvidia,soft-clipping-enable= <1>;
     nvidia,soft-clipping-threshold = <128>;
     nvidia,smooth-k-enable = <1>;
     nvidia,smooth-k-incr = <4>;
     nvidia,coeff = <5 9 2>;
     nvidia,fc = <0 0>;
     nvidia,blp = <1024 255>;
     nvidia,bltf = <57 65 73 82
             92 103 114 125
             138 150 164 178
             193 208 224 241>;
     nvidia,lut = <255 255 255
            199 199 199
            153 153 153
            116 116 116
            85 85 85
            59 59 59
            36 36 36
            17 17 17
            0 0 0>;
     nvidia,use-vpulse2 = <1>;
     nvidia,bl-device-name = "pwm-backlight";
    };
    cmu {
     nvidia,cmu-csc = < 0x100 0x0 0x0
          0x0 0x100 0x0
          0x0 0x0 0x100 >;
     nvidia,cmu-lut2 = < 0 1 2 2 3 4 5 6
        6 7 8 9 10 10 11 12
        13 13 14 15 15 16 16 17
        18 18 19 19 20 20 21 21
        22 22 23 23 23 24 24 25
        25 25 26 26 27 27 27 28
        28 29 29 29 30 30 30 31
        31 31 32 32 32 33 33 33
        34 34 34 34 35 35 35 36
        36 36 37 37 37 37 38 38
        38 38 39 39 39 40 40 40
        40 41 41 41 41 42 42 42
        42 43 43 43 43 43 44 44
        44 44 45 45 45 45 46 46
        46 46 46 47 47 47 47 48
        48 48 48 48 49 49 49 49
        49 50 50 50 50 50 51 51
        51 51 51 52 52 52 52 52
        53 53 53 53 53 54 54 54
        54 54 55 55 55 55 55 55
        56 56 56 56 56 57 57 57
        57 57 57 58 58 58 58 58
        58 59 59 59 59 59 59 60
        60 60 60 60 60 61 61 61
        61 61 61 62 62 62 62 62
        62 63 63 63 63 63 63 64
        64 64 64 64 64 64 65 65
        65 65 65 65 66 66 66 66
        66 66 66 67 67 67 67 67
        67 67 68 68 68 68 68 68
        68 69 69 69 69 69 69 69
        70 70 70 70 70 70 70 71
        71 71 71 71 71 71 72 72
        72 72 72 72 72 72 73 73
        73 73 73 73 73 74 74 74
        74 74 74 74 74 75 75 75
        75 75 75 75 75 76 76 76
        76 76 76 76 77 77 77 77
        77 77 77 77 78 78 78 78
        78 78 78 78 78 79 79 79
        79 79 79 79 79 80 80 80
        80 80 80 80 80 81 81 81
        81 81 81 81 81 81 82 82
        82 82 82 82 82 82 83 83
        83 83 83 83 83 83 83 84
        84 84 84 84 84 84 84 84
        85 85 85 85 85 85 85 85
        85 86 86 86 86 86 86 86
        86 86 87 87 87 87 87 87
        87 87 87 88 88 88 88 88
        88 88 88 88 88 89 89 89
        89 89 89 89 89 89 90 90
        90 90 90 90 90 90 90 90
        91 91 91 91 91 91 91 91
        91 91 92 92 92 92 92 92
        92 92 92 92 93 93 93 93
        93 93 93 93 93 93 94 94
        94 94 94 94 94 94 94 94
        95 95 95 95 95 95 95 95
        95 95 96 96 96 96 96 96
        96 96 96 96 96 97 97 97
        97 97 97 97 97 97 97 98
        98 98 98 98 98 98 98 98
        98 98 99 99 99 99 99 99
        99 100 101 101 102 103 103 104
        105 105 106 107 107 108 109 109
        110 111 111 112 113 113 114 115
        115 116 116 117 118 118 119 119
        120 120 121 122 122 123 123 124
        124 125 126 126 127 127 128 128
        129 129 130 130 131 131 132 132
        133 133 134 134 135 135 136 136
        137 137 138 138 139 139 140 140
        141 141 142 142 143 143 144 144
        145 145 145 146 146 147 147 148
        148 149 149 150 150 150 151 151
        152 152 153 153 153 154 154 155
        155 156 156 156 157 157 158 158
        158 159 159 160 160 160 161 161
        162 162 162 163 163 164 164 164
        165 165 166 166 166 167 167 167
        168 168 169 169 169 170 170 170
        171 171 172 172 172 173 173 173
        174 174 174 175 175 176 176 176
        177 177 177 178 178 178 179 179
        179 180 180 180 181 181 182 182
        182 183 183 183 184 184 184 185
        185 185 186 186 186 187 187 187
        188 188 188 189 189 189 189 190
        190 190 191 191 191 192 192 192
        193 193 193 194 194 194 195 195
        195 196 196 196 196 197 197 197
        198 198 198 199 199 199 200 200
        200 200 201 201 201 202 202 202
        202 203 203 203 204 204 204 205
        205 205 205 206 206 206 207 207
        207 207 208 208 208 209 209 209
        209 210 210 210 211 211 211 211
        212 212 212 213 213 213 213 214
        214 214 214 215 215 215 216 216
        216 216 217 217 217 217 218 218
        218 219 219 219 219 220 220 220
        220 221 221 221 221 222 222 222
        223 223 223 223 224 224 224 224
        225 225 225 225 226 226 226 226
        227 227 227 227 228 228 228 228
        229 229 229 229 230 230 230 230
        231 231 231 231 232 232 232 232
        233 233 233 233 234 234 234 234
        235 235 235 235 236 236 236 236
        237 237 237 237 238 238 238 238
        239 239 239 239 240 240 240 240
        240 241 241 241 241 242 242 242
        242 243 243 243 243 244 244 244
        244 244 245 245 245 245 246 246
        246 246 247 247 247 247 247 248
        248 248 248 249 249 249 249 249
        250 250 250 250 251 251 251 251
        251 252 252 252 252 253 253 253
        253 253 254 254 254 254 255 255 >;
    };
    nvdisp-cmu {
     nvidia,panel-csc = <
      0x0D581 0x02979 0x000C5 0x00000
      0x00831 0x0CAC1 0x0020C 0x00000
      0x00189 0x00625 0x0CC4A 0x00000
      >;
     nvidia,cmu-lut = <
      0x6000 0x6000 0x6000
      0x6191 0x6191 0x6191
      0x6322 0x6322 0x6322
      0x643B 0x643B 0x643B
      0x64BA 0x64BA 0x64BA
      0x6539 0x6539 0x6539
      0x65B8 0x65B8 0x65B8
      0x6637 0x6637 0x6637
      0x66B6 0x66B6 0x66B6
      0x6735 0x6735 0x6735
      0x67B4 0x67B4 0x67B4
      0x6826 0x6826 0x6826
      0x687D 0x687D 0x687D
      0x68D4 0x68D4 0x68D4
      0x692B 0x692B 0x692B
      0x6983 0x6983 0x6983
      0x69DA 0x69DA 0x69DA
      0x6A31 0x6A31 0x6A31
      0x6A88 0x6A88 0x6A88
      0x6AE0 0x6AE0 0x6AE0
      0x6B37 0x6B37 0x6B37
      0x6B8E 0x6B8E 0x6B8E
      0x6BE5 0x6BE5 0x6BE5
      0x6C28 0x6C28 0x6C28
      0x6C5B 0x6C5B 0x6C5B
      0x6C8E 0x6C8E 0x6C8E
      0x6CC1 0x6CC1 0x6CC1
      0x6CF4 0x6CF4 0x6CF4
      0x6D27 0x6D27 0x6D27
      0x6D5A 0x6D5A 0x6D5A
      0x6D8D 0x6D8D 0x6D8D
      0x6DBF 0x6DBF 0x6DBF
      0x6DF2 0x6DF2 0x6DF2
      0x6E25 0x6E25 0x6E25
      0x6E58 0x6E58 0x6E58
      0x6E8B 0x6E8B 0x6E8B
      0x6EBE 0x6EBE 0x6EBE
      0x6EF1 0x6EF1 0x6EF1
      0x6F24 0x6F24 0x6F24
      0x6F57 0x6F57 0x6F57
      0x6F8A 0x6F8A 0x6F8A
      0x6FBD 0x6FBD 0x6FBD
      0x6FF0 0x6FF0 0x6FF0
      0x701A 0x701A 0x701A
      0x7037 0x7037 0x7037
      0x7053 0x7053 0x7053
      0x706F 0x706F 0x706F
      0x708C 0x708C 0x708C
      0x70A8 0x70A8 0x70A8
      0x70C5 0x70C5 0x70C5
      0x70E1 0x70E1 0x70E1
      0x70FE 0x70FE 0x70FE
      0x711A 0x711A 0x711A
      0x7136 0x7136 0x7136
      0x7153 0x7153 0x7153
      0x716F 0x716F 0x716F
      0x718C 0x718C 0x718C
      0x71A8 0x71A8 0x71A8
      0x71C4 0x71C4 0x71C4
      0x71E1 0x71E1 0x71E1
      0x71FD 0x71FD 0x71FD
      0x721A 0x721A 0x721A
      0x7236 0x7236 0x7236
      0x7253 0x7253 0x7253
      0x726F 0x726F 0x726F
      0x728B 0x728B 0x728B
      0x72A8 0x72A8 0x72A8
      0x72C4 0x72C4 0x72C4
      0x72E1 0x72E1 0x72E1
      0x72FD 0x72FD 0x72FD
      0x731A 0x731A 0x731A
      0x7336 0x7336 0x7336
      0x7352 0x7352 0x7352
      0x736F 0x736F 0x736F
      0x738B 0x738B 0x738B
      0x73A8 0x73A8 0x73A8
      0x73C4 0x73C4 0x73C4
      0x73E1 0x73E1 0x73E1
      0x73FD 0x73FD 0x73FD
      0x741B 0x741B 0x741B
      0x743F 0x743F 0x743F
      0x7463 0x7463 0x7463
      0x7486 0x7486 0x7486
      0x74AA 0x74AA 0x74AA
      0x74CE 0x74CE 0x74CE
      0x74F2 0x74F2 0x74F2
      0x7516 0x7516 0x7516
      0x753A 0x753A 0x753A
      0x755D 0x755D 0x755D
      0x7581 0x7581 0x7581
      0x75A5 0x75A5 0x75A5
      0x75C9 0x75C9 0x75C9
      0x75ED 0x75ED 0x75ED
      0x7611 0x7611 0x7611
      0x7634 0x7634 0x7634
      0x7658 0x7658 0x7658
      0x767C 0x767C 0x767C
      0x76A0 0x76A0 0x76A0
      0x76C4 0x76C4 0x76C4
      0x76E8 0x76E8 0x76E8
      0x770B 0x770B 0x770B
      0x772F 0x772F 0x772F
      0x7753 0x7753 0x7753
      0x7777 0x7777 0x7777
      0x779B 0x779B 0x779B
      0x77BF 0x77BF 0x77BF
      0x77E2 0x77E2 0x77E2
      0x7806 0x7806 0x7806
      0x7825 0x7825 0x7825
      0x7840 0x7840 0x7840
      0x785B 0x785B 0x785B
      0x7876 0x7876 0x7876
      0x7891 0x7891 0x7891
      0x78AC 0x78AC 0x78AC
      0x78C7 0x78C7 0x78C7
      0x78E2 0x78E2 0x78E2
      0x78FD 0x78FD 0x78FD
      0x7918 0x7918 0x7918
      0x7933 0x7933 0x7933
      0x794E 0x794E 0x794E
      0x7969 0x7969 0x7969
      0x7984 0x7984 0x7984
      0x799F 0x799F 0x799F
      0x79BA 0x79BA 0x79BA
      0x79D5 0x79D5 0x79D5
      0x79F0 0x79F0 0x79F0
      0x7A0B 0x7A0B 0x7A0B
      0x7A26 0x7A26 0x7A26
      0x7A41 0x7A41 0x7A41
      0x7A5C 0x7A5C 0x7A5C
      0x7A77 0x7A77 0x7A77
      0x7A92 0x7A92 0x7A92
      0x7AAD 0x7AAD 0x7AAD
      0x7AC8 0x7AC8 0x7AC8
      0x7AE3 0x7AE3 0x7AE3
      0x7AFE 0x7AFE 0x7AFE
      0x7B19 0x7B19 0x7B19
      0x7B34 0x7B34 0x7B34
      0x7B4F 0x7B4F 0x7B4F
      0x7B6A 0x7B6A 0x7B6A
      0x7B85 0x7B85 0x7B85
      0x7BA0 0x7BA0 0x7BA0
      0x7BBB 0x7BBB 0x7BBB
      0x7BD5 0x7BD5 0x7BD5
      0x7BF0 0x7BF0 0x7BF0
      0x7C0B 0x7C0B 0x7C0B
      0x7C23 0x7C23 0x7C23
      0x7C35 0x7C35 0x7C35
      0x7C47 0x7C47 0x7C47
      0x7C59 0x7C59 0x7C59
      0x7C6B 0x7C6B 0x7C6B
      0x7C7D 0x7C7D 0x7C7D
      0x7C90 0x7C90 0x7C90
      0x7CA2 0x7CA2 0x7CA2
      0x7CB4 0x7CB4 0x7CB4
      0x7CC6 0x7CC6 0x7CC6
      0x7CD8 0x7CD8 0x7CD8
      0x7CEA 0x7CEA 0x7CEA
      0x7CFC 0x7CFC 0x7CFC
      0x7D0F 0x7D0F 0x7D0F
      0x7D21 0x7D21 0x7D21
      0x7D33 0x7D33 0x7D33
      0x7D45 0x7D45 0x7D45
      0x7D57 0x7D57 0x7D57
      0x7D69 0x7D69 0x7D69
      0x7D7B 0x7D7B 0x7D7B
      0x7D8E 0x7D8E 0x7D8E
      0x7DA0 0x7DA0 0x7DA0
      0x7DB2 0x7DB2 0x7DB2
      0x7DC4 0x7DC4 0x7DC4
      0x7DD6 0x7DD6 0x7DD6
      0x7DE8 0x7DE8 0x7DE8
      0x7DFA 0x7DFA 0x7DFA
      0x7E0D 0x7E0D 0x7E0D
      0x7E1F 0x7E1F 0x7E1F
      0x7E31 0x7E31 0x7E31
      0x7E43 0x7E43 0x7E43
      0x7E55 0x7E55 0x7E55
      0x7E67 0x7E67 0x7E67
      0x7E79 0x7E79 0x7E79
      0x7E8C 0x7E8C 0x7E8C
      0x7E9E 0x7E9E 0x7E9E
      0x7EB0 0x7EB0 0x7EB0
      0x7EC2 0x7EC2 0x7EC2
      0x7ED4 0x7ED4 0x7ED4
      0x7EE6 0x7EE6 0x7EE6
      0x7EF8 0x7EF8 0x7EF8
      0x7F0B 0x7F0B 0x7F0B
      0x7F1D 0x7F1D 0x7F1D
      0x7F2F 0x7F2F 0x7F2F
      0x7F41 0x7F41 0x7F41
      0x7F53 0x7F53 0x7F53
      0x7F65 0x7F65 0x7F65
      0x7F77 0x7F77 0x7F77
      0x7F8A 0x7F8A 0x7F8A
      0x7F9C 0x7F9C 0x7F9C
      0x7FAE 0x7FAE 0x7FAE
      0x7FC0 0x7FC0 0x7FC0
      0x7FD2 0x7FD2 0x7FD2
      0x7FE4 0x7FE4 0x7FE4
      0x7FF7 0x7FF7 0x7FF7
      0x8009 0x8009 0x8009
      0x801B 0x801B 0x801B
      0x802B 0x802B 0x802B
      0x803A 0x803A 0x803A
      0x804A 0x804A 0x804A
      0x8059 0x8059 0x8059
      0x8069 0x8069 0x8069
      0x8078 0x8078 0x8078
      0x8087 0x8087 0x8087
      0x8097 0x8097 0x8097
      0x80A6 0x80A6 0x80A6
      0x80B6 0x80B6 0x80B6
      0x80C5 0x80C5 0x80C5
      0x80D5 0x80D5 0x80D5
      0x80E4 0x80E4 0x80E4
      0x80F4 0x80F4 0x80F4
      0x8103 0x8103 0x8103
      0x8112 0x8112 0x8112
      0x8122 0x8122 0x8122
      0x8131 0x8131 0x8131
      0x8141 0x8141 0x8141
      0x8150 0x8150 0x8150
      0x8160 0x8160 0x8160
      0x816F 0x816F 0x816F
      0x817E 0x817E 0x817E
      0x818E 0x818E 0x818E
      0x819D 0x819D 0x819D
      0x81AD 0x81AD 0x81AD
      0x81BC 0x81BC 0x81BC
      0x81CC 0x81CC 0x81CC
      0x81DB 0x81DB 0x81DB
      0x81EB 0x81EB 0x81EB
      0x81FA 0x81FA 0x81FA
      0x8209 0x8209 0x8209
      0x8219 0x8219 0x8219
      0x8228 0x8228 0x8228
      0x8238 0x8238 0x8238
      0x8247 0x8247 0x8247
      0x8257 0x8257 0x8257
      0x8266 0x8266 0x8266
      0x8275 0x8275 0x8275
      0x8285 0x8285 0x8285
      0x8294 0x8294 0x8294
      0x82A4 0x82A4 0x82A4
      0x82B3 0x82B3 0x82B3
      0x82C3 0x82C3 0x82C3
      0x82D2 0x82D2 0x82D2
      0x82E2 0x82E2 0x82E2
      0x82F1 0x82F1 0x82F1
      0x8300 0x8300 0x8300
      0x8310 0x8310 0x8310
      0x831F 0x831F 0x831F
      0x832F 0x832F 0x832F
      0x833E 0x833E 0x833E
      0x834E 0x834E 0x834E
      0x835D 0x835D 0x835D
      0x836C 0x836C 0x836C
      0x837C 0x837C 0x837C
      0x838B 0x838B 0x838B
      0x839B 0x839B 0x839B
      0x83AA 0x83AA 0x83AA
      0x83BA 0x83BA 0x83BA
      0x83C9 0x83C9 0x83C9
      0x83D8 0x83D8 0x83D8
      0x83E8 0x83E8 0x83E8
      0x83F7 0x83F7 0x83F7
      0x8407 0x8407 0x8407
      0x8416 0x8416 0x8416
      0x8425 0x8425 0x8425
      0x8431 0x8431 0x8431
      0x843D 0x843D 0x843D
      0x8449 0x8449 0x8449
      0x8455 0x8455 0x8455
      0x8462 0x8462 0x8462
      0x846E 0x846E 0x846E
      0x847A 0x847A 0x847A
      0x8486 0x8486 0x8486
      0x8492 0x8492 0x8492
      0x849E 0x849E 0x849E
      0x84AA 0x84AA 0x84AA
      0x84B6 0x84B6 0x84B6
      0x84C2 0x84C2 0x84C2
      0x84CE 0x84CE 0x84CE
      0x84DA 0x84DA 0x84DA
      0x84E7 0x84E7 0x84E7
      0x84F3 0x84F3 0x84F3
      0x84FF 0x84FF 0x84FF
      0x850B 0x850B 0x850B
      0x8517 0x8517 0x8517
      0x8523 0x8523 0x8523
      0x852F 0x852F 0x852F
      0x853B 0x853B 0x853B
      0x8547 0x8547 0x8547
      0x8553 0x8553 0x8553
      0x855F 0x855F 0x855F
      0x856C 0x856C 0x856C
      0x8578 0x8578 0x8578
      0x8584 0x8584 0x8584
      0x8590 0x8590 0x8590
      0x859C 0x859C 0x859C
      0x85A8 0x85A8 0x85A8
      0x85B4 0x85B4 0x85B4
      0x85C0 0x85C0 0x85C0
      0x85CC 0x85CC 0x85CC
      0x85D8 0x85D8 0x85D8
      0x85E4 0x85E4 0x85E4
      0x85F0 0x85F0 0x85F0
      0x85FD 0x85FD 0x85FD
      0x8609 0x8609 0x8609
      0x8615 0x8615 0x8615
      0x8621 0x8621 0x8621
      0x862D 0x862D 0x862D
      0x8639 0x8639 0x8639
      0x8645 0x8645 0x8645
      0x8651 0x8651 0x8651
      0x865D 0x865D 0x865D
      0x8669 0x8669 0x8669
      0x8675 0x8675 0x8675
      0x8682 0x8682 0x8682
      0x868E 0x868E 0x868E
      0x869A 0x869A 0x869A
      0x86A6 0x86A6 0x86A6
      0x86B2 0x86B2 0x86B2
      0x86BE 0x86BE 0x86BE
      0x86CA 0x86CA 0x86CA
      0x86D6 0x86D6 0x86D6
      0x86E2 0x86E2 0x86E2
      0x86EE 0x86EE 0x86EE
      0x86FA 0x86FA 0x86FA
      0x8707 0x8707 0x8707
      0x8713 0x8713 0x8713
      0x871F 0x871F 0x871F
      0x872B 0x872B 0x872B
      0x8737 0x8737 0x8737
      0x8743 0x8743 0x8743
      0x874F 0x874F 0x874F
      0x875B 0x875B 0x875B
      0x8767 0x8767 0x8767
      0x8773 0x8773 0x8773
      0x877F 0x877F 0x877F
      0x878B 0x878B 0x878B
      0x8798 0x8798 0x8798
      0x87A4 0x87A4 0x87A4
      0x87B0 0x87B0 0x87B0
      0x87BC 0x87BC 0x87BC
      0x87C8 0x87C8 0x87C8
      0x87D4 0x87D4 0x87D4
      0x87E0 0x87E0 0x87E0
      0x87EC 0x87EC 0x87EC
      0x87F8 0x87F8 0x87F8
      0x8804 0x8804 0x8804
      0x8810 0x8810 0x8810
      0x881D 0x881D 0x881D
      0x8829 0x8829 0x8829
      0x8834 0x8834 0x8834
      0x883F 0x883F 0x883F
      0x884B 0x884B 0x884B
      0x8856 0x8856 0x8856
      0x8862 0x8862 0x8862
      0x886D 0x886D 0x886D
      0x8879 0x8879 0x8879
      0x8884 0x8884 0x8884
      0x8890 0x8890 0x8890
      0x889B 0x889B 0x889B
      0x88A6 0x88A6 0x88A6
      0x88B2 0x88B2 0x88B2
      0x88BD 0x88BD 0x88BD
      0x88C9 0x88C9 0x88C9
      0x88D4 0x88D4 0x88D4
      0x88E0 0x88E0 0x88E0
      0x88EB 0x88EB 0x88EB
      0x88F6 0x88F6 0x88F6
      0x8902 0x8902 0x8902
      0x890D 0x890D 0x890D
      0x8919 0x8919 0x8919
      0x8924 0x8924 0x8924
      0x8930 0x8930 0x8930
      0x893B 0x893B 0x893B
      0x8947 0x8947 0x8947
      0x8952 0x8952 0x8952
      0x895D 0x895D 0x895D
      0x8969 0x8969 0x8969
      0x8974 0x8974 0x8974
      0x8980 0x8980 0x8980
      0x898B 0x898B 0x898B
      0x8997 0x8997 0x8997
      0x89A2 0x89A2 0x89A2
      0x89AE 0x89AE 0x89AE
      0x89B9 0x89B9 0x89B9
      0x89C4 0x89C4 0x89C4
      0x89D0 0x89D0 0x89D0
      0x89DB 0x89DB 0x89DB
      0x89E7 0x89E7 0x89E7
      0x89F2 0x89F2 0x89F2
      0x89FE 0x89FE 0x89FE
      0x8A09 0x8A09 0x8A09
      0x8A15 0x8A15 0x8A15
      0x8A20 0x8A20 0x8A20
      0x8A2B 0x8A2B 0x8A2B
      0x8A37 0x8A37 0x8A37
      0x8A42 0x8A42 0x8A42
      0x8A4E 0x8A4E 0x8A4E
      0x8A59 0x8A59 0x8A59
      0x8A65 0x8A65 0x8A65
      0x8A70 0x8A70 0x8A70
      0x8A7B 0x8A7B 0x8A7B
      0x8A87 0x8A87 0x8A87
      0x8A92 0x8A92 0x8A92
      0x8A9E 0x8A9E 0x8A9E
      0x8AA9 0x8AA9 0x8AA9
      0x8AB5 0x8AB5 0x8AB5
      0x8AC0 0x8AC0 0x8AC0
      0x8ACC 0x8ACC 0x8ACC
      0x8AD7 0x8AD7 0x8AD7
      0x8AE2 0x8AE2 0x8AE2
      0x8AEE 0x8AEE 0x8AEE
      0x8AF9 0x8AF9 0x8AF9
      0x8B05 0x8B05 0x8B05
      0x8B10 0x8B10 0x8B10
      0x8B1C 0x8B1C 0x8B1C
      0x8B27 0x8B27 0x8B27
      0x8B33 0x8B33 0x8B33
      0x8B3E 0x8B3E 0x8B3E
      0x8B49 0x8B49 0x8B49
      0x8B55 0x8B55 0x8B55
      0x8B60 0x8B60 0x8B60
      0x8B6C 0x8B6C 0x8B6C
      0x8B77 0x8B77 0x8B77
      0x8B83 0x8B83 0x8B83
      0x8B8E 0x8B8E 0x8B8E
      0x8B99 0x8B99 0x8B99
      0x8BA5 0x8BA5 0x8BA5
      0x8BB0 0x8BB0 0x8BB0
      0x8BBC 0x8BBC 0x8BBC
      0x8BC7 0x8BC7 0x8BC7
      0x8BD3 0x8BD3 0x8BD3
      0x8BDE 0x8BDE 0x8BDE
      0x8BEA 0x8BEA 0x8BEA
      0x8BF5 0x8BF5 0x8BF5
      0x8C00 0x8C00 0x8C00
      0x8C0C 0x8C0C 0x8C0C
      0x8C17 0x8C17 0x8C17
      0x8C23 0x8C23 0x8C23
      0x8C2E 0x8C2E 0x8C2E
      0x8C38 0x8C38 0x8C38
      0x8C43 0x8C43 0x8C43
      0x8C4D 0x8C4D 0x8C4D
      0x8C58 0x8C58 0x8C58
      0x8C62 0x8C62 0x8C62
      0x8C6C 0x8C6C 0x8C6C
      0x8C77 0x8C77 0x8C77
      0x8C81 0x8C81 0x8C81
      0x8C8C 0x8C8C 0x8C8C
      0x8C96 0x8C96 0x8C96
      0x8CA0 0x8CA0 0x8CA0
      0x8CAB 0x8CAB 0x8CAB
      0x8CB5 0x8CB5 0x8CB5
      0x8CC0 0x8CC0 0x8CC0
      0x8CCA 0x8CCA 0x8CCA
      0x8CD4 0x8CD4 0x8CD4
      0x8CDF 0x8CDF 0x8CDF
      0x8CE9 0x8CE9 0x8CE9
      0x8CF4 0x8CF4 0x8CF4
      0x8CFE 0x8CFE 0x8CFE
      0x8D09 0x8D09 0x8D09
      0x8D13 0x8D13 0x8D13
      0x8D1D 0x8D1D 0x8D1D
      0x8D28 0x8D28 0x8D28
      0x8D32 0x8D32 0x8D32
      0x8D3D 0x8D3D 0x8D3D
      0x8D47 0x8D47 0x8D47
      0x8D51 0x8D51 0x8D51
      0x8D5C 0x8D5C 0x8D5C
      0x8D66 0x8D66 0x8D66
      0x8D71 0x8D71 0x8D71
      0x8D7B 0x8D7B 0x8D7B
      0x8D85 0x8D85 0x8D85
      0x8D90 0x8D90 0x8D90
      0x8D9A 0x8D9A 0x8D9A
      0x8DA5 0x8DA5 0x8DA5
      0x8DAF 0x8DAF 0x8DAF
      0x8DB9 0x8DB9 0x8DB9
      0x8DC4 0x8DC4 0x8DC4
      0x8DCE 0x8DCE 0x8DCE
      0x8DD9 0x8DD9 0x8DD9
      0x8DE3 0x8DE3 0x8DE3
      0x8DED 0x8DED 0x8DED
      0x8DF8 0x8DF8 0x8DF8
      0x8E02 0x8E02 0x8E02
      0x8E0D 0x8E0D 0x8E0D
      0x8E17 0x8E17 0x8E17
      0x8E22 0x8E22 0x8E22
      0x8E2C 0x8E2C 0x8E2C
      0x8E36 0x8E36 0x8E36
      0x8E41 0x8E41 0x8E41
      0x8E4B 0x8E4B 0x8E4B
      0x8E56 0x8E56 0x8E56
      0x8E60 0x8E60 0x8E60
      0x8E6A 0x8E6A 0x8E6A
      0x8E75 0x8E75 0x8E75
      0x8E7F 0x8E7F 0x8E7F
      0x8E8A 0x8E8A 0x8E8A
      0x8E94 0x8E94 0x8E94
      0x8E9E 0x8E9E 0x8E9E
      0x8EA9 0x8EA9 0x8EA9
      0x8EB3 0x8EB3 0x8EB3
      0x8EBE 0x8EBE 0x8EBE
      0x8EC8 0x8EC8 0x8EC8
      0x8ED2 0x8ED2 0x8ED2
      0x8EDD 0x8EDD 0x8EDD
      0x8EE7 0x8EE7 0x8EE7
      0x8EF2 0x8EF2 0x8EF2
      0x8EFC 0x8EFC 0x8EFC
      0x8F07 0x8F07 0x8F07
      0x8F11 0x8F11 0x8F11
      0x8F1B 0x8F1B 0x8F1B
      0x8F26 0x8F26 0x8F26
      0x8F30 0x8F30 0x8F30
      0x8F3B 0x8F3B 0x8F3B
      0x8F45 0x8F45 0x8F45
      0x8F4F 0x8F4F 0x8F4F
      0x8F5A 0x8F5A 0x8F5A
      0x8F64 0x8F64 0x8F64
      0x8F6F 0x8F6F 0x8F6F
      0x8F79 0x8F79 0x8F79
      0x8F83 0x8F83 0x8F83
      0x8F8E 0x8F8E 0x8F8E
      0x8F98 0x8F98 0x8F98
      0x8FA3 0x8FA3 0x8FA3
      0x8FAD 0x8FAD 0x8FAD
      0x8FB7 0x8FB7 0x8FB7
      0x8FC2 0x8FC2 0x8FC2
      0x8FCC 0x8FCC 0x8FCC
      0x8FD7 0x8FD7 0x8FD7
      0x8FE1 0x8FE1 0x8FE1
      0x8FEB 0x8FEB 0x8FEB
      0x8FF6 0x8FF6 0x8FF6
      0x9000 0x9000 0x9000
      0x900B 0x900B 0x900B
      0x9015 0x9015 0x9015
      0x9020 0x9020 0x9020
      0x902A 0x902A 0x902A
      0x9034 0x9034 0x9034
      0x903E 0x903E 0x903E
      0x9048 0x9048 0x9048
      0x9052 0x9052 0x9052
      0x905C 0x905C 0x905C
      0x9066 0x9066 0x9066
      0x9070 0x9070 0x9070
      0x907A 0x907A 0x907A
      0x9084 0x9084 0x9084
      0x908E 0x908E 0x908E
      0x9098 0x9098 0x9098
      0x90A2 0x90A2 0x90A2
      0x90AC 0x90AC 0x90AC
      0x90B6 0x90B6 0x90B6
      0x90C0 0x90C0 0x90C0
      0x90CA 0x90CA 0x90CA
      0x90D4 0x90D4 0x90D4
      0x90DE 0x90DE 0x90DE
      0x90E8 0x90E8 0x90E8
      0x90F2 0x90F2 0x90F2
      0x90FC 0x90FC 0x90FC
      0x9106 0x9106 0x9106
      0x9110 0x9110 0x9110
      0x911A 0x911A 0x911A
      0x9123 0x9123 0x9123
      0x912D 0x912D 0x912D
      0x9137 0x9137 0x9137
      0x9141 0x9141 0x9141
      0x914B 0x914B 0x914B
      0x9155 0x9155 0x9155
      0x915F 0x915F 0x915F
      0x9169 0x9169 0x9169
      0x9173 0x9173 0x9173
      0x917D 0x917D 0x917D
      0x9187 0x9187 0x9187
      0x9191 0x9191 0x9191
      0x919B 0x919B 0x919B
      0x91A5 0x91A5 0x91A5
      0x91AF 0x91AF 0x91AF
      0x91B9 0x91B9 0x91B9
      0x91C3 0x91C3 0x91C3
      0x91CD 0x91CD 0x91CD
      0x91D7 0x91D7 0x91D7
      0x91E1 0x91E1 0x91E1
      0x91EB 0x91EB 0x91EB
      0x91F5 0x91F5 0x91F5
      0x91FF 0x91FF 0x91FF
      0x9209 0x9209 0x9209
      0x9213 0x9213 0x9213
      0x921D 0x921D 0x921D
      0x9227 0x9227 0x9227
      0x9231 0x9231 0x9231
      0x923B 0x923B 0x923B
      0x9245 0x9245 0x9245
      0x924F 0x924F 0x924F
      0x9259 0x9259 0x9259
      0x9263 0x9263 0x9263
      0x926D 0x926D 0x926D
      0x9277 0x9277 0x9277
      0x9281 0x9281 0x9281
      0x928B 0x928B 0x928B
      0x9295 0x9295 0x9295
      0x929F 0x929F 0x929F
      0x92A8 0x92A8 0x92A8
      0x92B2 0x92B2 0x92B2
      0x92BC 0x92BC 0x92BC
      0x92C6 0x92C6 0x92C6
      0x92D0 0x92D0 0x92D0
      0x92DA 0x92DA 0x92DA
      0x92E4 0x92E4 0x92E4
      0x92EE 0x92EE 0x92EE
      0x92F8 0x92F8 0x92F8
      0x9302 0x9302 0x9302
      0x930C 0x930C 0x930C
      0x9316 0x9316 0x9316
      0x9320 0x9320 0x9320
      0x932A 0x932A 0x932A
      0x9334 0x9334 0x9334
      0x933E 0x933E 0x933E
      0x9348 0x9348 0x9348
      0x9352 0x9352 0x9352
      0x935C 0x935C 0x935C
      0x9366 0x9366 0x9366
      0x9370 0x9370 0x9370
      0x937A 0x937A 0x937A
      0x9384 0x9384 0x9384
      0x938E 0x938E 0x938E
      0x9398 0x9398 0x9398
      0x93A2 0x93A2 0x93A2
      0x93AC 0x93AC 0x93AC
      0x93B6 0x93B6 0x93B6
      0x93C0 0x93C0 0x93C0
      0x93CA 0x93CA 0x93CA
      0x93D4 0x93D4 0x93D4
      0x93DE 0x93DE 0x93DE
      0x93E8 0x93E8 0x93E8
      0x93F2 0x93F2 0x93F2
      0x93FC 0x93FC 0x93FC
      0x9406 0x9406 0x9406
      0x9410 0x9410 0x9410
      0x941A 0x941A 0x941A
      0x9423 0x9423 0x9423
      0x942D 0x942D 0x942D
      0x9437 0x9437 0x9437
      0x9440 0x9440 0x9440
      0x9449 0x9449 0x9449
      0x9451 0x9451 0x9451
      0x945A 0x945A 0x945A
      0x9463 0x9463 0x9463
      0x946C 0x946C 0x946C
      0x9475 0x9475 0x9475
      0x947E 0x947E 0x947E
      0x9486 0x9486 0x9486
      0x948F 0x948F 0x948F
      0x9498 0x9498 0x9498
      0x94A1 0x94A1 0x94A1
      0x94AA 0x94AA 0x94AA
      0x94B3 0x94B3 0x94B3
      0x94BB 0x94BB 0x94BB
      0x94C4 0x94C4 0x94C4
      0x94CD 0x94CD 0x94CD
      0x94D6 0x94D6 0x94D6
      0x94DF 0x94DF 0x94DF
      0x94E8 0x94E8 0x94E8
      0x94F0 0x94F0 0x94F0
      0x94F9 0x94F9 0x94F9
      0x9502 0x9502 0x9502
      0x950B 0x950B 0x950B
      0x9514 0x9514 0x9514
      0x951D 0x951D 0x951D
      0x9525 0x9525 0x9525
      0x952E 0x952E 0x952E
      0x9537 0x9537 0x9537
      0x9540 0x9540 0x9540
      0x9549 0x9549 0x9549
      0x9552 0x9552 0x9552
      0x955A 0x955A 0x955A
      0x9563 0x9563 0x9563
      0x956C 0x956C 0x956C
      0x9575 0x9575 0x9575
      0x957E 0x957E 0x957E
      0x9587 0x9587 0x9587
      0x958F 0x958F 0x958F
      0x9598 0x9598 0x9598
      0x95A1 0x95A1 0x95A1
      0x95AA 0x95AA 0x95AA
      0x95B3 0x95B3 0x95B3
      0x95BC 0x95BC 0x95BC
      0x95C4 0x95C4 0x95C4
      0x95CD 0x95CD 0x95CD
      0x95D6 0x95D6 0x95D6
      0x95DF 0x95DF 0x95DF
      0x95E8 0x95E8 0x95E8
      0x95F1 0x95F1 0x95F1
      0x95F9 0x95F9 0x95F9
      0x9602 0x9602 0x9602
      0x960B 0x960B 0x960B
      0x9614 0x9614 0x9614
      0x961D 0x961D 0x961D
      0x9626 0x9626 0x9626
      0x962E 0x962E 0x962E
      0x9637 0x9637 0x9637
      0x9640 0x9640 0x9640
      0x9649 0x9649 0x9649
      0x9652 0x9652 0x9652
      0x965B 0x965B 0x965B
      0x9663 0x9663 0x9663
      0x966C 0x966C 0x966C
      0x9675 0x9675 0x9675
      0x967E 0x967E 0x967E
      0x9687 0x9687 0x9687
      0x9690 0x9690 0x9690
      0x9698 0x9698 0x9698
      0x96A1 0x96A1 0x96A1
      0x96AA 0x96AA 0x96AA
      0x96B3 0x96B3 0x96B3
      0x96BC 0x96BC 0x96BC
      0x96C5 0x96C5 0x96C5
      0x96CD 0x96CD 0x96CD
      0x96D6 0x96D6 0x96D6
      0x96DF 0x96DF 0x96DF
      0x96E8 0x96E8 0x96E8
      0x96F1 0x96F1 0x96F1
      0x96F9 0x96F9 0x96F9
      0x9702 0x9702 0x9702
      0x970B 0x970B 0x970B
      0x9714 0x9714 0x9714
      0x971D 0x971D 0x971D
      0x9726 0x9726 0x9726
      0x972E 0x972E 0x972E
      0x9737 0x9737 0x9737
      0x9740 0x9740 0x9740
      0x9749 0x9749 0x9749
      0x9752 0x9752 0x9752
      0x975B 0x975B 0x975B
      0x9763 0x9763 0x9763
      0x976C 0x976C 0x976C
      0x9775 0x9775 0x9775
      0x977E 0x977E 0x977E
      0x9787 0x9787 0x9787
      0x9790 0x9790 0x9790
      0x9798 0x9798 0x9798
      0x97A1 0x97A1 0x97A1
      0x97AA 0x97AA 0x97AA
      0x97B3 0x97B3 0x97B3
      0x97BC 0x97BC 0x97BC
      0x97C5 0x97C5 0x97C5
      0x97CD 0x97CD 0x97CD
      0x97D6 0x97D6 0x97D6
      0x97DF 0x97DF 0x97DF
      0x97E8 0x97E8 0x97E8
      0x97F1 0x97F1 0x97F1
      0x97FA 0x97FA 0x97FA
      0x9802 0x9802 0x9802
      0x980B 0x980B 0x980B
      0x9814 0x9814 0x9814
      0x981D 0x981D 0x981D
      0x9826 0x9826 0x9826
      0x982F 0x982F 0x982F
      0x9837 0x9837 0x9837
      0x983F 0x983F 0x983F
      0x9847 0x9847 0x9847
      0x984F 0x984F 0x984F
      0x9857 0x9857 0x9857
      0x985F 0x985F 0x985F
      0x9867 0x9867 0x9867
      0x986E 0x986E 0x986E
      0x9876 0x9876 0x9876
      0x987E 0x987E 0x987E
      0x9886 0x9886 0x9886
      0x988E 0x988E 0x988E
      0x9896 0x9896 0x9896
      0x989E 0x989E 0x989E
      0x98A5 0x98A5 0x98A5
      0x98AD 0x98AD 0x98AD
      0x98B5 0x98B5 0x98B5
      0x98BD 0x98BD 0x98BD
      0x98C5 0x98C5 0x98C5
      0x98CD 0x98CD 0x98CD
      0x98D5 0x98D5 0x98D5
      0x98DC 0x98DC 0x98DC
      0x98E4 0x98E4 0x98E4
      0x98EC 0x98EC 0x98EC
      0x98F4 0x98F4 0x98F4
      0x98FC 0x98FC 0x98FC
      0x9904 0x9904 0x9904
      0x990C 0x990C 0x990C
      0x9913 0x9913 0x9913
      0x991B 0x991B 0x991B
      0x9923 0x9923 0x9923
      0x992B 0x992B 0x992B
      0x9933 0x9933 0x9933
      0x993B 0x993B 0x993B
      0x9943 0x9943 0x9943
      0x994A 0x994A 0x994A
      0x9952 0x9952 0x9952
      0x995A 0x995A 0x995A
      0x9962 0x9962 0x9962
      0x996A 0x996A 0x996A
      0x9972 0x9972 0x9972
      0x997A 0x997A 0x997A
      0x9981 0x9981 0x9981
      0x9989 0x9989 0x9989
      0x9991 0x9991 0x9991
      0x9999 0x9999 0x9999
      0x99A1 0x99A1 0x99A1
      0x99A9 0x99A9 0x99A9
      0x99B1 0x99B1 0x99B1
      0x99B8 0x99B8 0x99B8
      0x99C0 0x99C0 0x99C0
      0x99C8 0x99C8 0x99C8
      0x99D0 0x99D0 0x99D0
      0x99D8 0x99D8 0x99D8
      0x99E0 0x99E0 0x99E0
      0x99E8 0x99E8 0x99E8
      0x99EF 0x99EF 0x99EF
      0x99F7 0x99F7 0x99F7
      0x99FF 0x99FF 0x99FF
      0x9A07 0x9A07 0x9A07
      0x9A0F 0x9A0F 0x9A0F
      0x9A17 0x9A17 0x9A17
      0x9A1F 0x9A1F 0x9A1F
      0x9A26 0x9A26 0x9A26
      0x9A2E 0x9A2E 0x9A2E
      0x9A36 0x9A36 0x9A36
      0x9A3E 0x9A3E 0x9A3E
      0x9A46 0x9A46 0x9A46
      0x9A4E 0x9A4E 0x9A4E
      0x9A56 0x9A56 0x9A56
      0x9A5D 0x9A5D 0x9A5D
      0x9A65 0x9A65 0x9A65
      0x9A6D 0x9A6D 0x9A6D
      0x9A75 0x9A75 0x9A75
      0x9A7D 0x9A7D 0x9A7D
      0x9A85 0x9A85 0x9A85
      0x9A8D 0x9A8D 0x9A8D
      0x9A94 0x9A94 0x9A94
      0x9A9C 0x9A9C 0x9A9C
      0x9AA4 0x9AA4 0x9AA4
      0x9AAC 0x9AAC 0x9AAC
      0x9AB4 0x9AB4 0x9AB4
      0x9ABC 0x9ABC 0x9ABC
      0x9AC4 0x9AC4 0x9AC4
      0x9ACB 0x9ACB 0x9ACB
      0x9AD3 0x9AD3 0x9AD3
      0x9ADB 0x9ADB 0x9ADB
      0x9AE3 0x9AE3 0x9AE3
      0x9AEB 0x9AEB 0x9AEB
      0x9AF3 0x9AF3 0x9AF3
      0x9AFB 0x9AFB 0x9AFB
      0x9B02 0x9B02 0x9B02
      0x9B0A 0x9B0A 0x9B0A
      0x9B12 0x9B12 0x9B12
      0x9B1A 0x9B1A 0x9B1A
      0x9B22 0x9B22 0x9B22
      0x9B2A 0x9B2A 0x9B2A
      0x9B32 0x9B32 0x9B32
      0x9B39 0x9B39 0x9B39
      0x9B41 0x9B41 0x9B41
      0x9B49 0x9B49 0x9B49
      0x9B51 0x9B51 0x9B51
      0x9B59 0x9B59 0x9B59
      0x9B61 0x9B61 0x9B61
      0x9B69 0x9B69 0x9B69
      0x9B70 0x9B70 0x9B70
      0x9B78 0x9B78 0x9B78
      0x9B80 0x9B80 0x9B80
      0x9B88 0x9B88 0x9B88
      0x9B90 0x9B90 0x9B90
      0x9B98 0x9B98 0x9B98
      0x9BA0 0x9BA0 0x9BA0
      0x9BA7 0x9BA7 0x9BA7
      0x9BAF 0x9BAF 0x9BAF
      0x9BB7 0x9BB7 0x9BB7
      0x9BBF 0x9BBF 0x9BBF
      0x9BC7 0x9BC7 0x9BC7
      0x9BCF 0x9BCF 0x9BCF
      0x9BD7 0x9BD7 0x9BD7
      0x9BDE 0x9BDE 0x9BDE
      0x9BE6 0x9BE6 0x9BE6
      0x9BEE 0x9BEE 0x9BEE
      0x9BF6 0x9BF6 0x9BF6
      0x9BFE 0x9BFE 0x9BFE
      0x9C06 0x9C06 0x9C06
      0x9C0E 0x9C0E 0x9C0E
      0x9C15 0x9C15 0x9C15
      0x9C1D 0x9C1D 0x9C1D
      0x9C25 0x9C25 0x9C25
      0x9C2D 0x9C2D 0x9C2D
      0x9C35 0x9C35 0x9C35
      0x9C3D 0x9C3D 0x9C3D
      0x9C44 0x9C44 0x9C44
      0x9C4B 0x9C4B 0x9C4B
      0x9C53 0x9C53 0x9C53
      0x9C5A 0x9C5A 0x9C5A
      0x9C61 0x9C61 0x9C61
      0x9C69 0x9C69 0x9C69
      0x9C70 0x9C70 0x9C70
      0x9C77 0x9C77 0x9C77
      0x9C7F 0x9C7F 0x9C7F
      0x9C86 0x9C86 0x9C86
      0x9C8D 0x9C8D 0x9C8D
      0x9C95 0x9C95 0x9C95
      0x9C9C 0x9C9C 0x9C9C
      0x9CA3 0x9CA3 0x9CA3
      0x9CAB 0x9CAB 0x9CAB
      0x9CB2 0x9CB2 0x9CB2
      0x9CB9 0x9CB9 0x9CB9
      0x9CC1 0x9CC1 0x9CC1
      0x9CC8 0x9CC8 0x9CC8
      0x9CCF 0x9CCF 0x9CCF
      0x9CD7 0x9CD7 0x9CD7
      0x9CDE 0x9CDE 0x9CDE
      0x9CE5 0x9CE5 0x9CE5
      0x9CED 0x9CED 0x9CED
      0x9CF4 0x9CF4 0x9CF4
      0x9CFB 0x9CFB 0x9CFB
      0x9D03 0x9D03 0x9D03
      0x9D0A 0x9D0A 0x9D0A
      0x9D12 0x9D12 0x9D12
      0x9D19 0x9D19 0x9D19
      0x9D20 0x9D20 0x9D20
      0x9D28 0x9D28 0x9D28
      0x9D2F 0x9D2F 0x9D2F
      0x9D36 0x9D36 0x9D36
      0x9D3E 0x9D3E 0x9D3E
      0x9D45 0x9D45 0x9D45
      0x9D4C 0x9D4C 0x9D4C
      0x9D54 0x9D54 0x9D54
      0x9D5B 0x9D5B 0x9D5B
      0x9D62 0x9D62 0x9D62
      0x9D6A 0x9D6A 0x9D6A
      0x9D71 0x9D71 0x9D71
      0x9D78 0x9D78 0x9D78
      0x9D80 0x9D80 0x9D80
      0x9D87 0x9D87 0x9D87
      0x9D8E 0x9D8E 0x9D8E
      0x9D96 0x9D96 0x9D96
      0x9D9D 0x9D9D 0x9D9D
      0x9DA4 0x9DA4 0x9DA4
      0x9DAC 0x9DAC 0x9DAC
      0x9DB3 0x9DB3 0x9DB3
      0x9DBA 0x9DBA 0x9DBA
      0x9DC2 0x9DC2 0x9DC2
      0x9DC9 0x9DC9 0x9DC9
      0x9DD0 0x9DD0 0x9DD0
      0x9DD8 0x9DD8 0x9DD8
      0x9DDF 0x9DDF 0x9DDF
      0x9DE6 0x9DE6 0x9DE6
      0x9DEE 0x9DEE 0x9DEE
      0x9DF5 0x9DF5 0x9DF5
      0x9DFC 0x9DFC 0x9DFC
      0x9E04 0x9E04 0x9E04
      0x9E0B 0x9E0B 0x9E0B
      0x9E13 0x9E13 0x9E13
      0x9E1A 0x9E1A 0x9E1A
      0x9E21 0x9E21 0x9E21
      0x9E29 0x9E29 0x9E29
      0x9E30 0x9E30 0x9E30
      0x9E37 0x9E37 0x9E37
      0x9E3F 0x9E3F 0x9E3F
      0x9E46 0x9E46 0x9E46
      0x9E4D 0x9E4D 0x9E4D
      0x9E55 0x9E55 0x9E55
      0x9E5C 0x9E5C 0x9E5C
      0x9E63 0x9E63 0x9E63
      0x9E6B 0x9E6B 0x9E6B
      0x9E72 0x9E72 0x9E72
      0x9E79 0x9E79 0x9E79
      0x9E81 0x9E81 0x9E81
      0x9E88 0x9E88 0x9E88
      0x9E8F 0x9E8F 0x9E8F
      0x9E97 0x9E97 0x9E97
      0x9E9E 0x9E9E 0x9E9E
      0x9EA5 0x9EA5 0x9EA5
      0x9EAD 0x9EAD 0x9EAD
      0x9EB4 0x9EB4 0x9EB4
      0x9EBB 0x9EBB 0x9EBB
      0x9EC3 0x9EC3 0x9EC3
      0x9ECA 0x9ECA 0x9ECA
      0x9ED1 0x9ED1 0x9ED1
      0x9ED9 0x9ED9 0x9ED9
      0x9EE0 0x9EE0 0x9EE0
      0x9EE7 0x9EE7 0x9EE7
      0x9EEF 0x9EEF 0x9EEF
      0x9EF6 0x9EF6 0x9EF6
      0x9EFD 0x9EFD 0x9EFD
      0x9F05 0x9F05 0x9F05
      0x9F0C 0x9F0C 0x9F0C
      0x9F14 0x9F14 0x9F14
      0x9F1B 0x9F1B 0x9F1B
      0x9F22 0x9F22 0x9F22
      0x9F2A 0x9F2A 0x9F2A
      0x9F31 0x9F31 0x9F31
      0x9F38 0x9F38 0x9F38
      0x9F40 0x9F40 0x9F40
      0x9F47 0x9F47 0x9F47
      0x9F4E 0x9F4E 0x9F4E
      0x9F56 0x9F56 0x9F56
      0x9F5D 0x9F5D 0x9F5D
      0x9F64 0x9F64 0x9F64
      0x9F6C 0x9F6C 0x9F6C
      0x9F73 0x9F73 0x9F73
      0x9F7A 0x9F7A 0x9F7A
      0x9F82 0x9F82 0x9F82
      0x9F89 0x9F89 0x9F89
      0x9F90 0x9F90 0x9F90
      0x9F98 0x9F98 0x9F98
      0x9F9F 0x9F9F 0x9F9F
      0x9FA6 0x9FA6 0x9FA6
      0x9FAE 0x9FAE 0x9FAE
      0x9FB5 0x9FB5 0x9FB5
      0x9FBC 0x9FBC 0x9FBC
      0x9FC4 0x9FC4 0x9FC4
      0x9FCB 0x9FCB 0x9FCB
      0x9FD2 0x9FD2 0x9FD2
      0x9FDA 0x9FDA 0x9FDA
      0x9FE1 0x9FE1 0x9FE1
      0x9FE8 0x9FE8 0x9FE8
      0x9FF0 0x9FF0 0x9FF0
      0x9FF7 0x9FF7 0x9FF7
      0x9FFF 0x9FFF 0x9FFF
      >;
    };

   };
  };
 };
 backlight {
  panel_s_wuxga_8_0_bl: panel-s-wuxga-8-0-bl {
   status = "disabled";
   compatible = "s,wuxga-8-0-bl";
   pwms = <&tegra_pwm 1 40161>;
   max-brightness = <255>;
   default-brightness = <191>;
   default-charge-brightness = <112>;
   bl-measured = < 0 1 2 3 4 5 5 6
     7 8 9 10 11 11 12 13
     14 15 15 16 17 18 19 20
     21 22 22 23 24 25 26 27
     28 29 30 31 31 32 33 34
     35 36 37 37 38 39 40 41
     41 42 43 44 45 46 47 48
     48 49 50 51 52 53 54 54
     55 56 57 58 58 59 60 61
     62 63 64 65 66 67 68 69
     70 71 72 73 74 75 75 76
     77 78 79 80 81 82 83 84
     85 86 87 88 89 90 91 92
     93 94 94 95 96 97 98 99
     100 101 102 104 105 106 107 108
     109 110 111 112 113 114 115 116
     117 118 119 120 121 122 123 125
     126 127 128 129 130 131 132 133
     134 135 136 137 138 139 140 141
     142 143 144 146 147 148 149 150
     151 152 153 154 155 156 157 158
     159 160 161 162 163 164 165 167
     168 169 170 171 172 173 174 175
     176 178 179 180 181 182 183 184
     185 186 187 188 189 190 191 192
     193 194 195 196 197 199 200 201
     202 203 204 205 206 207 208 210
     211 212 213 214 215 216 217 219
     220 221 222 223 225 226 227 228
     229 230 231 233 234 235 236 237
     238 239 240 241 242 244 245 246
     247 248 249 250 251 253 254 255 >;
  };
 };
};
# 26 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-null-hotpluggable.dtsi" 1
# 23 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-null-hotpluggable.dtsi"
/ {
 host1x {
  dsi {
   panel-null-dsi-hotplug {
    status = "disabled";
    compatible = "null,dsi-hotplug";
    nvidia,dsi-instance = <0>;
    nvidia,dsi-hdmi-bridge = <1>;
    nvidia,dsi-n-data-lanes = <8>;
    nvidia,dsi-pixel-format = <3>;
    nvidia,dsi-video-data-type = <0>;
    nvidia,dsi-video-clock-mode = <0>;
    nvidia,dsi-video-burst-mode = <0>;
    nvidia,dsi-ganged-type = <1>;
    nvidia,dsi-ganged-swap-links = <1>;
    nvidia,dsi-ganged-write-to-all-links = <1>;
    nvidia,dsi-controller-vs = <1>;
    nvidia,dsi-virtual-channel = <0>;
    nvidia,dsi-ulpm-not-support = <1>;
    nvidia,dsi-suspend-stop-stream-late = <1>;
    nvidia,dsi-power-saving-suspend = <1>;
    nvidia,default_color_space = <0>;
    nvidia,dsi-pkt-seq =
     <0x01 0 0x40000000 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x3E 3 0x19 4 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x3E 3 0x19 4 0xff>;
    nvidia,edid =
     [ 00 ff ff ff ff ff ff 00 10 ac 68 a0 55 34 4b 31
       1c 16 01 03 80 35 1e 78 ea 92 65 a6 55 55 9f 28
       0d 50 54 a5 4b 00 71 4f 81 80 d1 c0 01 01 01 01
       01 01 01 01 01 01 02 3a 80 18 71 38 2d 40 58 2c
       45 00 13 2b 21 00 00 1e 00 00 00 ff 00 57 38 56
       59 39 32 37 41 31 4b 34 55 0a 00 00 00 fc 00 44
       45 4c 4c 20 53 54 32 34 32 30 4c 0a 00 00 00 fd
       00 38 4c 1e 53 11 00 0a 20 20 20 20 20 20 01 98];
    disp-default-out {
     nvidia,out-type = <2>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-parent-clk = "pll_d_out0";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };
    smartdimmer {
     status = "disabled";
    };
    nvdisp-cmu {
     nvidia,panel-csc = <
      0x0D581 0x02979 0x000C5 0x00000
      0x00831 0x0CAC1 0x0020C 0x00000
      0x00189 0x00625 0x0CC4A 0x00000
      >;
     nvidia,cmu-lut = <
      0x6000 0x6000 0x6000
      0x6191 0x6191 0x6191
      0x6322 0x6322 0x6322
      0x643B 0x643B 0x643B
      0x64BA 0x64BA 0x64BA
      0x6539 0x6539 0x6539
      0x65B8 0x65B8 0x65B8
      0x6637 0x6637 0x6637
      0x66B6 0x66B6 0x66B6
      0x6735 0x6735 0x6735
      0x67B4 0x67B4 0x67B4
      0x6826 0x6826 0x6826
      0x687D 0x687D 0x687D
      0x68D4 0x68D4 0x68D4
      0x692B 0x692B 0x692B
      0x6983 0x6983 0x6983
      0x69DA 0x69DA 0x69DA
      0x6A31 0x6A31 0x6A31
      0x6A88 0x6A88 0x6A88
      0x6AE0 0x6AE0 0x6AE0
      0x6B37 0x6B37 0x6B37
      0x6B8E 0x6B8E 0x6B8E
      0x6BE5 0x6BE5 0x6BE5
      0x6C28 0x6C28 0x6C28
      0x6C5B 0x6C5B 0x6C5B
      0x6C8E 0x6C8E 0x6C8E
      0x6CC1 0x6CC1 0x6CC1
      0x6CF4 0x6CF4 0x6CF4
      0x6D27 0x6D27 0x6D27
      0x6D5A 0x6D5A 0x6D5A
      0x6D8D 0x6D8D 0x6D8D
      0x6DBF 0x6DBF 0x6DBF
      0x6DF2 0x6DF2 0x6DF2
      0x6E25 0x6E25 0x6E25
      0x6E58 0x6E58 0x6E58
      0x6E8B 0x6E8B 0x6E8B
      0x6EBE 0x6EBE 0x6EBE
      0x6EF1 0x6EF1 0x6EF1
      0x6F24 0x6F24 0x6F24
      0x6F57 0x6F57 0x6F57
      0x6F8A 0x6F8A 0x6F8A
      0x6FBD 0x6FBD 0x6FBD
      0x6FF0 0x6FF0 0x6FF0
      0x701A 0x701A 0x701A
      0x7037 0x7037 0x7037
      0x7053 0x7053 0x7053
      0x706F 0x706F 0x706F
      0x708C 0x708C 0x708C
      0x70A8 0x70A8 0x70A8
      0x70C5 0x70C5 0x70C5
      0x70E1 0x70E1 0x70E1
      0x70FE 0x70FE 0x70FE
      0x711A 0x711A 0x711A
      0x7136 0x7136 0x7136
      0x7153 0x7153 0x7153
      0x716F 0x716F 0x716F
      0x718C 0x718C 0x718C
      0x71A8 0x71A8 0x71A8
      0x71C4 0x71C4 0x71C4
      0x71E1 0x71E1 0x71E1
      0x71FD 0x71FD 0x71FD
      0x721A 0x721A 0x721A
      0x7236 0x7236 0x7236
      0x7253 0x7253 0x7253
      0x726F 0x726F 0x726F
      0x728B 0x728B 0x728B
      0x72A8 0x72A8 0x72A8
      0x72C4 0x72C4 0x72C4
      0x72E1 0x72E1 0x72E1
      0x72FD 0x72FD 0x72FD
      0x731A 0x731A 0x731A
      0x7336 0x7336 0x7336
      0x7352 0x7352 0x7352
      0x736F 0x736F 0x736F
      0x738B 0x738B 0x738B
      0x73A8 0x73A8 0x73A8
      0x73C4 0x73C4 0x73C4
      0x73E1 0x73E1 0x73E1
      0x73FD 0x73FD 0x73FD
      0x741B 0x741B 0x741B
      0x743F 0x743F 0x743F
      0x7463 0x7463 0x7463
      0x7486 0x7486 0x7486
      0x74AA 0x74AA 0x74AA
      0x74CE 0x74CE 0x74CE
      0x74F2 0x74F2 0x74F2
      0x7516 0x7516 0x7516
      0x753A 0x753A 0x753A
      0x755D 0x755D 0x755D
      0x7581 0x7581 0x7581
      0x75A5 0x75A5 0x75A5
      0x75C9 0x75C9 0x75C9
      0x75ED 0x75ED 0x75ED
      0x7611 0x7611 0x7611
      0x7634 0x7634 0x7634
      0x7658 0x7658 0x7658
      0x767C 0x767C 0x767C
      0x76A0 0x76A0 0x76A0
      0x76C4 0x76C4 0x76C4
      0x76E8 0x76E8 0x76E8
      0x770B 0x770B 0x770B
      0x772F 0x772F 0x772F
      0x7753 0x7753 0x7753
      0x7777 0x7777 0x7777
      0x779B 0x779B 0x779B
      0x77BF 0x77BF 0x77BF
      0x77E2 0x77E2 0x77E2
      0x7806 0x7806 0x7806
      0x7825 0x7825 0x7825
      0x7840 0x7840 0x7840
      0x785B 0x785B 0x785B
      0x7876 0x7876 0x7876
      0x7891 0x7891 0x7891
      0x78AC 0x78AC 0x78AC
      0x78C7 0x78C7 0x78C7
      0x78E2 0x78E2 0x78E2
      0x78FD 0x78FD 0x78FD
      0x7918 0x7918 0x7918
      0x7933 0x7933 0x7933
      0x794E 0x794E 0x794E
      0x7969 0x7969 0x7969
      0x7984 0x7984 0x7984
      0x799F 0x799F 0x799F
      0x79BA 0x79BA 0x79BA
      0x79D5 0x79D5 0x79D5
      0x79F0 0x79F0 0x79F0
      0x7A0B 0x7A0B 0x7A0B
      0x7A26 0x7A26 0x7A26
      0x7A41 0x7A41 0x7A41
      0x7A5C 0x7A5C 0x7A5C
      0x7A77 0x7A77 0x7A77
      0x7A92 0x7A92 0x7A92
      0x7AAD 0x7AAD 0x7AAD
      0x7AC8 0x7AC8 0x7AC8
      0x7AE3 0x7AE3 0x7AE3
      0x7AFE 0x7AFE 0x7AFE
      0x7B19 0x7B19 0x7B19
      0x7B34 0x7B34 0x7B34
      0x7B4F 0x7B4F 0x7B4F
      0x7B6A 0x7B6A 0x7B6A
      0x7B85 0x7B85 0x7B85
      0x7BA0 0x7BA0 0x7BA0
      0x7BBB 0x7BBB 0x7BBB
      0x7BD5 0x7BD5 0x7BD5
      0x7BF0 0x7BF0 0x7BF0
      0x7C0B 0x7C0B 0x7C0B
      0x7C23 0x7C23 0x7C23
      0x7C35 0x7C35 0x7C35
      0x7C47 0x7C47 0x7C47
      0x7C59 0x7C59 0x7C59
      0x7C6B 0x7C6B 0x7C6B
      0x7C7D 0x7C7D 0x7C7D
      0x7C90 0x7C90 0x7C90
      0x7CA2 0x7CA2 0x7CA2
      0x7CB4 0x7CB4 0x7CB4
      0x7CC6 0x7CC6 0x7CC6
      0x7CD8 0x7CD8 0x7CD8
      0x7CEA 0x7CEA 0x7CEA
      0x7CFC 0x7CFC 0x7CFC
      0x7D0F 0x7D0F 0x7D0F
      0x7D21 0x7D21 0x7D21
      0x7D33 0x7D33 0x7D33
      0x7D45 0x7D45 0x7D45
      0x7D57 0x7D57 0x7D57
      0x7D69 0x7D69 0x7D69
      0x7D7B 0x7D7B 0x7D7B
      0x7D8E 0x7D8E 0x7D8E
      0x7DA0 0x7DA0 0x7DA0
      0x7DB2 0x7DB2 0x7DB2
      0x7DC4 0x7DC4 0x7DC4
      0x7DD6 0x7DD6 0x7DD6
      0x7DE8 0x7DE8 0x7DE8
      0x7DFA 0x7DFA 0x7DFA
      0x7E0D 0x7E0D 0x7E0D
      0x7E1F 0x7E1F 0x7E1F
      0x7E31 0x7E31 0x7E31
      0x7E43 0x7E43 0x7E43
      0x7E55 0x7E55 0x7E55
      0x7E67 0x7E67 0x7E67
      0x7E79 0x7E79 0x7E79
      0x7E8C 0x7E8C 0x7E8C
      0x7E9E 0x7E9E 0x7E9E
      0x7EB0 0x7EB0 0x7EB0
      0x7EC2 0x7EC2 0x7EC2
      0x7ED4 0x7ED4 0x7ED4
      0x7EE6 0x7EE6 0x7EE6
      0x7EF8 0x7EF8 0x7EF8
      0x7F0B 0x7F0B 0x7F0B
      0x7F1D 0x7F1D 0x7F1D
      0x7F2F 0x7F2F 0x7F2F
      0x7F41 0x7F41 0x7F41
      0x7F53 0x7F53 0x7F53
      0x7F65 0x7F65 0x7F65
      0x7F77 0x7F77 0x7F77
      0x7F8A 0x7F8A 0x7F8A
      0x7F9C 0x7F9C 0x7F9C
      0x7FAE 0x7FAE 0x7FAE
      0x7FC0 0x7FC0 0x7FC0
      0x7FD2 0x7FD2 0x7FD2
      0x7FE4 0x7FE4 0x7FE4
      0x7FF7 0x7FF7 0x7FF7
      0x8009 0x8009 0x8009
      0x801B 0x801B 0x801B
      0x802B 0x802B 0x802B
      0x803A 0x803A 0x803A
      0x804A 0x804A 0x804A
      0x8059 0x8059 0x8059
      0x8069 0x8069 0x8069
      0x8078 0x8078 0x8078
      0x8087 0x8087 0x8087
      0x8097 0x8097 0x8097
      0x80A6 0x80A6 0x80A6
      0x80B6 0x80B6 0x80B6
      0x80C5 0x80C5 0x80C5
      0x80D5 0x80D5 0x80D5
      0x80E4 0x80E4 0x80E4
      0x80F4 0x80F4 0x80F4
      0x8103 0x8103 0x8103
      0x8112 0x8112 0x8112
      0x8122 0x8122 0x8122
      0x8131 0x8131 0x8131
      0x8141 0x8141 0x8141
      0x8150 0x8150 0x8150
      0x8160 0x8160 0x8160
      0x816F 0x816F 0x816F
      0x817E 0x817E 0x817E
      0x818E 0x818E 0x818E
      0x819D 0x819D 0x819D
      0x81AD 0x81AD 0x81AD
      0x81BC 0x81BC 0x81BC
      0x81CC 0x81CC 0x81CC
      0x81DB 0x81DB 0x81DB
      0x81EB 0x81EB 0x81EB
      0x81FA 0x81FA 0x81FA
      0x8209 0x8209 0x8209
      0x8219 0x8219 0x8219
      0x8228 0x8228 0x8228
      0x8238 0x8238 0x8238
      0x8247 0x8247 0x8247
      0x8257 0x8257 0x8257
      0x8266 0x8266 0x8266
      0x8275 0x8275 0x8275
      0x8285 0x8285 0x8285
      0x8294 0x8294 0x8294
      0x82A4 0x82A4 0x82A4
      0x82B3 0x82B3 0x82B3
      0x82C3 0x82C3 0x82C3
      0x82D2 0x82D2 0x82D2
      0x82E2 0x82E2 0x82E2
      0x82F1 0x82F1 0x82F1
      0x8300 0x8300 0x8300
      0x8310 0x8310 0x8310
      0x831F 0x831F 0x831F
      0x832F 0x832F 0x832F
      0x833E 0x833E 0x833E
      0x834E 0x834E 0x834E
      0x835D 0x835D 0x835D
      0x836C 0x836C 0x836C
      0x837C 0x837C 0x837C
      0x838B 0x838B 0x838B
      0x839B 0x839B 0x839B
      0x83AA 0x83AA 0x83AA
      0x83BA 0x83BA 0x83BA
      0x83C9 0x83C9 0x83C9
      0x83D8 0x83D8 0x83D8
      0x83E8 0x83E8 0x83E8
      0x83F7 0x83F7 0x83F7
      0x8407 0x8407 0x8407
      0x8416 0x8416 0x8416
      0x8425 0x8425 0x8425
      0x8431 0x8431 0x8431
      0x843D 0x843D 0x843D
      0x8449 0x8449 0x8449
      0x8455 0x8455 0x8455
      0x8462 0x8462 0x8462
      0x846E 0x846E 0x846E
      0x847A 0x847A 0x847A
      0x8486 0x8486 0x8486
      0x8492 0x8492 0x8492
      0x849E 0x849E 0x849E
      0x84AA 0x84AA 0x84AA
      0x84B6 0x84B6 0x84B6
      0x84C2 0x84C2 0x84C2
      0x84CE 0x84CE 0x84CE
      0x84DA 0x84DA 0x84DA
      0x84E7 0x84E7 0x84E7
      0x84F3 0x84F3 0x84F3
      0x84FF 0x84FF 0x84FF
      0x850B 0x850B 0x850B
      0x8517 0x8517 0x8517
      0x8523 0x8523 0x8523
      0x852F 0x852F 0x852F
      0x853B 0x853B 0x853B
      0x8547 0x8547 0x8547
      0x8553 0x8553 0x8553
      0x855F 0x855F 0x855F
      0x856C 0x856C 0x856C
      0x8578 0x8578 0x8578
      0x8584 0x8584 0x8584
      0x8590 0x8590 0x8590
      0x859C 0x859C 0x859C
      0x85A8 0x85A8 0x85A8
      0x85B4 0x85B4 0x85B4
      0x85C0 0x85C0 0x85C0
      0x85CC 0x85CC 0x85CC
      0x85D8 0x85D8 0x85D8
      0x85E4 0x85E4 0x85E4
      0x85F0 0x85F0 0x85F0
      0x85FD 0x85FD 0x85FD
      0x8609 0x8609 0x8609
      0x8615 0x8615 0x8615
      0x8621 0x8621 0x8621
      0x862D 0x862D 0x862D
      0x8639 0x8639 0x8639
      0x8645 0x8645 0x8645
      0x8651 0x8651 0x8651
      0x865D 0x865D 0x865D
      0x8669 0x8669 0x8669
      0x8675 0x8675 0x8675
      0x8682 0x8682 0x8682
      0x868E 0x868E 0x868E
      0x869A 0x869A 0x869A
      0x86A6 0x86A6 0x86A6
      0x86B2 0x86B2 0x86B2
      0x86BE 0x86BE 0x86BE
      0x86CA 0x86CA 0x86CA
      0x86D6 0x86D6 0x86D6
      0x86E2 0x86E2 0x86E2
      0x86EE 0x86EE 0x86EE
      0x86FA 0x86FA 0x86FA
      0x8707 0x8707 0x8707
      0x8713 0x8713 0x8713
      0x871F 0x871F 0x871F
      0x872B 0x872B 0x872B
      0x8737 0x8737 0x8737
      0x8743 0x8743 0x8743
      0x874F 0x874F 0x874F
      0x875B 0x875B 0x875B
      0x8767 0x8767 0x8767
      0x8773 0x8773 0x8773
      0x877F 0x877F 0x877F
      0x878B 0x878B 0x878B
      0x8798 0x8798 0x8798
      0x87A4 0x87A4 0x87A4
      0x87B0 0x87B0 0x87B0
      0x87BC 0x87BC 0x87BC
      0x87C8 0x87C8 0x87C8
      0x87D4 0x87D4 0x87D4
      0x87E0 0x87E0 0x87E0
      0x87EC 0x87EC 0x87EC
      0x87F8 0x87F8 0x87F8
      0x8804 0x8804 0x8804
      0x8810 0x8810 0x8810
      0x881D 0x881D 0x881D
      0x8829 0x8829 0x8829
      0x8834 0x8834 0x8834
      0x883F 0x883F 0x883F
      0x884B 0x884B 0x884B
      0x8856 0x8856 0x8856
      0x8862 0x8862 0x8862
      0x886D 0x886D 0x886D
      0x8879 0x8879 0x8879
      0x8884 0x8884 0x8884
      0x8890 0x8890 0x8890
      0x889B 0x889B 0x889B
      0x88A6 0x88A6 0x88A6
      0x88B2 0x88B2 0x88B2
      0x88BD 0x88BD 0x88BD
      0x88C9 0x88C9 0x88C9
      0x88D4 0x88D4 0x88D4
      0x88E0 0x88E0 0x88E0
      0x88EB 0x88EB 0x88EB
      0x88F6 0x88F6 0x88F6
      0x8902 0x8902 0x8902
      0x890D 0x890D 0x890D
      0x8919 0x8919 0x8919
      0x8924 0x8924 0x8924
      0x8930 0x8930 0x8930
      0x893B 0x893B 0x893B
      0x8947 0x8947 0x8947
      0x8952 0x8952 0x8952
      0x895D 0x895D 0x895D
      0x8969 0x8969 0x8969
      0x8974 0x8974 0x8974
      0x8980 0x8980 0x8980
      0x898B 0x898B 0x898B
      0x8997 0x8997 0x8997
      0x89A2 0x89A2 0x89A2
      0x89AE 0x89AE 0x89AE
      0x89B9 0x89B9 0x89B9
      0x89C4 0x89C4 0x89C4
      0x89D0 0x89D0 0x89D0
      0x89DB 0x89DB 0x89DB
      0x89E7 0x89E7 0x89E7
      0x89F2 0x89F2 0x89F2
      0x89FE 0x89FE 0x89FE
      0x8A09 0x8A09 0x8A09
      0x8A15 0x8A15 0x8A15
      0x8A20 0x8A20 0x8A20
      0x8A2B 0x8A2B 0x8A2B
      0x8A37 0x8A37 0x8A37
      0x8A42 0x8A42 0x8A42
      0x8A4E 0x8A4E 0x8A4E
      0x8A59 0x8A59 0x8A59
      0x8A65 0x8A65 0x8A65
      0x8A70 0x8A70 0x8A70
      0x8A7B 0x8A7B 0x8A7B
      0x8A87 0x8A87 0x8A87
      0x8A92 0x8A92 0x8A92
      0x8A9E 0x8A9E 0x8A9E
      0x8AA9 0x8AA9 0x8AA9
      0x8AB5 0x8AB5 0x8AB5
      0x8AC0 0x8AC0 0x8AC0
      0x8ACC 0x8ACC 0x8ACC
      0x8AD7 0x8AD7 0x8AD7
      0x8AE2 0x8AE2 0x8AE2
      0x8AEE 0x8AEE 0x8AEE
      0x8AF9 0x8AF9 0x8AF9
      0x8B05 0x8B05 0x8B05
      0x8B10 0x8B10 0x8B10
      0x8B1C 0x8B1C 0x8B1C
      0x8B27 0x8B27 0x8B27
      0x8B33 0x8B33 0x8B33
      0x8B3E 0x8B3E 0x8B3E
      0x8B49 0x8B49 0x8B49
      0x8B55 0x8B55 0x8B55
      0x8B60 0x8B60 0x8B60
      0x8B6C 0x8B6C 0x8B6C
      0x8B77 0x8B77 0x8B77
      0x8B83 0x8B83 0x8B83
      0x8B8E 0x8B8E 0x8B8E
      0x8B99 0x8B99 0x8B99
      0x8BA5 0x8BA5 0x8BA5
      0x8BB0 0x8BB0 0x8BB0
      0x8BBC 0x8BBC 0x8BBC
      0x8BC7 0x8BC7 0x8BC7
      0x8BD3 0x8BD3 0x8BD3
      0x8BDE 0x8BDE 0x8BDE
      0x8BEA 0x8BEA 0x8BEA
      0x8BF5 0x8BF5 0x8BF5
      0x8C00 0x8C00 0x8C00
      0x8C0C 0x8C0C 0x8C0C
      0x8C17 0x8C17 0x8C17
      0x8C23 0x8C23 0x8C23
      0x8C2E 0x8C2E 0x8C2E
      0x8C38 0x8C38 0x8C38
      0x8C43 0x8C43 0x8C43
      0x8C4D 0x8C4D 0x8C4D
      0x8C58 0x8C58 0x8C58
      0x8C62 0x8C62 0x8C62
      0x8C6C 0x8C6C 0x8C6C
      0x8C77 0x8C77 0x8C77
      0x8C81 0x8C81 0x8C81
      0x8C8C 0x8C8C 0x8C8C
      0x8C96 0x8C96 0x8C96
      0x8CA0 0x8CA0 0x8CA0
      0x8CAB 0x8CAB 0x8CAB
      0x8CB5 0x8CB5 0x8CB5
      0x8CC0 0x8CC0 0x8CC0
      0x8CCA 0x8CCA 0x8CCA
      0x8CD4 0x8CD4 0x8CD4
      0x8CDF 0x8CDF 0x8CDF
      0x8CE9 0x8CE9 0x8CE9
      0x8CF4 0x8CF4 0x8CF4
      0x8CFE 0x8CFE 0x8CFE
      0x8D09 0x8D09 0x8D09
      0x8D13 0x8D13 0x8D13
      0x8D1D 0x8D1D 0x8D1D
      0x8D28 0x8D28 0x8D28
      0x8D32 0x8D32 0x8D32
      0x8D3D 0x8D3D 0x8D3D
      0x8D47 0x8D47 0x8D47
      0x8D51 0x8D51 0x8D51
      0x8D5C 0x8D5C 0x8D5C
      0x8D66 0x8D66 0x8D66
      0x8D71 0x8D71 0x8D71
      0x8D7B 0x8D7B 0x8D7B
      0x8D85 0x8D85 0x8D85
      0x8D90 0x8D90 0x8D90
      0x8D9A 0x8D9A 0x8D9A
      0x8DA5 0x8DA5 0x8DA5
      0x8DAF 0x8DAF 0x8DAF
      0x8DB9 0x8DB9 0x8DB9
      0x8DC4 0x8DC4 0x8DC4
      0x8DCE 0x8DCE 0x8DCE
      0x8DD9 0x8DD9 0x8DD9
      0x8DE3 0x8DE3 0x8DE3
      0x8DED 0x8DED 0x8DED
      0x8DF8 0x8DF8 0x8DF8
      0x8E02 0x8E02 0x8E02
      0x8E0D 0x8E0D 0x8E0D
      0x8E17 0x8E17 0x8E17
      0x8E22 0x8E22 0x8E22
      0x8E2C 0x8E2C 0x8E2C
      0x8E36 0x8E36 0x8E36
      0x8E41 0x8E41 0x8E41
      0x8E4B 0x8E4B 0x8E4B
      0x8E56 0x8E56 0x8E56
      0x8E60 0x8E60 0x8E60
      0x8E6A 0x8E6A 0x8E6A
      0x8E75 0x8E75 0x8E75
      0x8E7F 0x8E7F 0x8E7F
      0x8E8A 0x8E8A 0x8E8A
      0x8E94 0x8E94 0x8E94
      0x8E9E 0x8E9E 0x8E9E
      0x8EA9 0x8EA9 0x8EA9
      0x8EB3 0x8EB3 0x8EB3
      0x8EBE 0x8EBE 0x8EBE
      0x8EC8 0x8EC8 0x8EC8
      0x8ED2 0x8ED2 0x8ED2
      0x8EDD 0x8EDD 0x8EDD
      0x8EE7 0x8EE7 0x8EE7
      0x8EF2 0x8EF2 0x8EF2
      0x8EFC 0x8EFC 0x8EFC
      0x8F07 0x8F07 0x8F07
      0x8F11 0x8F11 0x8F11
      0x8F1B 0x8F1B 0x8F1B
      0x8F26 0x8F26 0x8F26
      0x8F30 0x8F30 0x8F30
      0x8F3B 0x8F3B 0x8F3B
      0x8F45 0x8F45 0x8F45
      0x8F4F 0x8F4F 0x8F4F
      0x8F5A 0x8F5A 0x8F5A
      0x8F64 0x8F64 0x8F64
      0x8F6F 0x8F6F 0x8F6F
      0x8F79 0x8F79 0x8F79
      0x8F83 0x8F83 0x8F83
      0x8F8E 0x8F8E 0x8F8E
      0x8F98 0x8F98 0x8F98
      0x8FA3 0x8FA3 0x8FA3
      0x8FAD 0x8FAD 0x8FAD
      0x8FB7 0x8FB7 0x8FB7
      0x8FC2 0x8FC2 0x8FC2
      0x8FCC 0x8FCC 0x8FCC
      0x8FD7 0x8FD7 0x8FD7
      0x8FE1 0x8FE1 0x8FE1
      0x8FEB 0x8FEB 0x8FEB
      0x8FF6 0x8FF6 0x8FF6
      0x9000 0x9000 0x9000
      0x900B 0x900B 0x900B
      0x9015 0x9015 0x9015
      0x9020 0x9020 0x9020
      0x902A 0x902A 0x902A
      0x9034 0x9034 0x9034
      0x903E 0x903E 0x903E
      0x9048 0x9048 0x9048
      0x9052 0x9052 0x9052
      0x905C 0x905C 0x905C
      0x9066 0x9066 0x9066
      0x9070 0x9070 0x9070
      0x907A 0x907A 0x907A
      0x9084 0x9084 0x9084
      0x908E 0x908E 0x908E
      0x9098 0x9098 0x9098
      0x90A2 0x90A2 0x90A2
      0x90AC 0x90AC 0x90AC
      0x90B6 0x90B6 0x90B6
      0x90C0 0x90C0 0x90C0
      0x90CA 0x90CA 0x90CA
      0x90D4 0x90D4 0x90D4
      0x90DE 0x90DE 0x90DE
      0x90E8 0x90E8 0x90E8
      0x90F2 0x90F2 0x90F2
      0x90FC 0x90FC 0x90FC
      0x9106 0x9106 0x9106
      0x9110 0x9110 0x9110
      0x911A 0x911A 0x911A
      0x9123 0x9123 0x9123
      0x912D 0x912D 0x912D
      0x9137 0x9137 0x9137
      0x9141 0x9141 0x9141
      0x914B 0x914B 0x914B
      0x9155 0x9155 0x9155
      0x915F 0x915F 0x915F
      0x9169 0x9169 0x9169
      0x9173 0x9173 0x9173
      0x917D 0x917D 0x917D
      0x9187 0x9187 0x9187
      0x9191 0x9191 0x9191
      0x919B 0x919B 0x919B
      0x91A5 0x91A5 0x91A5
      0x91AF 0x91AF 0x91AF
      0x91B9 0x91B9 0x91B9
      0x91C3 0x91C3 0x91C3
      0x91CD 0x91CD 0x91CD
      0x91D7 0x91D7 0x91D7
      0x91E1 0x91E1 0x91E1
      0x91EB 0x91EB 0x91EB
      0x91F5 0x91F5 0x91F5
      0x91FF 0x91FF 0x91FF
      0x9209 0x9209 0x9209
      0x9213 0x9213 0x9213
      0x921D 0x921D 0x921D
      0x9227 0x9227 0x9227
      0x9231 0x9231 0x9231
      0x923B 0x923B 0x923B
      0x9245 0x9245 0x9245
      0x924F 0x924F 0x924F
      0x9259 0x9259 0x9259
      0x9263 0x9263 0x9263
      0x926D 0x926D 0x926D
      0x9277 0x9277 0x9277
      0x9281 0x9281 0x9281
      0x928B 0x928B 0x928B
      0x9295 0x9295 0x9295
      0x929F 0x929F 0x929F
      0x92A8 0x92A8 0x92A8
      0x92B2 0x92B2 0x92B2
      0x92BC 0x92BC 0x92BC
      0x92C6 0x92C6 0x92C6
      0x92D0 0x92D0 0x92D0
      0x92DA 0x92DA 0x92DA
      0x92E4 0x92E4 0x92E4
      0x92EE 0x92EE 0x92EE
      0x92F8 0x92F8 0x92F8
      0x9302 0x9302 0x9302
      0x930C 0x930C 0x930C
      0x9316 0x9316 0x9316
      0x9320 0x9320 0x9320
      0x932A 0x932A 0x932A
      0x9334 0x9334 0x9334
      0x933E 0x933E 0x933E
      0x9348 0x9348 0x9348
      0x9352 0x9352 0x9352
      0x935C 0x935C 0x935C
      0x9366 0x9366 0x9366
      0x9370 0x9370 0x9370
      0x937A 0x937A 0x937A
      0x9384 0x9384 0x9384
      0x938E 0x938E 0x938E
      0x9398 0x9398 0x9398
      0x93A2 0x93A2 0x93A2
      0x93AC 0x93AC 0x93AC
      0x93B6 0x93B6 0x93B6
      0x93C0 0x93C0 0x93C0
      0x93CA 0x93CA 0x93CA
      0x93D4 0x93D4 0x93D4
      0x93DE 0x93DE 0x93DE
      0x93E8 0x93E8 0x93E8
      0x93F2 0x93F2 0x93F2
      0x93FC 0x93FC 0x93FC
      0x9406 0x9406 0x9406
      0x9410 0x9410 0x9410
      0x941A 0x941A 0x941A
      0x9423 0x9423 0x9423
      0x942D 0x942D 0x942D
      0x9437 0x9437 0x9437
      0x9440 0x9440 0x9440
      0x9449 0x9449 0x9449
      0x9451 0x9451 0x9451
      0x945A 0x945A 0x945A
      0x9463 0x9463 0x9463
      0x946C 0x946C 0x946C
      0x9475 0x9475 0x9475
      0x947E 0x947E 0x947E
      0x9486 0x9486 0x9486
      0x948F 0x948F 0x948F
      0x9498 0x9498 0x9498
      0x94A1 0x94A1 0x94A1
      0x94AA 0x94AA 0x94AA
      0x94B3 0x94B3 0x94B3
      0x94BB 0x94BB 0x94BB
      0x94C4 0x94C4 0x94C4
      0x94CD 0x94CD 0x94CD
      0x94D6 0x94D6 0x94D6
      0x94DF 0x94DF 0x94DF
      0x94E8 0x94E8 0x94E8
      0x94F0 0x94F0 0x94F0
      0x94F9 0x94F9 0x94F9
      0x9502 0x9502 0x9502
      0x950B 0x950B 0x950B
      0x9514 0x9514 0x9514
      0x951D 0x951D 0x951D
      0x9525 0x9525 0x9525
      0x952E 0x952E 0x952E
      0x9537 0x9537 0x9537
      0x9540 0x9540 0x9540
      0x9549 0x9549 0x9549
      0x9552 0x9552 0x9552
      0x955A 0x955A 0x955A
      0x9563 0x9563 0x9563
      0x956C 0x956C 0x956C
      0x9575 0x9575 0x9575
      0x957E 0x957E 0x957E
      0x9587 0x9587 0x9587
      0x958F 0x958F 0x958F
      0x9598 0x9598 0x9598
      0x95A1 0x95A1 0x95A1
      0x95AA 0x95AA 0x95AA
      0x95B3 0x95B3 0x95B3
      0x95BC 0x95BC 0x95BC
      0x95C4 0x95C4 0x95C4
      0x95CD 0x95CD 0x95CD
      0x95D6 0x95D6 0x95D6
      0x95DF 0x95DF 0x95DF
      0x95E8 0x95E8 0x95E8
      0x95F1 0x95F1 0x95F1
      0x95F9 0x95F9 0x95F9
      0x9602 0x9602 0x9602
      0x960B 0x960B 0x960B
      0x9614 0x9614 0x9614
      0x961D 0x961D 0x961D
      0x9626 0x9626 0x9626
      0x962E 0x962E 0x962E
      0x9637 0x9637 0x9637
      0x9640 0x9640 0x9640
      0x9649 0x9649 0x9649
      0x9652 0x9652 0x9652
      0x965B 0x965B 0x965B
      0x9663 0x9663 0x9663
      0x966C 0x966C 0x966C
      0x9675 0x9675 0x9675
      0x967E 0x967E 0x967E
      0x9687 0x9687 0x9687
      0x9690 0x9690 0x9690
      0x9698 0x9698 0x9698
      0x96A1 0x96A1 0x96A1
      0x96AA 0x96AA 0x96AA
      0x96B3 0x96B3 0x96B3
      0x96BC 0x96BC 0x96BC
      0x96C5 0x96C5 0x96C5
      0x96CD 0x96CD 0x96CD
      0x96D6 0x96D6 0x96D6
      0x96DF 0x96DF 0x96DF
      0x96E8 0x96E8 0x96E8
      0x96F1 0x96F1 0x96F1
      0x96F9 0x96F9 0x96F9
      0x9702 0x9702 0x9702
      0x970B 0x970B 0x970B
      0x9714 0x9714 0x9714
      0x971D 0x971D 0x971D
      0x9726 0x9726 0x9726
      0x972E 0x972E 0x972E
      0x9737 0x9737 0x9737
      0x9740 0x9740 0x9740
      0x9749 0x9749 0x9749
      0x9752 0x9752 0x9752
      0x975B 0x975B 0x975B
      0x9763 0x9763 0x9763
      0x976C 0x976C 0x976C
      0x9775 0x9775 0x9775
      0x977E 0x977E 0x977E
      0x9787 0x9787 0x9787
      0x9790 0x9790 0x9790
      0x9798 0x9798 0x9798
      0x97A1 0x97A1 0x97A1
      0x97AA 0x97AA 0x97AA
      0x97B3 0x97B3 0x97B3
      0x97BC 0x97BC 0x97BC
      0x97C5 0x97C5 0x97C5
      0x97CD 0x97CD 0x97CD
      0x97D6 0x97D6 0x97D6
      0x97DF 0x97DF 0x97DF
      0x97E8 0x97E8 0x97E8
      0x97F1 0x97F1 0x97F1
      0x97FA 0x97FA 0x97FA
      0x9802 0x9802 0x9802
      0x980B 0x980B 0x980B
      0x9814 0x9814 0x9814
      0x981D 0x981D 0x981D
      0x9826 0x9826 0x9826
      0x982F 0x982F 0x982F
      0x9837 0x9837 0x9837
      0x983F 0x983F 0x983F
      0x9847 0x9847 0x9847
      0x984F 0x984F 0x984F
      0x9857 0x9857 0x9857
      0x985F 0x985F 0x985F
      0x9867 0x9867 0x9867
      0x986E 0x986E 0x986E
      0x9876 0x9876 0x9876
      0x987E 0x987E 0x987E
      0x9886 0x9886 0x9886
      0x988E 0x988E 0x988E
      0x9896 0x9896 0x9896
      0x989E 0x989E 0x989E
      0x98A5 0x98A5 0x98A5
      0x98AD 0x98AD 0x98AD
      0x98B5 0x98B5 0x98B5
      0x98BD 0x98BD 0x98BD
      0x98C5 0x98C5 0x98C5
      0x98CD 0x98CD 0x98CD
      0x98D5 0x98D5 0x98D5
      0x98DC 0x98DC 0x98DC
      0x98E4 0x98E4 0x98E4
      0x98EC 0x98EC 0x98EC
      0x98F4 0x98F4 0x98F4
      0x98FC 0x98FC 0x98FC
      0x9904 0x9904 0x9904
      0x990C 0x990C 0x990C
      0x9913 0x9913 0x9913
      0x991B 0x991B 0x991B
      0x9923 0x9923 0x9923
      0x992B 0x992B 0x992B
      0x9933 0x9933 0x9933
      0x993B 0x993B 0x993B
      0x9943 0x9943 0x9943
      0x994A 0x994A 0x994A
      0x9952 0x9952 0x9952
      0x995A 0x995A 0x995A
      0x9962 0x9962 0x9962
      0x996A 0x996A 0x996A
      0x9972 0x9972 0x9972
      0x997A 0x997A 0x997A
      0x9981 0x9981 0x9981
      0x9989 0x9989 0x9989
      0x9991 0x9991 0x9991
      0x9999 0x9999 0x9999
      0x99A1 0x99A1 0x99A1
      0x99A9 0x99A9 0x99A9
      0x99B1 0x99B1 0x99B1
      0x99B8 0x99B8 0x99B8
      0x99C0 0x99C0 0x99C0
      0x99C8 0x99C8 0x99C8
      0x99D0 0x99D0 0x99D0
      0x99D8 0x99D8 0x99D8
      0x99E0 0x99E0 0x99E0
      0x99E8 0x99E8 0x99E8
      0x99EF 0x99EF 0x99EF
      0x99F7 0x99F7 0x99F7
      0x99FF 0x99FF 0x99FF
      0x9A07 0x9A07 0x9A07
      0x9A0F 0x9A0F 0x9A0F
      0x9A17 0x9A17 0x9A17
      0x9A1F 0x9A1F 0x9A1F
      0x9A26 0x9A26 0x9A26
      0x9A2E 0x9A2E 0x9A2E
      0x9A36 0x9A36 0x9A36
      0x9A3E 0x9A3E 0x9A3E
      0x9A46 0x9A46 0x9A46
      0x9A4E 0x9A4E 0x9A4E
      0x9A56 0x9A56 0x9A56
      0x9A5D 0x9A5D 0x9A5D
      0x9A65 0x9A65 0x9A65
      0x9A6D 0x9A6D 0x9A6D
      0x9A75 0x9A75 0x9A75
      0x9A7D 0x9A7D 0x9A7D
      0x9A85 0x9A85 0x9A85
      0x9A8D 0x9A8D 0x9A8D
      0x9A94 0x9A94 0x9A94
      0x9A9C 0x9A9C 0x9A9C
      0x9AA4 0x9AA4 0x9AA4
      0x9AAC 0x9AAC 0x9AAC
      0x9AB4 0x9AB4 0x9AB4
      0x9ABC 0x9ABC 0x9ABC
      0x9AC4 0x9AC4 0x9AC4
      0x9ACB 0x9ACB 0x9ACB
      0x9AD3 0x9AD3 0x9AD3
      0x9ADB 0x9ADB 0x9ADB
      0x9AE3 0x9AE3 0x9AE3
      0x9AEB 0x9AEB 0x9AEB
      0x9AF3 0x9AF3 0x9AF3
      0x9AFB 0x9AFB 0x9AFB
      0x9B02 0x9B02 0x9B02
      0x9B0A 0x9B0A 0x9B0A
      0x9B12 0x9B12 0x9B12
      0x9B1A 0x9B1A 0x9B1A
      0x9B22 0x9B22 0x9B22
      0x9B2A 0x9B2A 0x9B2A
      0x9B32 0x9B32 0x9B32
      0x9B39 0x9B39 0x9B39
      0x9B41 0x9B41 0x9B41
      0x9B49 0x9B49 0x9B49
      0x9B51 0x9B51 0x9B51
      0x9B59 0x9B59 0x9B59
      0x9B61 0x9B61 0x9B61
      0x9B69 0x9B69 0x9B69
      0x9B70 0x9B70 0x9B70
      0x9B78 0x9B78 0x9B78
      0x9B80 0x9B80 0x9B80
      0x9B88 0x9B88 0x9B88
      0x9B90 0x9B90 0x9B90
      0x9B98 0x9B98 0x9B98
      0x9BA0 0x9BA0 0x9BA0
      0x9BA7 0x9BA7 0x9BA7
      0x9BAF 0x9BAF 0x9BAF
      0x9BB7 0x9BB7 0x9BB7
      0x9BBF 0x9BBF 0x9BBF
      0x9BC7 0x9BC7 0x9BC7
      0x9BCF 0x9BCF 0x9BCF
      0x9BD7 0x9BD7 0x9BD7
      0x9BDE 0x9BDE 0x9BDE
      0x9BE6 0x9BE6 0x9BE6
      0x9BEE 0x9BEE 0x9BEE
      0x9BF6 0x9BF6 0x9BF6
      0x9BFE 0x9BFE 0x9BFE
      0x9C06 0x9C06 0x9C06
      0x9C0E 0x9C0E 0x9C0E
      0x9C15 0x9C15 0x9C15
      0x9C1D 0x9C1D 0x9C1D
      0x9C25 0x9C25 0x9C25
      0x9C2D 0x9C2D 0x9C2D
      0x9C35 0x9C35 0x9C35
      0x9C3D 0x9C3D 0x9C3D
      0x9C44 0x9C44 0x9C44
      0x9C4B 0x9C4B 0x9C4B
      0x9C53 0x9C53 0x9C53
      0x9C5A 0x9C5A 0x9C5A
      0x9C61 0x9C61 0x9C61
      0x9C69 0x9C69 0x9C69
      0x9C70 0x9C70 0x9C70
      0x9C77 0x9C77 0x9C77
      0x9C7F 0x9C7F 0x9C7F
      0x9C86 0x9C86 0x9C86
      0x9C8D 0x9C8D 0x9C8D
      0x9C95 0x9C95 0x9C95
      0x9C9C 0x9C9C 0x9C9C
      0x9CA3 0x9CA3 0x9CA3
      0x9CAB 0x9CAB 0x9CAB
      0x9CB2 0x9CB2 0x9CB2
      0x9CB9 0x9CB9 0x9CB9
      0x9CC1 0x9CC1 0x9CC1
      0x9CC8 0x9CC8 0x9CC8
      0x9CCF 0x9CCF 0x9CCF
      0x9CD7 0x9CD7 0x9CD7
      0x9CDE 0x9CDE 0x9CDE
      0x9CE5 0x9CE5 0x9CE5
      0x9CED 0x9CED 0x9CED
      0x9CF4 0x9CF4 0x9CF4
      0x9CFB 0x9CFB 0x9CFB
      0x9D03 0x9D03 0x9D03
      0x9D0A 0x9D0A 0x9D0A
      0x9D12 0x9D12 0x9D12
      0x9D19 0x9D19 0x9D19
      0x9D20 0x9D20 0x9D20
      0x9D28 0x9D28 0x9D28
      0x9D2F 0x9D2F 0x9D2F
      0x9D36 0x9D36 0x9D36
      0x9D3E 0x9D3E 0x9D3E
      0x9D45 0x9D45 0x9D45
      0x9D4C 0x9D4C 0x9D4C
      0x9D54 0x9D54 0x9D54
      0x9D5B 0x9D5B 0x9D5B
      0x9D62 0x9D62 0x9D62
      0x9D6A 0x9D6A 0x9D6A
      0x9D71 0x9D71 0x9D71
      0x9D78 0x9D78 0x9D78
      0x9D80 0x9D80 0x9D80
      0x9D87 0x9D87 0x9D87
      0x9D8E 0x9D8E 0x9D8E
      0x9D96 0x9D96 0x9D96
      0x9D9D 0x9D9D 0x9D9D
      0x9DA4 0x9DA4 0x9DA4
      0x9DAC 0x9DAC 0x9DAC
      0x9DB3 0x9DB3 0x9DB3
      0x9DBA 0x9DBA 0x9DBA
      0x9DC2 0x9DC2 0x9DC2
      0x9DC9 0x9DC9 0x9DC9
      0x9DD0 0x9DD0 0x9DD0
      0x9DD8 0x9DD8 0x9DD8
      0x9DDF 0x9DDF 0x9DDF
      0x9DE6 0x9DE6 0x9DE6
      0x9DEE 0x9DEE 0x9DEE
      0x9DF5 0x9DF5 0x9DF5
      0x9DFC 0x9DFC 0x9DFC
      0x9E04 0x9E04 0x9E04
      0x9E0B 0x9E0B 0x9E0B
      0x9E13 0x9E13 0x9E13
      0x9E1A 0x9E1A 0x9E1A
      0x9E21 0x9E21 0x9E21
      0x9E29 0x9E29 0x9E29
      0x9E30 0x9E30 0x9E30
      0x9E37 0x9E37 0x9E37
      0x9E3F 0x9E3F 0x9E3F
      0x9E46 0x9E46 0x9E46
      0x9E4D 0x9E4D 0x9E4D
      0x9E55 0x9E55 0x9E55
      0x9E5C 0x9E5C 0x9E5C
      0x9E63 0x9E63 0x9E63
      0x9E6B 0x9E6B 0x9E6B
      0x9E72 0x9E72 0x9E72
      0x9E79 0x9E79 0x9E79
      0x9E81 0x9E81 0x9E81
      0x9E88 0x9E88 0x9E88
      0x9E8F 0x9E8F 0x9E8F
      0x9E97 0x9E97 0x9E97
      0x9E9E 0x9E9E 0x9E9E
      0x9EA5 0x9EA5 0x9EA5
      0x9EAD 0x9EAD 0x9EAD
      0x9EB4 0x9EB4 0x9EB4
      0x9EBB 0x9EBB 0x9EBB
      0x9EC3 0x9EC3 0x9EC3
      0x9ECA 0x9ECA 0x9ECA
      0x9ED1 0x9ED1 0x9ED1
      0x9ED9 0x9ED9 0x9ED9
      0x9EE0 0x9EE0 0x9EE0
      0x9EE7 0x9EE7 0x9EE7
      0x9EEF 0x9EEF 0x9EEF
      0x9EF6 0x9EF6 0x9EF6
      0x9EFD 0x9EFD 0x9EFD
      0x9F05 0x9F05 0x9F05
      0x9F0C 0x9F0C 0x9F0C
      0x9F14 0x9F14 0x9F14
      0x9F1B 0x9F1B 0x9F1B
      0x9F22 0x9F22 0x9F22
      0x9F2A 0x9F2A 0x9F2A
      0x9F31 0x9F31 0x9F31
      0x9F38 0x9F38 0x9F38
      0x9F40 0x9F40 0x9F40
      0x9F47 0x9F47 0x9F47
      0x9F4E 0x9F4E 0x9F4E
      0x9F56 0x9F56 0x9F56
      0x9F5D 0x9F5D 0x9F5D
      0x9F64 0x9F64 0x9F64
      0x9F6C 0x9F6C 0x9F6C
      0x9F73 0x9F73 0x9F73
      0x9F7A 0x9F7A 0x9F7A
      0x9F82 0x9F82 0x9F82
      0x9F89 0x9F89 0x9F89
      0x9F90 0x9F90 0x9F90
      0x9F98 0x9F98 0x9F98
      0x9F9F 0x9F9F 0x9F9F
      0x9FA6 0x9FA6 0x9FA6
      0x9FAE 0x9FAE 0x9FAE
      0x9FB5 0x9FB5 0x9FB5
      0x9FBC 0x9FBC 0x9FBC
      0x9FC4 0x9FC4 0x9FC4
      0x9FCB 0x9FCB 0x9FCB
      0x9FD2 0x9FD2 0x9FD2
      0x9FDA 0x9FDA 0x9FDA
      0x9FE1 0x9FE1 0x9FE1
      0x9FE8 0x9FE8 0x9FE8
      0x9FF0 0x9FF0 0x9FF0
      0x9FF7 0x9FF7 0x9FF7
      0x9FFF 0x9FFF 0x9FFF
      >;
    };
   };
  };
 };
};
# 27 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-wqxga-10-1.dtsi" 1
# 23 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-wqxga-10-1.dtsi"
/ {
 host1x {
  dsi {
   panel_s_wqxga_10_1: panel-s-wqxga-10-1 {
    status = "disabled";
    compatible = "s,wqxga-10-1";
    nvidia,dsi-instance = <0>;
    nvidia,dsi-n-data-lanes = <8>;
    nvidia,dsi-pixel-format = <3>;
    nvidia,dsi-refresh-rate = <61>;
    nvidia,dsi-rated-refresh-rate = <60>;
    nvidia,dsi-te-polarity-low = <1>;
    nvidia,dsi-video-data-type = <1>;
    nvidia,dsi-video-clock-mode = <1>;
    nvidia,dsi-ganged-type = <1>;
    nvidia,dsi-ganged-write-to-all-links = <1>;
    nvidia,dsi-controller-vs = <1>;
    nvidia,dsi-virtual-channel = <0>;
    nvidia,dsi-panel-reset = <1>;
    nvidia,dsi-power-saving-suspend = <1>;
    nvidia,dsi-lp00-pre-panel-wakeup = <1>;
    nvidia,dsi-suspend-aggr = <3>;
    nvidia,dsi-ulpm-not-support = <1>;
    nvidia,dsi-init-cmd =



       <0 0x29 0x3 0x0 0x0 0x10 0x00 0x2A 0x0 0x0>,
       <1 20>,
       <0 0x05 0x0 0x0 0x0>,
       <1 20>,
       <0 0x29 0x3 0x0 0x0 0x10 0x01 0x01 0x0 0x0>,
       <1 20>,
       <0 0x05 0x0 0x0 0x0>,
       <1 20>,
       <0 0x05 0x35 0x0 0x0>,
       <1 20>,
       <0 0x05 0x11 0x0 0x0>,
       <1 120>,
       <0 0x05 0x29 0x0 0x0>,
       <1 20>,
       <3 1>,
       <1 120>;
    nvidia,dsi-n-init-cmd = <16>;
    nvidia,dsi-suspend-cmd =
       <0 0x05 0x28 0x0 0x0>,
       <1 50>,
       <0 0x05 0x10 0x0 0x0>,
       <1 200>,
       <0 0x05 0x34 0x0 0x0>,
       <1 20>;
    nvidia,dsi-n-suspend-cmd = <6>;

    disp-default-out {
     nvidia,out-type = <2>;
     nvidia,out-width = <216>;
     nvidia,out-height = <135>;
     nvidia,out-flags = <(1 << 5)>;
     nvidia,out-parent-clk = "pll_d_out0";
     nvidia,out-xres = <2560>;
     nvidia,out-yres = <1600>;
    };
    display-timings {
     2560x1600-32 {
      clock-frequency = <294264000>;
      hactive = <2560>;
      vactive = <1600>;
      hfront-porch = <328>;
      hback-porch = <80>;
      hsync-len = <32>;
      vfront-porch = <2>;
      vback-porch = <5>;
      vsync-len = <1>;
      nvidia,h-ref-to-sync = <0>;
      nvidia,v-ref-to-sync = <1>;
     };
    };
    smartdimmer {
     status = "okay";
     nvidia,use-auto-pwm = <0>;
     nvidia,hw-update-delay = <0>;
     nvidia,bin-width = <0xffffffff>;
     nvidia,aggressiveness = <5>;
     nvidia,use-vid-luma = <0>;
     nvidia,phase-in-settings = <0>;
     nvidia,phase-in-adjustments = <0>;
     nvidia,k-limit-enable = <1>;
     nvidia,k-limit = <200>;
     nvidia,sd-window-enable = <0>;
     nvidia,soft-clipping-enable= <1>;
     nvidia,soft-clipping-threshold = <128>;
     nvidia,smooth-k-enable = <1>;
     nvidia,smooth-k-incr = <4>;
     nvidia,coeff = <5 9 2>;
     nvidia,fc = <0 0>;
     nvidia,blp = <1024 255>;
     nvidia,bltf = <57 65 73 82
             92 103 114 125
             138 150 164 178
             193 208 224 241>;
     nvidia,lut = <255 255 255
            199 199 199
            153 153 153
            116 116 116
            85 85 85
            59 59 59
            36 36 36
            17 17 17
            0 0 0>;
     nvidia,use-vpulse2 = <1>;
     nvidia,bl-device-name = "pwm-backlight";
    };
    cmu {
     nvidia,cmu-csc = < 0x105 0x3D5 0x024
          0x3EA 0x121 0x3C1
          0x002 0x00A 0x0F4 >;
     nvidia,cmu-lut2 = < 0 1 2 2 3 4 5 6
           6 7 8 9 10 10 11 12
           13 13 14 15 15 16 16 17
           18 18 19 19 20 20 21 21
           22 22 23 23 23 24 24 25
           25 25 26 26 27 27 27 28
           28 29 29 29 30 30 30 31
           31 31 32 32 32 33 33 33
           34 34 34 34 35 35 35 36
           36 36 37 37 37 37 38 38
           38 38 39 39 39 40 40 40
           40 41 41 41 41 42 42 42
           42 43 43 43 43 43 44 44
           44 44 45 45 45 45 46 46
           46 46 46 47 47 47 47 48
           48 48 48 48 49 49 49 49
           49 50 50 50 50 50 51 51
           51 51 51 52 52 52 52 52
           53 53 53 53 53 54 54 54
           54 54 55 55 55 55 55 55
           56 56 56 56 56 57 57 57
           57 57 57 58 58 58 58 58
           58 59 59 59 59 59 59 60
           60 60 60 60 60 61 61 61
           61 61 61 62 62 62 62 62
           62 63 63 63 63 63 63 64
           64 64 64 64 64 64 65 65
           65 65 65 65 66 66 66 66
           66 66 66 67 67 67 67 67
           67 67 68 68 68 68 68 68
           68 69 69 69 69 69 69 69
           70 70 70 70 70 70 70 71
           71 71 71 71 71 71 72 72
           72 72 72 72 72 72 73 73
           73 73 73 73 73 74 74 74
           74 74 74 74 74 75 75 75
           75 75 75 75 75 76 76 76
           76 76 76 76 77 77 77 77
           77 77 77 77 78 78 78 78
           78 78 78 78 78 79 79 79
           79 79 79 79 79 80 80 80
           80 80 80 80 80 81 81 81
           81 81 81 81 81 81 82 82
           82 82 82 82 82 82 83 83
           83 83 83 83 83 83 83 84
           84 84 84 84 84 84 84 84
           85 85 85 85 85 85 85 85
           85 86 86 86 86 86 86 86
           86 86 87 87 87 87 87 87
           87 87 87 88 88 88 88 88
           88 88 88 88 88 89 89 89
           89 89 89 89 89 89 90 90
           90 90 90 90 90 90 90 90
           91 91 91 91 91 91 91 91
           91 91 92 92 92 92 92 92
           92 92 92 92 93 93 93 93
           93 93 93 93 93 93 94 94
           94 94 94 94 94 94 94 94
           95 95 95 95 95 95 95 95
           95 95 96 96 96 96 96 96
           96 96 96 96 96 97 97 97
           97 97 97 97 97 97 97 98
           98 98 98 98 98 98 98 98
           98 98 99 99 99 99 99 99
           99 100 101 101 102 103 103 104
           105 105 106 107 107 108 109 109
           110 111 111 112 113 113 114 115
           115 116 116 117 118 118 119 119
           120 120 121 122 122 123 123 124
           124 125 126 126 127 127 128 128
           129 129 130 130 131 131 132 132
           133 133 134 134 135 135 136 136
           137 137 138 138 139 139 140 140
           141 141 142 142 143 143 144 144
           145 145 145 146 146 147 147 148
           148 149 149 150 150 150 151 151
           152 152 153 153 153 154 154 155
           155 156 156 156 157 157 158 158
           158 159 159 160 160 160 161 161
           162 162 162 163 163 164 164 164
           165 165 166 166 166 167 167 167
           168 168 169 169 169 170 170 170
           171 171 172 172 172 173 173 173
           174 174 174 175 175 176 176 176
           177 177 177 178 178 178 179 179
           179 180 180 180 181 181 182 182
           182 183 183 183 184 184 184 185
           185 185 186 186 186 187 187 187
           188 188 188 189 189 189 189 190
           190 190 191 191 191 192 192 192
           193 193 193 194 194 194 195 195
           195 196 196 196 196 197 197 197
           198 198 198 199 199 199 200 200
           200 200 201 201 201 202 202 202
           202 203 203 203 204 204 204 205
           205 205 205 206 206 206 207 207
           207 207 208 208 208 209 209 209
           209 210 210 210 211 211 211 211
           212 212 212 213 213 213 213 214
           214 214 214 215 215 215 216 216
           216 216 217 217 217 217 218 218
           218 219 219 219 219 220 220 220
           220 221 221 221 221 222 222 222
           223 223 223 223 224 224 224 224
           225 225 225 225 226 226 226 226
           227 227 227 227 228 228 228 228
           229 229 229 229 230 230 230 230
           231 231 231 231 232 232 232 232
           233 233 233 233 234 234 234 234
           235 235 235 235 236 236 236 236
           237 237 237 237 238 238 238 238
           239 239 239 239 240 240 240 240
           240 241 241 241 241 242 242 242
           242 243 243 243 243 244 244 244
           244 244 245 245 245 245 246 246
           246 246 247 247 247 247 247 248
           248 248 248 249 249 249 249 249
           250 250 250 250 251 251 251 251
           251 252 252 252 252 253 253 253
           253 253 254 254 254 254 255 255 >;
    };
   };
  };
 };
 backlight {
  panel_s_wqxga_10_1_bl: panel-s-wqxga-10-1-bl {
   status = "disabled";
   compatible = "s,wqxga-10-1-bl";
   pwms = <&tegra_pwm 1 1000000>;
   max-brightness = <255>;
   default-brightness = <224>;
   bl-measured = < 0 1 2 3 4 5 6 7
     8 9 11 11 12 13 14 15
     16 17 18 19 20 21 21 22
     23 24 25 26 27 28 29 30
     31 32 32 33 34 35 36 37
     38 39 40 41 42 43 43 44
     45 46 47 48 49 50 51 52
     53 54 54 55 56 57 58 59
     60 61 62 63 63 64 65 66
     67 68 69 70 71 72 73 74
     75 76 77 78 79 80 80 81
     82 83 84 85 86 87 88 89
     90 91 92 93 94 95 96 97
     98 99 100 101 102 103 104 105
     106 107 108 109 110 111 112 113
     114 115 116 117 118 119 120 121
     122 123 124 125 126 127 128 129
     130 131 132 133 134 135 136 137
     138 140 141 142 143 144 145 146
     147 148 149 150 151 152 153 154
     155 156 157 158 159 160 161 162
     163 164 165 166 167 168 169 170
     171 172 173 174 175 177 178 179
     180 181 182 183 184 185 186 187
     188 189 190 191 192 193 194 195
     196 197 198 200 201 202 203 204
     205 206 207 208 209 210 211 212
     213 214 215 217 218 219 220 221
     222 223 224 225 226 227 228 229
     230 231 232 234 235 236 237 238
     239 240 241 242 243 244 245 246
     248 249 250 251 252 253 254 255 >;
  };
 };
};
# 28 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/mods-simple-bus.dtsi" 1
# 17 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/mods-simple-bus.dtsi"
/ {
 mods-simple-bus {
   compatible = "simple-bus";
   device_type = "mods-simple-bus";
   #address-cells = <1>;
   #size-cells = <0>;

   mods-clocks {
    compatible = "nvidia,mods-clocks";
    status = "disabled";
    clocks = <&tegra_car 612>,
      <&tegra_car 609>,
      <&tegra_car 608>,
      <&tegra_car 610>,
      <&tegra_car 55>,
      <&tegra_car 56>,
      <&tegra_car 215>,
      <&tegra_car 77>,
      <&tegra_car 194>,
      <&tegra_car 195>,
      <&tegra_car 216>,
      <&tegra_car 87>,
      <&tegra_car 104>,
      <&tegra_car 105>,
      <&tegra_car 79>,
      <&tegra_car 42>,
      <&tegra_car 43>,
      <&tegra_car 84>,
      <&tegra_car 85>,
      <&tegra_car 154>,
      <&tegra_car 122>,
      <&tegra_car 123>,
      <&tegra_car 150>,
      <&tegra_car 151>,
      <&tegra_car 223>,
      <&tegra_car 44>,
      <&tegra_car 238>,
      <&tegra_car 152>,
      <&tegra_car 153>,
      <&tegra_car 106>,
      <&tegra_car 107>,
      <&tegra_car 124>,
      <&tegra_car 180>,
      <&tegra_car 51>,
      <&tegra_car 50>,
      <&tegra_car 89>,
      <&tegra_car 90>,
      <&tegra_car 91>,
      <&tegra_car 73>,
      <&tegra_car 99>,
      <&tegra_car 100>,
      <&tegra_car 101>,
      <&tegra_car 132>,
      <&tegra_car 49>,
      <&tegra_car 222>,
      <&tegra_car 46>,
      <&tegra_car 74>,
      <&tegra_car 47>,
      <&tegra_car 218>,
      <&tegra_car 75>,
      <&tegra_car 86>,
      <&tegra_car 48>,
      <&tegra_car 125>,
      <&tegra_car 182>,
      <&tegra_car 219>,
      <&tegra_car 183>,
      <&tegra_car 220>,
      <&tegra_car 184>,
      <&tegra_car 185>,
      <&tegra_car 186>,
      <&tegra_car 52>,
      <&tegra_car 53>,
      <&tegra_car 76>,
      <&tegra_car 54>,
      <&tegra_car 128>,
      <&tegra_car 111>,
      <&tegra_car 112>,
      <&tegra_car 113>,
      <&tegra_car 114>,
      <&tegra_car 242>,
      <&tegra_car 243>,
      <&tegra_car 244>,
      <&tegra_car 245>,
      <&tegra_car 149>,
      <&tegra_car 187>,
      <&tegra_car 188>,
      <&tegra_car 189>,
      <&tegra_car 225>,
      <&tegra_car 190>,
      <&tegra_car 191>,
      <&tegra_car 192>,
      <&tegra_car 193>,
      <&tegra_car 58>,
      <&tegra_car 155>,
      <&tegra_car 159>,
      <&tegra_car 160>,
      <&tegra_car 178>,
      <&tegra_car 179>,
      <&tegra_car 140>,
      <&tegra_car 141>,
      <&tegra_car 142>,
      <&tegra_car 143>,
      <&tegra_car 144>,
      <&tegra_car 145>,
      <&tegra_car 146>,
      <&tegra_car 147>,
      <&tegra_car 148>,
      <&tegra_car 304>,
      <&tegra_car 305>,
      <&tegra_car 236>,
      <&tegra_car 302>,
      <&tegra_car 303>,
      <&tegra_car 166>,
      <&tegra_car 269>,
      <&tegra_car 270>,
      <&tegra_car 516>,
      <&tegra_car 286>,
      <&tegra_car 271>,
      <&tegra_car 525>,
      <&tegra_car 246>,
      <&tegra_car 288>,
      <&tegra_car 513>,
      <&tegra_car 11>,
      <&tegra_car 12>,
      <&tegra_car 13>,
      <&tegra_car 521>,
      <&tegra_car 522>,
      <&tegra_car 524>,
      <&tegra_car 110>,
      <&tegra_car 276>,
      <&tegra_car 277>,
      <&tegra_car 278>,
      <&tegra_car 279>,
      <&tegra_car 518>,
      <&tegra_car 267>,
      <&tegra_car 519>,
      <&tegra_car 528>,
      <&tegra_car 523>,
      <&tegra_car 512>,
      <&tegra_car 108>,
      <&tegra_car 109>,
      <&tegra_car 261>,
      <&tegra_car 262>,
      <&tegra_car 520>,
      <&tegra_car 533>,
      <&tegra_car 274>,
      <&tegra_car 275>;
    clock-names = "osc",
     "clk_m",
     "clk_32k",
     "pll_ref",
     "uarta",
     "uartb",
     "uartc",
     "uartd",
     "uarte",
     "uartf",
     "uartg",
     "ahub",
     "apb2ape",
     "ape",
     "i2s1",
     "i2s2",
     "i2s3",
     "i2s4",
     "i2s5",
     "i2s6",
     "dmic1",
     "dmic2",
     "dmic3",
     "dmic4",
     "dmic5",
     "spdif_in",
     "spdif_out",
     "dspk1",
     "dspk2",
     "iqc1",
     "iqc2",
     "aud_mclk",
     "nvcsi",
     "vi",
     "isp",
     "extperiph1",
     "extperiph2",
     "extperiph3",
     "extperiph4",
     "sata",
     "sata_oob",
     "sata_iobist",
     "qspi",
     "spi1",
     "spi2",
     "spi3",
     "spi4",
     "i2c1",
     "i2c2",
     "i2c3",
     "i2c4",
     "i2c5",
     "i2c6",
     "i2c7",
     "i2c8",
     "i2c9",
     "i2c10",
     "i2c12",
     "i2c13",
     "i2c14",
     "sdmmc1",
     "sdmmc2",
     "sdmmc3",
     "sdmmc4",
     "sdmmc_legacy_tm",
     "xusb",
     "xusb_dev",
     "xusb_host",
     "xusb_ss",
     "xusb_core_ss",
     "xusb_core_dev",
     "xusb_falcon",
     "xusb_fs",
     "axi_cbb",
     "pwm1",
     "pwm2",
     "pwm3",
     "pwm4",
     "pwm5",
     "pwm6",
     "pwm7",
     "pwm8",
     "emc",
     "nvdisplay_p0",
     "nvdisplay_p1",
     "nvdisplay_p2",
     "ufshc",
     "ufsdev_ref",
     "mphy_l0_rx_symb",
     "mphy_l0_rx_ls_bit",
     "mphy_l0_tx_symb",
     "mphy_l0_tx_ls_3xbit",
     "mphy_l0_rx_ana",
     "mphy_l1_rx_ana",
     "mphy_iobist",
     "mphy_tx_1mhz_ref",
     "mphy_core_pll_fixed",
     "uphy_pll0_pwrseq",
     "uphy_pll1_pwrseq",
     "pex_sata_usb_rx_byp",
     "pex_usb_pad0_mgmt",
     "pex_usb_pad1_mgmt",
     "tach",
     "pllp_out0",
     "pllp_out5",
     "pllp",
     "pllp_div8",
     "plla",
     "plla1",
     "pll_a_out0",
     "pll_a_out1",
     "pllc",
     "pllc_out_isp",
     "pllc_out_ve",
     "pllc_out_aon",
     "pllc2",
     "pllc3",
     "pllc4_vco",
     "pllc4_out",
     "pllc4_out0",
     "pllc4_out1",
     "pllc4_out2",
     "pllc4_out_mux",
     "pll_d",
     "pll_d_out1",
     "pll_d2",
     "pll_d3",
     "pll_dp",
     "plle",
     "pllrefe_out",
     "pllrefe_pll_ref",
     "pllrefe_out_gated",
     "pllrefe_out1",
     "pllrefe_vco",
     "pllu",
     "pllu_48M",
     "pllu_480M";
    resets = <&tegra_car 47>,
      <&tegra_car 48>,
      <&tegra_car 49>,
      <&tegra_car 50>,
      <&tegra_car 132>,
      <&tegra_car 111>,
      <&tegra_car 112>,
      <&tegra_car 123>,
      <&tegra_car 62>,
      <&tegra_car 146>,
      <&tegra_car 88>,
      <&tegra_car 51>,
      <&tegra_car 25>,
      <&tegra_car 11>,
      <&tegra_car 12>,
      <&tegra_car 13>,
      <&tegra_car 144>,
      <&tegra_car 31>,
      <&tegra_car 129>,
      <&tegra_car 40>,
      <&tegra_car 41>,
      <&tegra_car 42>,
      <&tegra_car 43>,
      <&tegra_car 19>,
      <&tegra_car 20>,
      <&tegra_car 21>,
      <&tegra_car 22>,
      <&tegra_car 23>,
      <&tegra_car 24>,
      <&tegra_car 81>,
      <&tegra_car 82>,
      <&tegra_car 83>,
      <&tegra_car 77>,
      <&tegra_car 78>,
      <&tegra_car 79>,
      <&tegra_car 80>,
      <&tegra_car 33>,
      <&tegra_car 34>,
      <&tegra_car 35>,
      <&tegra_car 36>,
      <&tegra_car 53>,
      <&tegra_car 54>,
      <&tegra_car 56>,
      <&tegra_car 58>,
      <&tegra_car 99>,
      <&tegra_car 100>,
      <&tegra_car 101>,
      <&tegra_car 102>,
      <&tegra_car 103>,
      <&tegra_car 104>,
      <&tegra_car 105>,
      <&tegra_car 106>,
      <&tegra_car 113>,
      <&tegra_car 85>,
      <&tegra_car 109>;
    reset-names = "uarta",
            "uartb",
           "uartc",
           "uartd",
           "uarte",
           "uartf",
           "uartg",
           "ape",
           "dmic5",
           "aud_mclk",
           "nvcsi",
           "vi",
           "isp",
           "extperiph1",
           "extperiph2",
           "extperiph3",
           "extperiph4",
           "sata",
           "qspi",
           "spi1",
           "spi2",
           "spi3",
           "spi4",
           "i2c1",
           "i2c2",
           "i2c3",
           "i2c4",
           "i2c5",
           "i2c6",
           "i2c7",
           "i2c8",
           "i2c9",
           "i2c10",
           "i2c12",
           "i2c13",
           "i2c14",
           "sdmmc1",
           "sdmmc2",
           "sdmmc3",
           "sdmmc4",
           "xusb_dev",
           "xusb_host",
           "xusb_ss",
           "axi_cbb",
           "pwm1",
           "pwm2",
           "pwm3",
           "pwm4",
           "pwm5",
           "pwm6",
           "pwm7",
           "pwm8",
           "ufshc",
           "mphy_iobist",
           "tach";
  };
  };
 };
# 29 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-eqos.dtsi" 1
# 23 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-eqos.dtsi"
/ {
        ether_qos@2490000 {

  nvidia,ptp_ref_clock_speed = <125>;




  nvidia,rxq_enable_ctrl = <2 2 2 2>;
  nvidia,queue_prio = <0 1 2 3>;

  nvidia,use_tagged_ptp;
  nvidia,ptp_dma_ch = <3>;

  nvidia,chan_napi_quota = <64 64 64 64>;
  nvidia,pause_frames = <0>;
  nvidia,phy-reset-gpio = <&tegra_main_gpio ((12 * 8) + 4) 0>;
  nvidia,phy-max-frame-size = <10>;
  nvidia,eth_iso_enable = <1>;
  nvidia,brcm_phy_apd_mode;
  phy-handle = <&phy0>;

  mdio {
   compatible = "nvidia,eqos-mdio";
   #address-cells = <1>;
   #size-cells = <0>;

   phy0: ethernet-phy@0 {

    interrupt-parent = <&tegra_main_gpio>;
    interrupts = <((12 * 8) + 5) 0x00000008>;
    reg = <0>;
    phy_rst_lp_mode = <0>;
   };
  };
        };

 thermal-zones {
  GPU-therm {
   trips {
    eqos_m40: eqos-m40@-40000 { temperature = <(-40000)>; hysteresis = <5000>; type = "active"; };
    eqos_m5: eqos-m5@-5000 { temperature = <(-5000)>; hysteresis = <5000>; type = "active"; };
    eqos_p30: eqos-p30@30000 { temperature = <(30000)>; hysteresis = <5000>; type = "active"; };
    eqos_p65: eqos-p65@65000 { temperature = <(65000)>; hysteresis = <5000>; type = "active"; };
    eqos_p100: eqos-p100@100000 { temperature = <(100000)>; hysteresis = <5000>; type = "active"; };
   };

   cooling-maps {
    map_eqos_m40 { trip = <&eqos_m40>; cooling-device = <&eqos_cool_dev 1 1>; cdev-type = "tegra-eqos"; };
    map_eqos_m5 { trip = <&eqos_m5>; cooling-device = <&eqos_cool_dev 2 2>; cdev-type = "tegra-eqos"; };
    map_eqos_p30 { trip = <&eqos_p30>; cooling-device = <&eqos_cool_dev 3 3>; cdev-type = "tegra-eqos"; };
    map_eqos_p65 { trip = <&eqos_p65>; cooling-device = <&eqos_cool_dev 4 4>; cdev-type = "tegra-eqos"; };
    map_eqos_p100 { trip = <&eqos_p100>; cooling-device = <&eqos_cool_dev 5 5>; cdev-type = "tegra-eqos"; };
   };
  };
 };
};
# 30 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-hdmi.dtsi" 1
# 24 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-hdmi.dtsi"
/ {
 host1x {
  sor1 {
   status = "okay";
   nvidia,ddc-i2c-bus = <&dp_aux_ch1_i2c>;
   nvidia,active-panel = <&sor1_hdmi_display>;
   hdmi-display {
    status = "okay";
    compatible = "hdmi,display";
    generic-infoframe-type = <0x87>;
    disp-default-out {
     nvidia,out-type = <1>;
     nvidia,out-flags = <(1 << 1)>;
     nvidia,out-parent-clk = "plld2";
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };
   };
  };

  sor {
   status = "okay";
   nvidia,ddc-i2c-bus = <&dp_aux_ch0_i2c>;
   nvidia,active-panel = <&sor0_hdmi_display>;
   hdmi-display {
    status = "okay";
    compatible = "hdmi,display";
    generic-infoframe-type = <0x87>;
    disp-default-out {
     nvidia,out-type = <1>;
     nvidia,out-flags = <(1 << 1)>;
     nvidia,out-parent-clk = "plld3";
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };
   };
  };
 };
};
# 31 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-dp.dtsi" 1
# 24 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-dp.dtsi"
/ {
 host1x {
  sor {
   nvidia,active-panel = <&sor0_dp_display>;
   dp-display {
    status = "okay";
    compatible = "dp, display";
    nvidia,is_ext_dp_panel = <1>;
    disp-default-out {
     nvidia,out-type = <3>;
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-pins = <1 0
        2 0
        3 0
        0 1>;
     nvidia,out-parent-clk = "plld3";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };

    lt-data {
    tegra-dp-vs-regs {

      pc2_l0 = <

       0x13 0x19 0x1e 0x28
       0x1e 0x25 0x2d
       0x28 0x32
       0x39
      >;

      pc2_l1 = <
       0x12 0x17 0x1b 0x25
       0x1c 0x23 0x2a
       0x25 0x2f
       0x37
      >;

      pc2_l2 = <
       0x12 0x16 0x1a 0x22
       0x1b 0x20 0x27
       0x24 0x2d
       0x35
      >;

      pc2_l3 = <
       0x11 0x14 0x17 0x1f
       0x19 0x1e 0x24
       0x22 0x2a
       0x32
      >;
     };
     tegra-dp-pe-regs {

      pc2_l0 = <

       0x00 0x08 0x12 0x24
       0x01 0x0e 0x1d
       0x01 0x13
       0x00
      >;

      pc2_l1 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l2 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l3 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;
     };
     tegra-dp-pc-regs {

      pc2_l0 = <

       0x00 0x00 0x00 0x00
       0x00 0x00 0x00
       0x00 0x00
       0x00
      >;

      pc2_l1 = <
       0x02 0x02 0x04 0x05
       0x02 0x04 0x05
       0x04 0x05
       0x05
      >;

      pc2_l2 = <
       0x04 0x05 0x08 0x0b
       0x05 0x09 0x0b
       0x08 0x0a
       0x0b
      >;

      pc2_l3 = <
       0x05 0x09 0x0b 0x12
       0x09 0x0d 0x12
       0x0b 0x0f
       0x12
      >;
     };
     tegra-dp-tx-pu {

      pc2_l0 = <

       0x22 0x33 0x44 0x66
       0x33 0x44 0x66
       0x44 0x66
       0x66
      >;

      pc2_l1 = <
       0x22 0x22 0x33 0x55
       0x33 0x44 0x55
       0x44 0x55
       0x66
      >;

      pc2_l2 = <
       0x22 0x22 0x33 0x44
       0x33 0x33 0x44
       0x44 0x55
       0x66
      >;

      pc2_l3 = <
       0x22 0x22 0x22 0x44
       0x33 0x33 0x44
       0x44 0x44
       0x66
      >;
     };
    };
    dp-lt-settings {
     lt-setting@0 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x3>;
     };
     lt-setting@1 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x4>;
     };
     lt-setting@2 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <1 1 1 1>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x6>;
     };
    };
   };
  };
  sor1 {
   nvidia,active-panel = <&sor1_dp_display>;
   dp-display {
    status = "okay";
    compatible = "dp, display";
    nvidia,is_ext_dp_panel = <1>;
    disp-default-out {
     nvidia,out-type = <3>;
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-pins = <1 0
        2 0
        3 0
        0 1>;
     nvidia,out-parent-clk = "plld2";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };

    lt-data {
    tegra-dp-vs-regs {

      pc2_l0 = <

       0x13 0x19 0x1e 0x28
       0x1e 0x25 0x2d
       0x28 0x32
       0x39
      >;

      pc2_l1 = <
       0x12 0x17 0x1b 0x25
       0x1c 0x23 0x2a
       0x25 0x2f
       0x37
      >;

      pc2_l2 = <
       0x12 0x16 0x1a 0x22
       0x1b 0x20 0x27
       0x24 0x2d
       0x35
      >;

      pc2_l3 = <
       0x11 0x14 0x17 0x1f
       0x19 0x1e 0x24
       0x22 0x2a
       0x32
      >;
     };
     tegra-dp-pe-regs {

      pc2_l0 = <

       0x00 0x08 0x12 0x24
       0x01 0x0e 0x1d
       0x01 0x13
       0x00
      >;

      pc2_l1 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l2 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l3 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;
     };
     tegra-dp-pc-regs {

      pc2_l0 = <

       0x00 0x00 0x00 0x00
       0x00 0x00 0x00
       0x00 0x00
       0x00
      >;

      pc2_l1 = <
       0x02 0x02 0x04 0x05
       0x02 0x04 0x05
       0x04 0x05
       0x05
      >;

      pc2_l2 = <
       0x04 0x05 0x08 0x0b
       0x05 0x09 0x0b
       0x08 0x0a
       0x0b
      >;

      pc2_l3 = <
       0x05 0x09 0x0b 0x12
       0x09 0x0d 0x12
       0x0b 0x0f
       0x12
      >;
     };
     tegra-dp-tx-pu {

      pc2_l0 = <

       0x22 0x33 0x44 0x66
       0x33 0x44 0x66
       0x44 0x66
       0x66
      >;

      pc2_l1 = <
       0x22 0x22 0x33 0x55
       0x33 0x44 0x55
       0x44 0x55
       0x66
      >;

      pc2_l2 = <
       0x22 0x22 0x33 0x44
       0x33 0x33 0x44
       0x44 0x55
       0x66
      >;

      pc2_l3 = <
       0x22 0x22 0x22 0x44
       0x33 0x33 0x44
       0x44 0x44
       0x66
      >;
     };
    };

    display-timings {
     1920x1080-32 {
      clock-frequency = <148500000>;
      hactive = <1920>;
      vactive = <1080>;
      hfront-porch = <88>;
      hback-porch = <148>;
      hsync-len = <44>;
      vfront-porch = <4>;
      vback-porch = <36>;
      vsync-len = <5>;
      nvidia,h-ref-to-sync = <1>;
      nvidia,v-ref-to-sync = <1>;
     };
     720x480-32 {
      clock-frequency = <27000000>;
      hactive = <720>;
      vactive = <480>;
      hfront-porch = <16>;
      hback-porch = <60>;
      hsync-len = <62>;
      vfront-porch = <9>;
      vback-porch = <30>;
      vsync-len = <6>;
      nvidia,h-ref-to-sync = <1>;
      nvidia,v-ref-to-sync = <1>;
     };
# 387 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-dp.dtsi"
    };
    dp-lt-settings {
     lt-setting@0 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x3>;
     };
     lt-setting@1 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x4>;
     };
     lt-setting@2 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <1 1 1 1>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x6>;
     };
    };
   };
  };
 };
};
# 32 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-edp-uhdtv-15-6.dtsi" 1
# 23 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-edp-uhdtv-15-6.dtsi"
/ {
 host1x {
  sor {
   panel_s_edp_uhdtv_15_6: panel-s-edp-uhdtv-15-6 {
    status = "disabled";
    compatible = "s-edp,uhdtv-15-6";
    nvidia,tx-pu-disable = <1>;
    disp-default-out {
     nvidia,out-type = <3>;
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-pins = <1 0
          2 0
          3 0
          0 1>;
     nvidia,out-depth = <24>;
     nvidia,out-parent-clk = "pll_d_out0";
     nvidia,out-width = <346>;
     nvidia,out-height = <194>;
     nvidia,out-xres = <3840>;
     nvidia,out-yres = <2160>;
    };
    display-timings {
     3840x2160-32 {
      clock-frequency = <522090000>;
      hactive = <3840>;
      vactive = <2160>;
      hfront-porch = <48>;
      hback-porch = <80>;
      hsync-len = <32>;
      vfront-porch = <3>;
      vback-porch = <54>;
      vsync-len = <5>;
      nvidia,h-ref-to-sync = <1>;
      nvidia,v-ref-to-sync = <1>;
     };
    };
    dp-lt-settings {
     lt-setting@0 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x3>;
     };
     lt-setting@1 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x4>;
     };
     lt-setting@2 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <1 1 1 1>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x6>;
     };
    };
    smartdimmer {
     status = "okay";
     nvidia,use-auto-pwm = <0>;
     nvidia,hw-update-delay = <0>;
     nvidia,bin-width = <0xffffffff>;
     nvidia,aggressiveness = <5>;
     nvidia,use-vid-luma = <0>;
     nvidia,phase-in-settings = <0>;
     nvidia,phase-in-adjustments = <0>;
     nvidia,k-limit-enable = <1>;
     nvidia,k-limit = <200>;
     nvidia,sd-window-enable = <0>;
     nvidia,soft-clipping-enable= <1>;
     nvidia,soft-clipping-threshold = <128>;
     nvidia,smooth-k-enable = <0>;
     nvidia,smooth-k-incr = <64>;
     nvidia,coeff = <5 9 2>;
     nvidia,fc = <0 0>;
     nvidia,blp = <1024 255>;
     nvidia,bltf = <57 65 73 82
             92 103 114 125
             138 150 164 178
             193 208 224 241>;
     nvidia,lut = <255 255 255
            199 199 199
            153 153 153
            116 116 116
            85 85 85
            59 59 59
            36 36 36
            17 17 17
            0 0 0>;
     nvidia,use-vpulse2 = <1>;
     nvidia,bl-device-name = "pwm-backlight";
    };
   };
  };
 };
 backlight {
  panel_s_edp_uhdtv_15_6_bl: panel-s-edp-uhdtv-15-6-bl {
   status = "disabled";
   compatible = "s-edp,uhdtv-15-6-bl";
   pwms = <&tegra_pwm 1 5000000>;
   max-brightness = <255>;
   default-brightness = <224>;
  };
 };
};
# 33 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-a-edp-1080p-14-0.dtsi" 1
# 23 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-a-edp-1080p-14-0.dtsi"
/ {
 host1x {
  sor {
   panel_a_edp_1080p_14_0: panel-a-edp-1080p-14-0 {
    status = "disabled";
    compatible = "a-edp,1080p-14-0";
    nvidia,tx-pu-disable = <1>;
    disp-default-out {
     nvidia,out-type = <3>;
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-pins = <1 0
          2 0
          3 0
          0 1>;
     nvidia,out-depth = <18>;
     nvidia,out-parent-clk = "pll_d_out0";
    };
    dp-lt-settings {
     lt-setting@0 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x3>;
     };
     lt-setting@1 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x4>;
     };
     lt-setting@2 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <1 1 1 1>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x6>;
     };
    };
    smartdimmer {
     status = "okay";
     nvidia,use-auto-pwm = <0>;
     nvidia,hw-update-delay = <0>;
     nvidia,bin-width = <0xffffffff>;
     nvidia,aggressiveness = <5>;
     nvidia,use-vid-luma = <0>;
     nvidia,phase-in-settings = <0>;
     nvidia,phase-in-adjustments = <0>;
     nvidia,k-limit-enable = <1>;
     nvidia,k-limit = <200>;
     nvidia,sd-window-enable = <0>;
     nvidia,soft-clipping-enable= <1>;
     nvidia,soft-clipping-threshold = <128>;
     nvidia,smooth-k-enable = <0>;
     nvidia,smooth-k-incr = <64>;
     nvidia,coeff = <5 9 2>;
     nvidia,fc = <0 0>;
     nvidia,blp = <1024 255>;
     nvidia,bltf = <57 65 73 82
             92 103 114 125
             138 150 164 178
             193 208 224 241>;
     nvidia,lut = <255 255 255
            199 199 199
            153 153 153
            116 116 116
            85 85 85
            59 59 59
            36 36 36
            17 17 17
            0 0 0>;
     nvidia,use-vpulse2 = <1>;
     nvidia,bl-device-name = "pwm-backlight";
    };
   };
  };
 };
 backlight {
  panel_a_edp_1080p_14_0_bl: panel-a-edp-1080p-14-0-bl {
   status = "disabled";
   compatible = "a-edp,1080p-14-0-bl";
   pwms = <&tegra_pwm 1 1000000>;
   max-brightness = <255>;
   default-brightness = <224>;
   bl-measured = < 0 0 1 2 3 4 5 6
     7 8 9 9 10 11 12 13
     13 14 15 16 17 17 18 19
     20 21 22 22 23 24 25 26
     27 27 28 29 30 31 32 32
     33 34 35 36 37 37 38 39
     40 41 42 42 43 44 45 46
     47 48 48 49 50 51 52 53
     54 55 56 57 57 58 59 60
     61 62 63 64 65 66 67 68
     69 70 71 71 72 73 74 75
     76 77 77 78 79 80 81 82
     83 84 85 87 88 89 90 91
     92 93 94 95 96 97 98 99
     100 101 102 103 104 105 106 107
     108 109 110 111 112 113 115 116
     117 118 119 120 121 122 123 124
     125 126 127 128 129 130 131 132
     133 134 135 136 137 138 139 141
     142 143 144 146 147 148 149 151
     152 153 154 155 156 157 158 158
     159 160 161 162 163 165 166 167
     168 169 170 171 172 173 174 176
     177 178 179 180 182 183 184 185
     186 187 188 189 190 191 192 194
     195 196 197 198 199 200 201 202
     203 204 205 206 207 208 209 210
     211 212 213 214 215 216 217 219
     220 221 222 224 225 226 227 229
     230 231 232 233 234 235 236 238
     239 240 241 242 243 244 245 246
     247 248 249 250 251 252 253 255 >;
  };
 };
};
# 34 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-pwm-fan.dtsi" 1
# 15 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-pwm-fan.dtsi"
/ {
 pwm_fan_shared_data: pfsd {
  status = "okay";
  num_resources = <0>;
  secret = <47>;
  active_steps = <10>;
  active_rpm = <0 1000 2000 3000 4000 5000 6000 7000 10000 11000>;
  rpm_diff_tolerance = <2>;
  active_rru = <40 2 1 1 1 1 1 1 1 1>;
  active_rrd = <40 2 1 1 1 1 1 1 1 1>;
  state_cap_lookup = <2 2 2 2 3 3 3 4 4 4>;
  pwm_period = <45334>;
  pwm_id = <3>;
  step_time = <100>;
  state_cap = <7>;
  active_pwm_max = <256>;
  tach_period = <1000>;
  pwm_gpio = <&tegra_aon_gpio ((2 * 8) + 6) 1>;
 };
 pwm-fan {
  status = "okay";
  compatible = "pwm-fan";
  #pwm-cells = <1>;
  pwms = <&tegra_pwm4 0 45334>;
  shared_data = <&pwm_fan_shared_data>;
  active_pwm = <0 80 120 160 255 255 255 255 255 255>;
 };
};
# 35 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-thermal-fan-est.dtsi" 1
# 14 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-thermal-fan-est.dtsi"
/ {
 thermal_fan_est_shared_data: tfesd {
  secret = <37>;
  toffset = <0>;
  polling_period = <1100>;
  ndevs = <3>;
  cdev_type = "pwm-fan";
  tzp_governor_name = "pid_thermal_gov";

                dev1 {
   dev_data = "BCPU-therm";
   coeffs = <30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
  };
  dev2 {
   dev_data = "MCPU-therm";
   coeffs = <30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
  };
  dev3 {
   dev_data = "GPU-therm";
   coeffs = <40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
                };
 };

 thermal-fan-est {
  compatible = "thermal-fan-est";
  name = "thermal-fan-est";
  num_resources = <0>;
  shared_data = <&thermal_fan_est_shared_data>;
  trip_length = <10>;
  active_trip_temps = <0 51000 61000 71000 82000
    140000 150000 160000 170000 180000>;
  active_hysteresis = <0 15000 9000 9000 10000
    0 0 0 0 0>;
 };
};
# 36 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-host1x-camera.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-host1x-camera.dtsi"
/ {
 host1x {
  nvidia,ch-base = <0>;
  nvidia,nb-channels = <60>;

  nvidia,nb-hw-pts = <576>;
  nvidia,pts-base = <0>;
  nvidia,nb-pts = <572>;
       };

       rtcpu@b000000 {
  nvidia,ch-base = <60>;
  nvidia,nb-channels = <2>;

  nvidia,pts-base = <572>;
  nvidia,nb-pts = <4>;
       };
};
# 37 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2
# 1 "./nvidia/platform/tegra/common/kernel-dts/audio/tegra-platforms-audio-dmic3-5-switch.dtsi" 1
# 16 "./nvidia/platform/tegra/common/kernel-dts/audio/tegra-platforms-audio-dmic3-5-switch.dtsi"
&tegra_pinctrl {

 dmic3_dap_active_state: dmic3_dap_active {
  dmic3_dat {
   nvidia,pins = "can_gpio0_paa0";
   nvidia,function = "dmic3";
   nvidia,tristate = <1>;
   nvidia,enable-input = <1>;
   nvidia,pull = <1>;
  };
  dmic3_clk {
   nvidia,pins = "can_gpio1_paa1";
   nvidia,function = "dmic3";
   nvidia,tristate = <0>;
   nvidia,enable-input = <0>;
   nvidia,pull = <0>;
  };
 };
 dmic3_dap_inactive_state: dmic3_dap_inactive {
  dmic5_dat {
   nvidia,pins = "can_gpio0_paa0";
   nvidia,function = "dmic5";
   nvidia,tristate = <1>;
   nvidia,enable-input = <1>;
   nvidia,pull = <1>;
  };
  dmic5_clk {
   nvidia,pins = "can_gpio1_paa1";
   nvidia,function = "dmic5";
   nvidia,tristate = <0>;
   nvidia,enable-input = <0>;
   nvidia,pull = <0>;
  };
 };
};
# 38 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common.dtsi" 2

/ {
        compatible = "nvidia,tegra186";

        #address-cells = <2>;
        #size-cells = <2>;

 serial@3100000 {
  compatible = "nvidia,tegra20-uart", "nvidia,tegra186-hsuart";
  console-port;
  sqa-automation-port;
  /delete-property/ resets;
  /delete-property/ reset-names;
  status = "okay";
 };

 serial@3110000 {
  compatible = "nvidia,tegra186-hsuart";
  status = "okay";
 };

 serial@c280000 {
  compatible = "nvidia,tegra186-hsuart";
  status = "okay";
 };

 serial@3130000 {
  compatible = "nvidia,tegra186-hsuart";
  dma-names = "tx";
  status = "okay";
 };

 i2c@3160000 {
  status = "okay";
  lp8557_backlight: lp8557-backlight-s-wuxga-8-0@2c {
   status = "disabled";
   disable-on-kernel-charging;
   compatible = "ti,lp8557";
   reg = <0x2c>;

   power-supply = <&battery_reg>;

   bl-name = "pwm-backlight";
   init-brt = /bits/ 8 <0xFF>;
   dev-ctrl = /bits/ 8 <0x80>;
   pwm-period = <40161>;

   pwm-names = "lp8557";
   pwms = <&tegra_pwm1 0 40161>;

   bl-measured = < 0 1 2 3 4 5 5 6
     7 8 9 10 11 11 12 13
     14 15 15 16 17 18 19 20
     21 22 22 23 24 25 26 27
     28 29 30 31 31 32 33 34
     35 36 37 37 38 39 40 41
     41 42 43 44 45 46 47 48
     48 49 50 51 52 53 54 54
     55 56 57 58 58 59 60 61
     62 63 64 65 66 67 68 69
     70 71 72 73 74 75 75 76
     77 78 79 80 81 82 83 84
     85 86 87 88 89 90 91 92
     93 94 94 95 96 97 98 99
     100 101 102 104 105 106 107 108
     109 110 111 112 113 114 115 116
     117 118 119 120 121 122 123 125
     126 127 128 129 130 131 132 133
     134 135 136 137 138 139 140 141
     142 143 144 146 147 148 149 150
     151 152 153 154 155 156 157 158
     159 160 161 162 163 164 165 167
     168 169 170 171 172 173 174 175
     176 178 179 180 181 182 183 184
     185 186 187 188 189 190 191 192
     193 194 195 196 197 199 200 201
     202 203 204 205 206 207 208 210
     211 212 213 214 215 216 217 219
     220 221 222 223 225 226 227 228
     229 230 231 233 234 235 236 237
     238 239 240 241 242 244 245 246
     247 248 249 250 251 253 254 255 >;

   bl-curve = < 0 1 1 2 2 3 3 4
     4 5 5 6 7 7 8 8
     9 9 10 10 11 11 12 12
     13 14 14 15 15 16 16 17
     17 18 18 19 20 20 21 21
     22 22 23 23 24 24 25 25
     26 27 27 28 28 29 29 30
     30 31 31 32 33 33 34 34
     35 35 36 36 37 37 38 38
     39 40 40 41 41 42 42 43
     43 44 44 45 46 46 47 47
     48 48 49 49 50 50 51 52
     52 53 53 54 54 55 55 56
     56 57 57 58 59 59 60 60
     61 61 62 62 63 63 64 65
     65 66 66 67 67 68 68 69
     69 70 70 71 72 72 73 73
     74 74 75 75 76 76 77 78
     78 79 79 80 80 81 81 82
     82 83 83 84 85 85 86 86
     87 87 88 88 89 89 90 92
     94 96 97 99 101 103 105 107
     109 110 112 114 116 118 120 122
     123 125 127 129 131 133 134 136
     138 140 142 144 146 147 149 151
     153 155 157 159 160 162 164 166
     168 170 172 173 175 177 179 181
     183 185 186 188 190 192 194 196
     198 199 201 203 205 207 209 211
     212 214 216 218 220 222 223 225
     227 229 231 233 235 236 238 240
     242 244 246 248 249 251 253 255 >;


   rom_14h {
    rom-addr = /bits/ 8 <0x14>;
    rom-val = /bits/ 8 <0x9f>;
   };


   rom_13h {
    rom-addr = /bits/ 8 <0x13>;
    rom-val = /bits/ 8 <0x01>;
   };


   rom_11h {
    rom-addr = /bits/ 8 <0x11>;
    rom-val = /bits/ 8 <0x05>;
   };
  };
 };

 i2c@c240000 {
  status = "okay";
  lp8556_backlight: lp8556-backlight-s-wqxga-10-1@2c {
   status = "disabled";
   disable-on-kernel-charging;
   compatible = "ti,lp8556";
   reg = <0x2C>;

   bl-name = "pwm-backlight";
   init-brt = /bits/ 8 <0xFF>;
   dev-ctrl = /bits/ 8 <0x80>;
   pwm-period = <40161>;

   pwm-names = "lp8556";
   pwms = <&tegra_pwm1 0 40161>;

   bl-measured = < 0 1 2 3 4 5 5 6
     7 8 9 10 11 11 12 13
     14 15 15 16 17 18 19 20
     21 22 22 23 24 25 26 27
     28 29 30 31 31 32 33 34
     35 36 37 37 38 39 40 41
     41 42 43 44 45 46 47 48
     48 49 50 51 52 53 54 54
     55 56 57 58 58 59 60 61
     62 63 64 65 66 67 68 69
     70 71 72 73 74 75 75 76
     77 78 79 80 81 82 83 84
     85 86 87 88 89 90 91 92
     93 94 94 95 96 97 98 99
     100 101 102 104 105 106 107 108
     109 110 111 112 113 114 115 116
     117 118 119 120 121 122 123 125
     126 127 128 129 130 131 132 133
     134 135 136 137 138 139 140 141
     142 143 144 146 147 148 149 150
     151 152 153 154 155 156 157 158
     159 160 161 162 163 164 165 167
     168 169 170 171 172 173 174 175
     176 178 179 180 181 182 183 184
     185 186 187 188 189 190 191 192
     193 194 195 196 197 199 200 201
     202 203 204 205 206 207 208 210
     211 212 213 214 215 216 217 219
     220 221 222 223 225 226 227 228
     229 230 231 233 234 235 236 237
     238 239 240 241 242 244 245 246
     247 248 249 250 251 253 254 255 >;
  };

 };

 vi-bypass@15700000{
  compatible = "nvidia,tegra186-vi-bypass";
  status = "okay";
 };

 tachometer@39c0000 {
  status = "okay";
 };

 generic_pwm_tachometer {
  pwms = <&tegra_tachometer 0 1000000>;
  status = "okay";
 };

 tegra_cec {
  status = "okay";
  compatible = "nvidia,tegra186-cec";
  reg = <0x0 0x03960000 0x0 0x00001000>;
  interrupts = <0 162 0x04>;
  clocks = <&tegra_car 94>;
  clock-names = "cec";
 };

 pmc@c370000 {
  nvidia,invert-interrupt;
 };

        mipical {
                status = "okay";
        };

 host1x {
  nvdisplay@15200000 {
                        status = "okay";
                        nvidia,dc-flags = <(1 << 0)>;
                        nvidia,emc-rate = <300000000>;
                        nvidia,fb-bpp = <32>;
                        nvidia,fb-flags = <(1 << 0)>;
   nvidia,fb-win = <0>;
   win-mask = <0x7>;
   nvidia,dc-or-node = "/host1x/dsi";
   nvidia,dc-connector = <&dsi>;
   nvidia,cmu-enable = <1>;
                };

  nvdisplay@15210000 {
   status = "okay";
   nvidia,dc-flags = <(1 << 0)>;
   nvidia,emc-clk-rate = <300000000>;
   nvidia,fb-bpp = <32>;
   nvidia,fb-flags = <(1 << 0)>;
   nvidia,fb-win = <3>;
   win-mask = <0x38>;
   nvidia,dc-or-node = "/host1x/sor1";
   nvidia,dc-connector = <&sor1>;
   nvidia,cmu-enable = <1>;
  };


  nvdisplay@15220000 {
   status = "okay";
   nvidia,dc-flags = <(1 << 0)>;
   nvidia,emc-clk-rate = <300000000>;
   nvidia,fb-bpp = <32>;
   nvidia,fb-flags = <(1 << 0)>;
   win-mask = <0x0>;
   nvidia,dc-or-node = "/host1x/sor";
   nvidia,dc-connector = <&sor0>;
   nvidia,cmu-enable = <1>;
  };

  dsi {
   nvidia,dsi-controller-vs = <1>;
   status = "disabled";
   panel-s-wuxga-8-0 {
    status = "disabled";
    nvidia,panel-rst-gpio = <&tegra_main_gpio ((15 * 8) + 3) 1>;
    nvidia,panel-bl-pwm-gpio = <&tegra_aon_gpio ((1 * 8) + 0) 1>;
    nvidia,panel-bl-en-gpio = <&tegra_aon_gpio ((1 * 8) + 3) 1>;
    nvidia,panel-en-gpio = <&gpio_i2c_0_77 4 1>;
    nvidia,en-vmm-vpp-with-i2c-config;
    nvidia,default_color_space = <0>;
    disp-default-out {
     nvidia,out-parent-clk = "pll_d";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
                                };
    smartdimmer {
     status = "disabled";
     nvidia,turn-off-brightness = <0>;
     nvidia,turn-on-brightness = <255>;
     nvidia,sw-update-delay = <0>;
     nvidia,aggressiveness = <5>;
     nvidia,phase-in-settings = <0>;
     nvidia,phase-in-adjustments = <0>;
     nvidia,sd-window-enable = <0>;
     nvidia,bl-device-name = "pwm-backlight";
     nvidia,gain_table = <
      0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000
      0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000
      0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000
      0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000
      0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144
      0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144
      0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144
      0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144 0x4144
      0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x428c
      0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x428c
      0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x428c
      0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x428c 0x4250
      0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4
      0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4
      0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4
      0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x43d4 0x42b4
      0x451c 0x451c 0x451c 0x451c 0x451c 0x451c 0x451c 0x451c
      0x451c 0x451c 0x451c 0x451c 0x451c 0x451c 0x451c 0x451c
      0x451c 0x451c 0x451c 0x451c 0x451c 0x451c 0x451c 0x451c
      0x451c 0x451c 0x451c 0x451c 0x451c 0x451c 0x44e0 0x4304
      0x4664 0x4664 0x4664 0x4664 0x4664 0x4664 0x4664 0x4664
      0x4664 0x4664 0x4664 0x4664 0x4664 0x4664 0x4664 0x4664
      0x4664 0x4664 0x4664 0x4664 0x4664 0x4664 0x4664 0x4664
      0x4664 0x4664 0x4664 0x4664 0x4664 0x4660 0x4570 0x4318
      0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac
      0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac
      0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x47ac
      0x47ac 0x47ac 0x47ac 0x47ac 0x47ac 0x4768 0x45e8 0x433c
      0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4
      0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4
      0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4 0x48f4
      0x48f4 0x48f4 0x48f4 0x48f4 0x48f0 0x482c 0x4644 0x4354
      0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c
      0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c
      0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a3c
      0x4a3c 0x4a3c 0x4a3c 0x4a3c 0x4a00 0x48c4 0x4688 0x4368
      0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84
      0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84
      0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84 0x4b84
      0x4b84 0x4b84 0x4b84 0x4b84 0x4af4 0x4960 0x46e0 0x4388
      0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc
      0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc
      0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc 0x4ccc
      0x4ccc 0x4ccc 0x4ccc 0x4ca8 0x4ba8 0x49c0 0x4708 0x4390
      0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14
      0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14
      0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14 0x4e14
      0x4e14 0x4e14 0x4e14 0x4db0 0x4c60 0x4a34 0x4748 0x43ac
      0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c
      0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c
      0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c 0x4f5c
      0x4f5c 0x4f5c 0x4f48 0x4e78 0x4cd4 0x4a6c 0x475c 0x43ac
      0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0
      0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0
      0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0 0x50a0
      0x50a0 0x50a0 0x5060 0x4f44 0x4d60 0x4ac4 0x478c 0x43c0
      0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8
      0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8
      0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8 0x51e8
      0x51e8 0x51e8 0x5158 0x4ff8 0x4dd8 0x4b14 0x47b4 0x43d0
      0x5330 0x5330 0x5330 0x5330 0x5330 0x5330 0x5330 0x5330
      0x5330 0x5330 0x5330 0x5330 0x5330 0x5330 0x5330 0x5330
      0x5330 0x5330 0x5330 0x5330 0x5330 0x5330 0x5330 0x5330
      0x5330 0x5314 0x5238 0x5098 0x4e44 0x4b54 0x47d8 0x43dc
      0x5478 0x5478 0x5478 0x5478 0x5478 0x5478 0x5478 0x5478
      0x5478 0x5478 0x5478 0x5478 0x5478 0x5478 0x5478 0x5478
      0x5478 0x5478 0x5478 0x5478 0x5478 0x5478 0x5478 0x5478
      0x5478 0x5424 0x5300 0x5124 0x4ea4 0x4b90 0x47f8 0x43e8
      0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0
      0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0
      0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0 0x55c0
      0x55b8 0x5518 0x53b4 0x51a4 0x4ef8 0x4bc4 0x4814 0x43f0
      0x5708 0x5708 0x5708 0x5708 0x5708 0x5708 0x5708 0x5708
      0x5708 0x5708 0x5708 0x5708 0x5708 0x5708 0x5708 0x5708
      0x5708 0x5708 0x5708 0x5708 0x5708 0x5708 0x5708 0x5708
      0x56dc 0x55f4 0x5458 0x5214 0x4f44 0x4bf0 0x4828 0x43f8
      0x5850 0x5850 0x5850 0x5850 0x5850 0x5850 0x5850 0x5850
      0x5850 0x5850 0x5850 0x5850 0x5850 0x5850 0x5850 0x5850
      0x5850 0x5850 0x5850 0x5850 0x5850 0x5850 0x5850 0x5850
      0x57e8 0x56bc 0x54e8 0x527c 0x4f88 0x4c18 0x483c 0x4400
      0x5998 0x5998 0x5998 0x5998 0x5998 0x5998 0x5998 0x5998
      0x5998 0x5998 0x5998 0x5998 0x5998 0x5998 0x5998 0x5998
      0x5998 0x5998 0x5998 0x5998 0x5998 0x5998 0x5998 0x5990
      0x58f4 0x579c 0x559c 0x5308 0x4ff4 0x4c64 0x486c 0x4414
      0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0
      0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0
      0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ae0 0x5ab8
      0x59d4 0x5840 0x5614 0x5358 0x5024 0x4c80 0x4878 0x4418
      0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28
      0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28
      0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5c28 0x5bd8
      0x5ac4 0x5908 0x56b4 0x53d8 0x5084 0x4cc4 0x48a4 0x4428
      0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d70
      0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d70
      0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d70 0x5d68 0x5cd0
      0x5b80 0x5990 0x5714 0x5418 0x50a8 0x4cd8 0x48ac 0x442c
      0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8
      0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8
      0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5eb8 0x5e9c 0x5dd4
      0x5c58 0x5a40 0x57a0 0x5484 0x50fc 0x4d10 0x48cc 0x443c
      0x6000 0x6000 0x6000 0x6000 0x6000 0x6000 0x6000 0x6000
      0x6000 0x6000 0x6000 0x6000 0x6000 0x6000 0x6000 0x6000
      0x6000 0x6000 0x6000 0x6000 0x6000 0x6000 0x5fc4 0x5ecc
      0x5d24 0x5ae8 0x5828 0x54ec 0x514c 0x4d48 0x48f0 0x4448
      0x6144 0x6144 0x6144 0x6144 0x6144 0x6144 0x6144 0x6144
      0x6144 0x6144 0x6144 0x6144 0x6144 0x6144 0x6144 0x6144
      0x6144 0x6144 0x6144 0x6144 0x6144 0x6144 0x60c4 0x5f8c
      0x5db4 0x5b50 0x586c 0x5518 0x5160 0x4d50 0x48f0 0x4448
      0x628c 0x628c 0x628c 0x628c 0x628c 0x628c 0x628c 0x628c
      0x628c 0x628c 0x628c 0x628c 0x628c 0x628c 0x628c 0x628c
      0x628c 0x628c 0x628c 0x628c 0x628c 0x6280 0x61cc 0x606c
      0x5e6c 0x5be4 0x58e0 0x5574 0x51a4 0x4d80 0x490c 0x4454
      0x63d4 0x63d4 0x63d4 0x63d4 0x63d4 0x63d4 0x63d4 0x63d4
      0x63d4 0x63d4 0x63d4 0x63d4 0x63d4 0x63d4 0x63d4 0x63d4
      0x63d4 0x63d4 0x63d4 0x63d4 0x63d4 0x63ac 0x62cc 0x6140
      0x5f1c 0x5c70 0x5950 0x55cc 0x51e4 0x4dac 0x4928 0x4460
      0x651c 0x651c 0x651c 0x651c 0x651c 0x651c 0x651c 0x651c
      0x651c 0x651c 0x651c 0x651c 0x651c 0x651c 0x651c 0x651c
      0x651c 0x651c 0x651c 0x651c 0x651c 0x64cc 0x63c0 0x6208
      0x5fc0 0x5cf8 0x59bc 0x561c 0x5220 0x4dd4 0x4940 0x446c
      0x6664 0x6664 0x6664 0x6664 0x6664 0x6664 0x6664 0x6664
      0x6664 0x6664 0x6664 0x6664 0x6664 0x6664 0x6664 0x6664
      0x6664 0x6664 0x6664 0x6664 0x6664 0x65e0 0x64a4 0x62c8
      0x605c 0x5d78 0x5a20 0x5668 0x525c 0x4dfc 0x4958 0x4474
      0x67ac 0x67ac 0x67ac 0x67ac 0x67ac 0x67ac 0x67ac 0x67ac
      0x67ac 0x67ac 0x67ac 0x67ac 0x67ac 0x67ac 0x67ac 0x67ac
      0x67ac 0x67ac 0x67ac 0x67ac 0x679c 0x66e8 0x6584 0x6380
      0x60f4 0x5df0 0x5a80 0x56b0 0x5290 0x4e20 0x4970 0x4480
      0x68f4 0x68f4 0x68f4 0x68f4 0x68f4 0x68f4 0x68f4 0x68f4
      0x68f4 0x68f4 0x68f4 0x68f4 0x68f4 0x68f4 0x68f4 0x68f4
      0x68f4 0x68f4 0x68f4 0x68f4 0x68c8 0x67e8 0x6654 0x642c
      0x6180 0x5e60 0x5ad8 0x56f4 0x52c0 0x4e44 0x4984 0x4488
      0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c
      0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x6a3c
      0x6a3c 0x6a3c 0x6a3c 0x6a3c 0x69ec 0x68d8 0x6720 0x64d4
      0x6208 0x5ecc 0x5b2c 0x5734 0x52f0 0x4e60 0x4994 0x4490
      0x6b84 0x6b84 0x6b84 0x6b84 0x6b84 0x6b84 0x6b84 0x6b84
      0x6b84 0x6b84 0x6b84 0x6b84 0x6b84 0x6b84 0x6b84 0x6b84
      0x6b84 0x6b84 0x6b84 0x6b80 0x6b00 0x69c0 0x67e0 0x6570
      0x6288 0x5f30 0x5b7c 0x5770 0x531c 0x4e80 0x49a8 0x4494
      0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc
      0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc 0x6ccc
      0x6ccc 0x6ccc 0x6ccc 0x6cc4 0x6c24 0x6acc 0x68d0 0x6648
      0x6344 0x5fd8 0x5c08 0x57e4 0x5378 0x4ec4 0x49d4 0x44ac
      0x6e14 0x6e14 0x6e14 0x6e14 0x6e14 0x6e14 0x6e14 0x6e14
      0x6e14 0x6e14 0x6e14 0x6e14 0x6e14 0x6e14 0x6e14 0x6e14
      0x6e14 0x6e14 0x6e14 0x6df8 0x6d28 0x6ba0 0x6980 0x66d8
      0x63b8 0x6034 0x5c50 0x5818 0x539c 0x4edc 0x49e0 0x44b0
      0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c
      0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c 0x6f5c
      0x6f5c 0x6f5c 0x6f5c 0x6f1c 0x6e1c 0x6c6c 0x6a28 0x6760
      0x6428 0x6088 0x5c90 0x584c 0x53c0 0x4ef4 0x49ec 0x44b4
      0x70a0 0x70a0 0x70a0 0x70a0 0x70a0 0x70a0 0x70a0 0x70a0
      0x70a0 0x70a0 0x70a0 0x70a0 0x70a0 0x70a0 0x70a0 0x70a0
      0x70a0 0x70a0 0x70a0 0x7034 0x6f04 0x6d30 0x6ac8 0x67e0
      0x648c 0x60d8 0x5cd0 0x5878 0x53e0 0x4f08 0x49f8 0x44bc
      0x71e8 0x71e8 0x71e8 0x71e8 0x71e8 0x71e8 0x71e8 0x71e8
      0x71e8 0x71e8 0x71e8 0x71e8 0x71e8 0x71e8 0x71e8 0x71e8
      0x71e8 0x71e8 0x71e8 0x7160 0x7014 0x6e24 0x6ba4 0x68a4
      0x6538 0x616c 0x5d4c 0x58e0 0x5430 0x4f44 0x4a20 0x44cc
      0x7330 0x7330 0x7330 0x7330 0x7330 0x7330 0x7330 0x7330
      0x7330 0x7330 0x7330 0x7330 0x7330 0x7330 0x7330 0x7330
      0x7330 0x7330 0x7320 0x7264 0x70ec 0x6ed4 0x6c34 0x6918
      0x6594 0x61b4 0x5d84 0x5908 0x544c 0x4f54 0x4a2c 0x44d0
      0x7478 0x7478 0x7478 0x7478 0x7478 0x7478 0x7478 0x7478
      0x7478 0x7478 0x7478 0x7478 0x7478 0x7478 0x7478 0x7478
      0x7478 0x7478 0x745c 0x7384 0x71f0 0x6fc0 0x6d04 0x69d4
      0x6638 0x6244 0x5dfc 0x5968 0x5498 0x4f90 0x4a50 0x44e0
      0x75c0 0x75c0 0x75c0 0x75c0 0x75c0 0x75c0 0x75c0 0x75c0
      0x75c0 0x75c0 0x75c0 0x75c0 0x75c0 0x75c0 0x75c0 0x75c0
      0x75c0 0x75c0 0x7580 0x7474 0x72b8 0x7064 0x6d88 0x6a3c
      0x668c 0x6280 0x5e28 0x598c 0x54b0 0x4f9c 0x4a58 0x44e4
      0x7708 0x7708 0x7708 0x7708 0x7708 0x7708 0x7708 0x7708
      0x7708 0x7708 0x7708 0x7708 0x7708 0x7708 0x7708 0x7708
      0x7708 0x7708 0x76b0 0x758c 0x73b4 0x7144 0x6e54 0x6af0
      0x6728 0x6308 0x5e9c 0x59e8 0x54f8 0x4fd4 0x4a78 0x44f4
      0x7850 0x7850 0x7850 0x7850 0x7850 0x7850 0x7850 0x7850
      0x7850 0x7850 0x7850 0x7850 0x7850 0x7850 0x7850 0x7850
      0x7850 0x7850 0x77c0 0x766c 0x746c 0x71d8 0x6ec8 0x6b4c
      0x6770 0x6340 0x5ec4 0x5a04 0x550c 0x4fdc 0x4a80 0x44f8
      0x7998 0x7998 0x7998 0x7998 0x7998 0x7998 0x7998 0x7998
      0x7998 0x7998 0x7998 0x7998 0x7998 0x7998 0x7998 0x7998
      0x7998 0x7990 0x78e4 0x7774 0x755c 0x72b0 0x6f88 0x6bf8
      0x6804 0x63c0 0x5f30 0x5a5c 0x5550 0x5010 0x4aa0 0x4504
      0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0
      0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0 0x7ae0
      0x7ae0 0x7ac0 0x79e0 0x7844 0x7604 0x7338 0x6ff4 0x6c48
      0x6844 0x63ec 0x5f50 0x5a74 0x5560 0x5018 0x4aa4 0x4508
      0x7c28 0x7c28 0x7c28 0x7c28 0x7c28 0x7c28 0x7c28 0x7c28
      0x7c28 0x7c28 0x7c28 0x7c28 0x7c28 0x7c28 0x7c28 0x7c28
      0x7c28 0x7bf8 0x7afc 0x7940 0x76e8 0x7404 0x70ac 0x6cec
      0x68d0 0x6468 0x5fb8 0x5ac8 0x55a0 0x5048 0x4ac4 0x4514
      0x7d70 0x7d70 0x7d70 0x7d70 0x7d70 0x7d70 0x7d70 0x7d70
      0x7d70 0x7d70 0x7d70 0x7d70 0x7d70 0x7d70 0x7d70 0x7d70
      0x7d70 0x7d2c 0x7c10 0x7a3c 0x77cc 0x74d0 0x7160 0x6d8c
      0x695c 0x64dc 0x601c 0x5b18 0x55e0 0x5078 0x4ae0 0x4524
      0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8
      0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8 0x7eb8
      0x7eb8 0x7e40 0x7cf4 0x7af4 0x785c 0x7544 0x71bc 0x6dd0
      0x6990 0x6504 0x6034 0x5b28 0x55ec 0x507c 0x4ae4 0x4524
      0x8000 0x8000 0x8000 0x8000 0x8000 0x8000 0x8000 0x8000
      0x8000 0x8000 0x8000 0x8000 0x8000 0x8000 0x8000 0x8000
      0x7ffc 0x7f68 0x7e00 0x7be4 0x7938 0x7608 0x7268 0x6e68
      0x6a14 0x6574 0x6094 0x5b78 0x5628 0x50a8 0x4b00 0x4530
     >;
     nvidia,backlight_table = <
      255 243 232 222 212 203 194 186 179 171 165 158 152
      146 141 136 131 126 122 118 114 110 106 103 100 96
      93 90 88 85 83 80 78 76 73 71 69 67 66 64 62 61 59
      58 56 55 53 52 51 49 48
     >;
    };
   };
   panel-s-wqxga-10-1 {
    status = "disabled";
    nvidia,panel-rst-gpio = <&tegra_main_gpio ((15 * 8) + 3) 1>;
    nvidia,panel-bl-pwm-gpio = <&tegra_aon_gpio ((1 * 8) + 0) 1>;
    disp-default-out {
     nvidia,out-parent-clk = "pll_d";
     nvidia,out-rotation = <180>;
    };
    smartdimmer {
     status = "disabled";
     nvidia,turn-off-brightness = <0>;
     nvidia,turn-on-brightness = <255>;
     nvidia,sw-update-delay = <0>;
     nvidia,aggressiveness = <5>;
     nvidia,phase-in-settings = <0>;
     nvidia,phase-in-adjustments = <0>;
     nvidia,sd-window-enable = <0>;
     nvidia,bl-device-name = "pwm-backlight";
    };
   };
                        panel-null-dsi-hotplug {
    status = "disabled";
    disp-default-out {
     nvidia,out-parent-clk = "pll_d";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };
    smartdimmer {
     status = "disabled";
    };
   };
  };

  sor{
   status = "okay";
   nvidia,xbar-ctrl = <0 1 2 3 4>;
   nvidia,hpd-gpio = <&tegra_main_gpio ((15 * 8) + 0) 1>;
   panel-s-edp-uhdtv-15-6 {
    nvidia,panel-bl-pwm-gpio = <&tegra_aon_gpio ((1 * 8) + 5) 0>;
   };
   hdmi-display {
    status = "disabled";
   };
   dp-display {
    status = "disabled";
   };
  };
  sor1 {
   status = "okay";
   nvidia,xbar-ctrl = <0 1 2 3 4>;
   nvidia,hpd-gpio = <&tegra_main_gpio ((15 * 8) + 1) 1>;
   nvidia,active-panel = <&sor1_hdmi_display>;
   hdmi-display {
    status = "okay";
   };
   dp-display {
    status = "disabled";
   };
  };
  dpaux@155c0000 {
   status = "okay";
  };
  dpaux@15040000 {
   status = "okay";
  };
 };

 sdhci@3460000 {
  uhs-mask = <0x0>;
  nvidia,enable-strobe-mode;
  nvidia,en-periodic-cflush;
  nvidia,periodic-cflush-to = <100>;
  nvidia,enable-hwcq;
  mmc-hs400-enhanced-strobe;
  status = "okay";
 };

 sdhci@3440000 {
  uhs-mask = <0x8>;
  only-1-8-v;
  status = "disabled";
 };

 sdhci@3420000 {
  status = "disabled";
 };

 sdhci@3400000 {
  cd-gpios = <&tegra_main_gpio ((15 * 8) + 6) 0>;
  wp-gpios = <&tegra_main_gpio ((15 * 8) + 4) 0>;
  cd-inverted;
  wp-inverted;
  uhs-mask = <0x8>;
  status = "okay";
 };


 aconnect@2a41000 {

 adsp_audio {
  compr-ops = <1>;
  num-plugin = <5>;
  plugin-info-1 {
   plugin-name = "mp3-dec1";
   firmware-name = "nvmp3dec.elf";
   widget-name = "MP3-DEC1";
  };
  plugin-info-2 {
   plugin-name = "spkprot";
   firmware-name = "nvspkprot.elf";
   widget-name = "SPKPROT-SW";
  };
  plugin-info-3 {
   plugin-name = "src";
   firmware-name = "nvsrc.elf";
   widget-name = "SRC";
  };
  plugin-info-4 {
   plugin-name = "aac-dec1";
   firmware-name = "nvaacdec.elf";
   widget-name = "AAC-DEC1";
  };
  plugin-info-5 {
   plugin-name = "aec";
   firmware-name = "nvoice.elf";
   widget-name = "AEC";
  };
 };

 };



 aconnect@2a41000 {

 ahub {

  i2s@2901500 {
   bclk-ratio = <4>;
  };

  admaif@290f000 {
   dma-buffer-size = <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>,
      <32768>, <32768>, <32768>, <32768>;
  };
 };

 };

 hda@3510000 {
  status = "okay";
       };

 tegra_sound: sound {
  compatible = "nvidia,tegra-audio-t186ref-mobile-rt565x";
  nvidia,model = "tegra-snd-t186ref-mobile-rt565x";
  nvidia,num-codec-link = <12>;
  clocks = <&tegra_car 271>,
    <&tegra_car 246>,
    <&tegra_car 124>;
  clock-names = "pll_a", "pll_a_out0", "extern1";
  assigned-clocks = <&tegra_car 246>,
      <&tegra_car 124>;
  assigned-clock-parents = <&tegra_car 271>,
      <&tegra_car 246>;
  resets = <&tegra_car 146>;
  reset-names = "extern1_rst";

  status = "okay";
  nvidia,audio-routing =
   "x Headphone", "x OUT",
   "x IN", "x Mic",
   "y Headphone", "y OUT",
   "y IN", "y Mic",
   "z Headphone", "z OUT",
   "z IN", "z Mic",
   "m Headphone", "m OUT",
   "m IN", "m Mic",
   "n Headphone", "n OUT",
   "n IN", "n Mic",
   "o Headphone", "o OUT",
   "o IN", "o Mic",
   "a IN", "a Mic",
   "b IN", "b Mic",
   "c IN", "c Mic",
   "d IN", "d Mic",
   "d1 Headphone", "d1 OUT",
   "d3 Headphone", "d3 OUT";

  nvidia,xbar = <&tegra_axbar>;
  mclk-fs = <256>;

  rt565x_dai_link: nvidia,dai-link-1 {
   link-name = "spdif-dit-0";
   cpu-dai = <&tegra_i2s1>;
   codec-dai = <&spdif_dit0>;
   cpu-dai-name = "I2S1";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "x";
   status = "okay";
  };
  nvidia,dai-link-2 {
   link-name = "spdif-dit-1";
   cpu-dai = <&tegra_i2s2>;
   codec-dai = <&spdif_dit1>;
   cpu-dai-name = "I2S2";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "y";
   status = "okay";
  };
  nvidia,dai-link-3 {
   link-name = "spdif-dit-2";
   cpu-dai = <&tegra_i2s3>;
   codec-dai = <&spdif_dit2>;
   cpu-dai-name = "I2S3";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "z";
   status = "okay";
  };
  nvidia,dai-link-4 {
   link-name = "spdif-dit-3";
   cpu-dai = <&tegra_i2s4>;
   codec-dai = <&spdif_dit3>;
   cpu-dai-name = "I2S4";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "m";
   status = "okay";
  };
  nvidia,dai-link-5 {
   link-name = "spdif-dit-4";
   cpu-dai = <&tegra_i2s5>;
   codec-dai = <&spdif_dit4>;
   cpu-dai-name = "I2S5";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "n";
   status = "okay";
  };
  nvidia,dai-link-6 {
   link-name = "spdif-dit-6";
   cpu-dai = <&tegra_i2s6>;
   codec-dai = <&spdif_dit6>;
   cpu-dai-name = "I2S6";
   codec-dai-name = "dit-hifi";
   tx-mask = <0xFF>;
   rx-mask = <0xFF>;
   format = "dsp_a";
   bitclock-inversion;
   bit-format = "s16_le";
   srate = <8000>;
   num-channel = <1>;
   ignore_suspend;
   name-prefix = "o";
   status = "okay";
  };
  nvidia,dai-link-7 {
   link-name = "spdif-dit-7";
   cpu-dai = <&tegra_dmic1>;
   codec-dai = <&spdif_dit7>;
   cpu-dai-name = "DMIC1";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   ignore_suspend;
   num-channel = <2>;
   name-prefix = "a";
   status = "okay";
  };
  nvidia,dai-link-8 {
   link-name = "spdif-dit-8";
   cpu-dai = <&tegra_dmic2>;
   codec-dai = <&spdif_dit8>;
   cpu-dai-name = "DMIC2";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   ignore_suspend;
   num-channel = <2>;
   name-prefix = "b";
   status = "okay";
  };
  nvidia,dai-link-9 {
   link-name = "spdif-dit-9";
   cpu-dai = <&tegra_dmic3>;
   codec-dai = <&spdif_dit9>;
   cpu-dai-name = "DMIC3";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   ignore_suspend;
   num-channel = <2>;
   name-prefix = "c";
   status = "okay";
  };
  nvidia,dai-link-10 {
   link-name = "spdif-dit-10";
   cpu-dai = <&tegra_dmic4>;
   codec-dai = <&spdif_dit10>;
   cpu-dai-name = "DMIC4";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   ignore_suspend;
   num-channel = <2>;
   name-prefix = "d";
   status = "okay";
  };
  nvidia,dai-link-11 {
   link-name = "dspk1-playback";
   cpu-dai = <&tegra_dspk1>;
   codec-dai = <&spdif_dit13>;
   cpu-dai-name = "DSPK1";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "d3";
   status = "okay";
  };
  dspk_1_dai_link: nvidia,dai-link-12 {
   link-name = "dspk-playback-l";
   cpu-dai = <&tegra_dspk2>;
   codec-dai = <&spdif_dit11>;
   cpu-dai-name = "DSPK2";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "d1";
   status = "okay";
  };
  dspk_2_dai_link: nvidia,dai-link-13 {
   link-name = "dspk-playback-r";
   cpu-dai = <&tegra_dspk2>;
   codec-dai = <&spdif_dit12>;
   cpu-dai-name = "DSPK2";
   codec-dai-name = "dit-hifi";
   format = "i2s";
   bit-format = "s16_le";
   srate = <48000>;
   num-channel = <2>;
   ignore_suspend;
   name-prefix = "d2";
   status = "okay";
                };
 };

 backlight {
  status = "okay";
  panel-s-wuxga-8-0-bl {
   pwms = <&tegra_pwm1 0 40161>;
  };
  panel-s-wqxga-10-1-bl {
   pwms = <&tegra_pwm1 0 1000000>;
  };
                panel-s-edp-uhdtv-15-6-bl {
                        pwms = <&tegra_pwm3 0 5000000>;
                };
  panel-a-edp-1080p-14-0-bl {
   pwms = <&tegra_pwm1 0 1000000>;
  };
 };

 pwm@3280000 {
  status = "okay";
 };

 pwm@3290000 {
  status = "okay";
 };

 pwm@32a0000 {
  status = "okay";
 };

 pwm@c340000 {
  status = "okay";
 };

 soft_wdt:soft_watchdog {
  compatible = "softdog-platform";
  status = "okay";
 };

 mailbox@3538000 {
  status = "okay";
 };

 xudc@3550000 {
  extcon-cables = <&vbus_id_extcon 0>;
  extcon-cable-names = "vbus";
  #extcon-cells = <1>;
 };


 xhci@3530000 {
  extcon-cables = <&vbus_id_extcon 1>;
  extcon-cable-names = "id";
  #extcon-cells = <1>;
 };

 xotg {
  extcon-cables = <&vbus_id_extcon 1>, <&vbus_id_extcon 0>;
  extcon-cable-names = "id", "vbus";
  #extcon-cells = <1>;
 };

 bwmgr {
  status = "okay";
 };

 tegra-hsp@3c00000 {
  status = "okay";
 };

 tegra-hsp@b150000 {
  status = "okay";
 };

 rtcpu@b000000 {
  status = "okay";
 };

 sce-ivc-channels {
  i2c@480 {
   status = "okay";
  };
 };






 reserved-memory {
  dummy_reserved: dummy_mem_region {
   compatible = "nvidia,dummy_mem_region";


   reg = <0x2 0x60000000 0x0 0xfff0000>;






   no-map;
   status = "disabled";
  };
 };

 dummy-mem-carveout {
  compatible = "nvidia,dummy_mem_carveout";
  memory-region = <&dummy_reserved>;
  status = "disabled";
 };
};
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common-p3310-1000-a00.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-p3310-1000-a00-powermon.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-p3310-1000-a00-powermon.dtsi"
/ {
 i2c@3160000 {
  ina3221x_40: ina3221x@40 {
   compatible = "ti,ina3221x";
   reg = <0x40>;
   ti,trigger-config = <0x7003>;
   ti,continuous-config = <0x7c07>;
   ti,enable-forced-continuous;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   channel@0 {
    reg = <0x0>;
    ti,rail-name = "VDD_SYS_GPU";
    ti,shunt-resistor-mohm = <5>;
   };
   channel@1 {
    reg = <0x1>;
    ti,rail-name = "VDD_SYS_SOC";
    ti,shunt-resistor-mohm = <5>;
   };
   channel@2 {
    reg = <0x2>;
    ti,rail-name = "VDD_4V0_WIFI";
    ti,shunt-resistor-mohm = <10>;
   };
  };
  ina3221x_41: ina3221x@41 {
   compatible = "ti,ina3221x";
   reg = <0x41>;
   ti,trigger-config = <0x7003>;
   ti,continuous-config = <0x7c07>;
   ti,enable-forced-continuous;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   channel@0 {
    reg = <0x0>;
    ti,rail-name = "VDD_IN";
    ti,shunt-resistor-mohm = <1>;
   };
   channel@1 {
    reg = <0x1>;
    ti,rail-name = "VDD_SYS_CPU";
    ti,shunt-resistor-mohm = <5>;
   };
   channel@2 {
    reg = <0x2>;
    ti,rail-name = "VDD_SYS_DDR";
    ti,shunt-resistor-mohm = <5>;
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common-p3310-1000-a00.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-thermal.dtsi" 1
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-thermal.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/thermal/thermal.h" 1
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-thermal.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-balanced-throttle-te770d-ucm2.dtsi" 1
# 21 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-balanced-throttle-te770d-ucm2.dtsi"
/{
 bthrot_cdev {
  compatible = "nvidia,tegra18x-balanced-throttle";
  clocks = <&tegra_car 578>,
     <&tegra_car 579>,
     <&tegra_car 310>,
     <&tegra_car 58>;
  clock-names = "mcpu", "bcpu", "gpu", "emc";

  skin_balanced {
   cdev-type = "skin-balanced";
   cooling-min-state = <0>;
   cooling-max-state = <66>;
   #cooling-cells = <2>;
   throttle_table = <
    1935200 1935200 1250500 4294967295
    1910360 1910360 1232796 4294967295
    1885520 1885520 1215092 4294967295
    1860680 1860680 1197388 4294967295
    1835840 1835840 1179685 4294967295
    1811000 1811000 1161981 4294967295
    1786160 1786160 1144277 4294967295
    1761320 1761320 1126573 4294967295
    1736480 1736480 1108869 4294967295
    1711640 1711640 1091165 4294967295
    1686800 1686800 1073462 4294967295
    1661960 1661960 1055758 4294967295
    1637120 1637120 1038054 4294967295
    1612280 1612280 1020350 4294967295
    1587440 1587440 1002646 4294967295
    1562600 1562600 984942 4294967295
    1537760 1537760 967238 4294967295
    1512920 1512920 949535 4294967295
    1488080 1488080 931831 4294967295
    1463240 1463240 914127 4294967295
    1438400 1438400 896423 4294967295
    1413560 1413560 878719 4294967295
    1388720 1388720 861015 4294967295
    1363880 1363880 843312 4294967295
    1339040 1339040 825608 4294967295
    1314200 1314200 807904 4294967295
    1289360 1289360 790200 4294967295
    1264520 1264520 772496 4294967295
    1239680 1239680 754792 4294967295
    1214840 1214840 737088 4294967295
    1190000 1190000 719385 4294967295
    1165160 1165160 701681 4294967295
    1140320 1140320 683977 4294967295
    1115480 1115480 666273 4294967295
    1090640 1090640 648569 4294967295
    1065800 1065800 630865 4294967295
    1040960 1040960 613162 4294967295
    1016120 1016120 595458 4294967295
    991280 991280 577754 4294967295
    966440 966440 560050 4294967295
    941600 941600 542346 4294967295
    916760 916760 524642 4294967295
    891920 891920 506938 4294967295
    867080 867080 489235 4294967295
    842240 842240 471531 4294967295
    817400 817400 453827 4294967295
    792560 792560 436123 4294967295
    767720 767720 418419 4294967295
    742880 742880 400715 4294967295
    718040 718040 383012 4294967295
    693200 693200 365308 4294967295
    668360 668360 347604 4294967295
    643520 643520 329900 4294967295
    618680 618680 312196 4294967295
    593840 593840 294492 4294967295
    569000 569000 276788 4294967295
    544160 544160 259085 4294967295
    519320 519320 241381 4294967295
    494480 494480 223677 4294967295
    469640 469640 205973 4294967295
    444800 444800 188269 4294967295
    419960 419960 170565 4294967295
    395120 395120 152862 4294967295
    370280 370280 135158 4294967295
    345440 345440 117454 4294967295
    320600 320600 99750 4294967295
   >;
  };
  gpu_balanced {
   cdev-type = "gpu-balanced";
   cooling-min-state = <0>;
   cooling-max-state = <52>;
   #cooling-cells = <2>;
   throttle_table = <
    1935200 1935200 1225500 4294967295
    1910360 1910360 1203426 4294967295
    1885520 1885520 1181353 4294967295
    1860680 1860680 1159279 4294967295
    1835840 1835840 1137206 4294967295
    1811000 1811000 1115132 4294967295
    1786160 1786160 1093059 4294967295
    1761320 1761320 1070985 4294967295
    1736480 1736480 1048912 4294967295
    1711640 1711640 1026838 4294967295
    1686800 1686800 1004765 4294967295
    1661960 1661960 982691 4294967295
    1637120 1637120 960618 4294967295
    1612280 1612280 938544 4294967295
    1587440 1587440 916471 4294967295
    1562600 1562600 894397 4294967295
    1537760 1537760 872324 4294967295
    1512920 1512920 850250 4294967295
    1488080 1488080 828176 4294967295
    1463240 1463240 806103 4294967295
    1438400 1438400 784029 4294967295
    1413560 1413560 761956 4294967295
    1388720 1388720 739882 4294967295
    1363880 1363880 717809 4294967295
    1339040 1339040 695735 4294967295
    1314200 1314200 673662 4294967295
    1289360 1289360 651588 4294967295
    1264520 1264520 629515 4294967295
    1239680 1239680 607441 4294967295
    1214840 1214840 585368 4294967295
    1190000 1190000 563294 4294967295
    1165160 1165160 541221 4294967295
    1140320 1140320 519147 4294967295
    1115480 1115480 497074 4294967295
    1090640 1090640 475000 4294967295
    1065800 1065800 452926 4294967295
    1040960 1040960 430853 4294967295
    1016120 1016120 408779 4294967295
    991280 991280 386706 4294967295
    966440 966440 364632 4294967295
    941600 941600 342559 4294967295
    916760 916760 320485 4294967295
    891920 891920 298412 4294967295
    867080 867080 276338 4294967295
    842240 842240 254265 4294967295
    817400 817400 232191 4294967295
    792560 792560 210118 4294967295
    767720 767720 188044 4294967295
    742880 742880 165971 4294967295
    718040 718040 143897 4294967295
    693200 693200 121824 4294967295
    668360 668360 99750 4294967295
   >;
  };
  cpu_balanced {
   cdev-type = "cpu-balanced";
   cooling-min-state = <0>;
   cooling-max-state = <66>;
   #cooling-cells = <2>;
   throttle_table = <
    1935200 1935200 4294967295 4294967295
    1910360 1910360 4294967295 4294967295
    1885520 1885520 4294967295 4294967295
    1860680 1860680 4294967295 4294967295
    1835840 1835840 4294967295 4294967295
    1811000 1811000 4294967295 4294967295
    1786160 1786160 4294967295 4294967295
    1761320 1761320 4294967295 4294967295
    1736480 1736480 4294967295 4294967295
    1711640 1711640 4294967295 4294967295
    1686800 1686800 1300500 4294967295
    1661960 1661960 1278668 4294967295
    1637120 1637120 1256836 4294967295
    1612280 1612280 1235005 4294967295
    1587440 1587440 1213173 4294967295
    1562600 1562600 1191341 4294967295
    1537760 1537760 1169509 4294967295
    1512920 1512920 1147677 4294967295
    1488080 1488080 1125845 4294967295
    1463240 1463240 1104014 4294967295
    1438400 1438400 1082182 4294967295
    1413560 1413560 1060350 4294967295
    1388720 1388720 1038518 4294967295
    1363880 1363880 1016686 4294967295
    1339040 1339040 994855 4294967295
    1314200 1314200 973023 4294967295
    1289360 1289360 951191 4294967295
    1264520 1264520 929359 4294967295
    1239680 1239680 907527 4294967295
    1214840 1214840 885695 4294967295
    1190000 1190000 863864 4294967295
    1165160 1165160 842032 4294967295
    1140320 1140320 820200 4294967295
    1115480 1115480 798368 4294967295
    1090640 1090640 776536 4294967295
    1065800 1065800 754705 4294967295
    1040960 1040960 732873 4294967295
    1016120 1016120 711041 4294967295
    991280 991280 689209 4294967295
    966440 966440 667377 4294967295
    941600 941600 645545 4294967295
    916760 916760 623714 4294967295
    891920 891920 601882 4294967295
    867080 867080 580050 4294967295
    842240 842240 558218 4294967295
    817400 817400 536386 4294967295
    792560 792560 514555 4294967295
    767720 767720 492723 4294967295
    742880 742880 470891 4294967295
    718040 718040 449059 4294967295
    693200 693200 427227 4294967295
    668360 668360 405395 4294967295
    643520 643520 383564 4294967295
    618680 618680 361732 4294967295
    593840 593840 339900 4294967295
    569000 569000 318068 4294967295
    544160 544160 296236 4294967295
    519320 519320 274405 4294967295
    494480 494480 252573 4294967295
    469640 469640 230741 4294967295
    444800 444800 208909 4294967295
    419960 419960 187077 4294967295
    395120 395120 165245 4294967295
    370280 370280 143414 4294967295
    345440 345440 121582 4294967295
    320600 320600 99750 4294967295
   >;
  };
  emergency_balanced {
   cdev-type = "emergency-balanced";
   cooling-min-state = <0>;
   cooling-max-state = <1>;
   #cooling-cells = <2>;
   throttle_table = <
    1122000 1122000 391000 396000
   >;
  };
 };
};
# 21 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-thermal.dtsi" 2




/ {
 i2c@c250000 {
  status = "okay";

  tegra_tmp451: temp-sensor@4c {
   status = "okay";
   #thermal-sensor-cells = <1>;
   compatible = "ti,tmp451";
   reg = <0x4c>;
   sensor-name = "tmp451-ext";
   supported-hwrev = <1>;
   offset = <(-44)>;
   conv-rate = <0x06>;
   extended-rage = <1>;

   interrupt-parent = <&tegra_aon_gpio>;
   interrupts = <((2 * 8) + 0) 0x00000008>;
   temp-alert-gpio = <&tegra_aon_gpio ((2 * 8) + 0) 0>;



   loc {

    shutdown-limit = <107>;
   };
   ext {
    shutdown-limit = <107>;
   };
  };
 };

 thermal-zones {
  status = "okay";

  Tboard_tegra: Tboard_tegra {
   status = "okay";
   polling-delay = <0>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&tegra_tmp451 0>;

   thermal-zone-params {
    governor-name = "pid_thermal_gov";
   };

   trips {
    trip_critical {
     type = "critical";
     temperature = <107000>;
     hysteresis = <1>;
    };
   };
  };

  Tdiode_tegra: Tdiode_tegra {
   status = "okay";
   polling-delay = <0>;
   polling-delay-passive = <1000>;
   thermal-sensors = <&tegra_tmp451 1>;

   thermal-zone-params {
    governor-name = "pid_thermal_gov";
   };

   trips {
    trip_critical {

     temperature = <107000>;
     type = "critical";
     hysteresis = <0>;
     writable;
    };
   };
  };

  BCPU-therm {
   status = "okay";
   polling-delay-passive = <500>;

   thermal-zone-params {
    governor-name = "step_wise";
   };

   trips {
    trip_critical {
     temperature = <100500>;
     type = "critical";
     hysteresis = <0>;
     writable;
    };
    trip_bthrot {
     temperature = <95500>;
     type = "passive";
     hysteresis = <0>;
     writable;
    };
   };
   cooling-maps {
    map0 {
     trip = <&{/thermal-zones/BCPU-therm/trips/trip_bthrot}>;
     cdev-type = "cpu-balanced";
     cooling-device = <&{/bthrot_cdev/cpu_balanced} 0xffffffff 0xffffffff>;
    };
   };
  };

  MCPU-therm {
   status = "okay";
   polling-delay-passive = <500>;

   thermal-zone-params {
    governor-name = "step_wise";
   };

   trips {
    trip_critical {
     temperature = <100500>;
     type = "critical";
     hysteresis = <0>;
     writable;
    };
    trip_bthrot {
     temperature = <95500>;
     type = "passive";
     hysteresis = <0>;
     writable;
    };
   };
   cooling-maps {
    map0 {
     trip = <&{/thermal-zones/MCPU-therm/trips/trip_bthrot}>;
     cdev-type = "cpu-balanced";
     cooling-device = <&{/bthrot_cdev/cpu_balanced} 0xffffffff 0xffffffff>;
    };
   };
  };

  PLL-therm {
   status = "okay";
  };

  GPU-therm {
   thermal-sensors = <&{/bpmp/bpmpthermal} 6>;
   status = "okay";
   polling-delay-passive = <250>;

   thermal-zone-params {
    governor-name = "step_wise";
   };
   trips {
    trip_critical {
     temperature = <100500>;
     type = "critical";
     hysteresis = <0>;
     writable;
    };
    trip_bthrot {
     temperature = <95500>;
     type = "passive";
     hysteresis = <0>;
     writable;
    };
   };

   cooling-maps {
    map0 {
     trip = <&{/thermal-zones/GPU-therm/trips/trip_bthrot}>;
     cdev-type = "gpu-balanced";
     cooling-device = <&{/bthrot_cdev/gpu_balanced} 0xffffffff 0xffffffff>;
    };
   };
  };
 };
};
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common-p3310-1000-a00.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-tskin-feature.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-tskin-feature.dtsi"
# 1 "./nvidia/soc/t18x/kernel-include/dt-bindings/thermal/tegra186-skin-thermal.h" 1
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-tskin-feature.dtsi" 2
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/iio/meter/ina3221x.h" 1
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-tskin-feature.dtsi" 2

/ {
 tegra_skin_thermal {
  compatible = "nvidia,tegra-skin-thermal";
  #thermal-sensor-cells = <1>;

  io-channels = <&ina3221x_40 (0 * 5 + 0 + 0)>,
    <&ina3221x_40 (0 * 5 + 1 + 0)>,
    <&ina3221x_41 (0 * 5 + 3 + 0)>;
  io-channel-names = "gpu-voltage", "gpu-current", "vddin-power";

  pf_backlight: power_feature@0 {
   #power-feature-cells = <1>;
   type = <0>;
   rc_k = <1>;
   resistance = <1>;
  };

  pf_iio_ina3221: power_feature@1 {
   #power-feature-cells = <1>;
   type = <1>;
   rc_k = <1>;
   resistance = <1>;
  };

  hs0: hotspot@0 {
   power-features-list = <&pf_backlight &lp8557_backlight
        &pf_iio_ina3221 0
        &pf_iio_ina3221 1>;
   offset = <3>;
   rc_k = <1>;
   reference-sensor = <&Tboard_tegra>;
  };

  hs1: hotspot@1 {
   power-features-list = <&pf_backlight &lp8557_backlight>;
   offset = <3>;
   rc_k = <1>;
   reference-sensor = <&Tboard_tegra>;
  };

  hs2: hotspot@2 {
   power-features-list = <&pf_backlight &lp8557_backlight
        &pf_iio_ina3221 2>;
   offset = <3>;
   rc_k = <1>;
   reference-sensor = <&Tboard_tegra>;
  };

  skin-sensor@0 {
   thermal-sensor = <0>;
   hotspot-list = <&hs0 &hs1>;
  };

  skin-sensor@1 {
   thermal-sensor = <1>;
   hotspot-list = <&hs1>;
  };

  skin-sensor@2 {
   thermal-sensor = <2>;
   hotspot-list = <&hs2>;
  };
 };
};
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common-p3310-1000-a00.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-thermal-userspace-alert.dtsi" 1
# 14 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-thermal-userspace-alert.dtsi"
/ {
 bcpu_alert: bcpu-throttle-alert {
  compatible = "userspace-therm-alert";
  cdev-type = "bcpu-throttle-alert";
  status = "disabled";
  #cooling-cells = <2>;
 };

 mcpu_alert: mcpu-throttle-alert {
  compatible = "userspace-therm-alert";
  cdev-type = "mcpu-throttle-alert";
  status = "disabled";
  #cooling-cells = <2>;
 };

 gpu_alert: gpu-throttle-alert {
  compatible = "userspace-therm-alert";
  cdev-type = "gpu-throttle-alert";
  status = "disabled";
  #cooling-cells = <2>;
 };

 thermal-zones {
  BCPU-therm {
   cooling-maps {
    user-alert-map0 {
     trip = <&{/thermal-zones/BCPU-therm/trips/trip_bthrot}>;
     cooling-device = <&bcpu_alert 1 1>;
    };
   };
  };
  MCPU-therm {
   cooling-maps {
    user-alert-map0 {
     trip = <&{/thermal-zones/MCPU-therm/trips/trip_bthrot}>;
     cooling-device = <&mcpu_alert 1 1>;
    };
   };
  };
  GPU-therm {
   cooling-maps {
    user-alert-map0 {
     trip = <&{/thermal-zones/GPU-therm/trips/trip_bthrot}>;
     cooling-device = <&gpu_alert 1 1>;
    };
   };
  };
 };
};
# 21 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-common-p3310-1000-a00.dtsi" 2





/ {
        model = "quill-3310";
        compatible = "nvidia,quill-3310", "nvidia,tegra186";

        #address-cells = <2>;
        #size-cells = <2>;

 pmc@c360000 {
  nvidia,restrict-voltage-switch;
  iopad-defaults {
   sdmmc-io-pads {
    pins = "sdmmc1-hv", "sdmmc2-hv", "sdmmc3-hv";
    nvidia,enable-voltage-switching;
   };
  };
 };

 spi@3210000 {
  status = "okay";
 };

 spi@3240000 {
  status = "okay";
  spi@0 {
   compatible = "tegra-spidev";
   reg = <0x0>;
   spi-max-frequency = <33000000>;
   controller-data {
    nvidia,enable-hw-based-cs;
    nvidia,rx-clk-tap-delay = <0x8>;
    nvidia,tx-clk-tap-delay = <0x16>;
   };
  };
  spi@1 {
   compatible = "tegra-spidev";
   reg = <0x1>;
   spi-max-frequency = <33000000>;
   controller-data {
    nvidia,enable-hw-based-cs;
    nvidia,rx-clk-tap-delay = <0x8>;
    nvidia,tx-clk-tap-delay = <0x16>;
   };
  };
 };

 gpio@2200000 {
  wifi_over_pcie {
   gpio-hog;
   gpios = <((17 * 8) + 4) 0>;
   output-low;
   label = "wifi-over-pcie";
   status = "disabled";
  };
  pcie0_lane2_mux {
   gpio-hog;
   gpios = <((17 * 8) + 3) 0>;
   output-low;
   label = "pcie-lane2-mux";
   status = "disabled";
  };
  e3325_sdio_rst {
   gpio-hog;
   gpios = <((1 * 8) + 6) 0>;
   output-high;
   label = "e3325-sdio-rst";
   status = "disabled";
  };
  e3325_lane0_mux {
   gpio-hog;
   gpios = <((1 * 8) + 4) 0>;
   output-low;
   label = "e3325-lane0-mux";
   status = "disabled";
  };
 };

 ahci-sata@3507000 {
  status = "okay";
 };

 external-connection {
  vbus_id_extcon: extcon@1 {
   compatible = "extcon-gpio-states";
   reg = <0x1>;
   extcon-gpio,name = "VBUS";
   extcon-gpio,wait-for-gpio-scan = <0>;
   extcon-gpio,cable-states = <0x3 0x0
          0x0 0x2
          0x1 0x2
          0x2 0x1>;
   gpios = <&tegra_main_gpio ((19 * 8) + 7) 0 &spmic 0 0>;
   extcon-gpio,out-cable-names = <1 2 0>;
   wakeup-source;
   #extcon-cells = <1>;
  };
 };

 sdhci@3440000 {
  /delete-property/ iommus;
  status = "okay";
 };

 nvdumper {
  status = "disabled";
 };

 bcpu_alert: bcpu-throttle-alert {
  status = "okay";
 };

 mcpu_alert: mcpu-throttle-alert {
  status = "okay";
 };

 gpu_alert: gpu-throttle-alert {
  status = "okay";
 };
};
# 17 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-power-tree-p3310-1000-a00-00.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-power-tree-p3310-1000-a00-00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-spmic-p3310-1000-a00-00.dtsi" 1
# 15 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-spmic-p3310-1000-a00-00.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/mfd/max77620.h" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-spmic-p3310-1000-a00-00.dtsi" 2
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/regulator/regulator.h" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-spmic-p3310-1000-a00-00.dtsi" 2




/ {
 bpmp_i2c {
  spmic: spmic@3c {

   compatible = "maxim,max77620";
   reg = <0x3c>;

   interrupt-parent = <&pm_irq>;
   interrupts = <0 209 0x00000000>;

   #interrupt-cells = <2>;
                        interrupt-controller;

   gpio-controller;
   #gpio-cells = <2>;

   maxim,enable-clock32k-out;

   maxim,system-pmic-power-off;
   maxim,avoid-power-off-commands;

   maxim,hot-die-threshold-temp = <110000>;
   #thermal-sensor-cells = <0>;

   pinctrl-names = "default";
   pinctrl-0 = <&spmic_default>;

   spmic_default: pinmux@0 {
    pin_gpio0 {
     pins = "gpio0";
     function = "gpio";
    };

    pin_gpio1 {
     pins = "gpio1";
     function = "fps-out";
     maxim,active-fps-source = <0>;
    };

    pin_gpio2 {
     pins = "gpio2";
     function = "fps-out";
     maxim,active-fps-source = <1>;
    };

    pin_gpio3 {
     pins = "gpio3";
     function = "fps-out";
     maxim,active-fps-source = <1>;
    };

    pin_gpio4 {
     pins = "gpio4";
     function = "32k-out1";
     drive-push-pull = <1>;
    };

    pin_gpio5 {
     pins = "gpio5";
     function = "gpio";
     drive-push-pull = <0>;
    };

    pin_gpio6 {
     pins = "gpio6";
     function = "gpio";
     drive-push-pull = <1>;
    };

    pin_gpio7 {
     pins = "gpio7";
     function = "gpio";
     drive-push-pull = <0>;
    };
   };

   spmic_gpio_input {
    gpio-hog;
    gpios = <5 0 6 0>;
    input;
    label = "spmic_gpio_input_5",
      "spmic_gpio_input_6";
   };

   spmic_wdt:watchdog {
    maxim,wdt-timeout = <16>;
    maxim,wdt-clear-time = <13>;
    status = "disabled";
   };

   fps {
    fps0 {
     shutdown-fps-time-period-us = <640>;
     maxim,fps-event-source = <0>;
    };

    fps1 {
     shutdown-fps-time-period-us = <640>;
     maxim,fps-event-source = <1>;
     device-state-on-disabled-event = <0>;
    };

    fps2 {
     maxim,shutdonw-fps-time-period-us = <640>;
     maxim,fps-event-source = <0>;
    };
   };

   backup-battery {
    backup-battery-charging-current = <100>;
    backup-battery-charging-voltage = <3000000>;
    backup-battery-output-resister = <100>;
    status = "disabled";
   };

   regulators {
    in-ldo4-supply = <&spmic_sd2>;
    in-ldo6-supply = <&spmic_sd2>;
    in-ldo7-8-supply = <&spmic_sd1>;

    spmic_sd0: sd0 {
     regulator-name = "vddio-ddr";
     regulator-boot-on;
     regulator-always-on;
     regulator-init-mode = <0x2>;
     maxim,active-fps-source = <4>;
    };

    spmic_sd1: sd1 {
     regulator-name = "avdd_dsi_csi";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     regulator-boot-on;
     regulator-init-mode = <0x2>;
     maxim,active-fps-source = <4>;
    };

    spmic_sd2: sd2 {
     regulator-name = "vdd-1v8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
     regulator-init-mode = <0x2>;
     maxim,active-fps-source = <4>;
    };

    spmic_sd3: sd3 {
     regulator-name = "vdd-3v3-sys";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-always-on;
     regulator-boot-on;
     maxim,active-fps-source = <4>;
    };

    spmic_ldo0: ldo0 {
     regulator-name = "spmic-ldo0";
     maxim,active-fps-source = <4>;
     regulator-enable-ramp-delay = <1000>;
    };

    spmic_ldo1: ldo1 {
     regulator-name = "spmic-ldo1";
     maxim,active-fps-source = <4>;
     regulator-enable-ramp-delay = <1000>;
    };

    spmic_ldo2: ldo2 {
     regulator-name = "vddio-3v3";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-always-on;
     regulator-boot-on;
     maxim,active-fps-source = <4>;
    };

    spmic_ldo3: ldo3 {
     regulator-name = "vddio-sdmmc1";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3300000>;
     maxim,active-fps-source = <4>;
    };

    spmic_ldo4: ldo4 {
     regulator-name = "vdd-rtc";
     regulator-always-on;
     regulator-boot-on;
     maxim,active-fps-source = <4>;
    };

    spmic_ldo5: ldo5 {
     regulator-name = "avdd-ts-hv";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3300000>;
     maxim,active-fps-source = <4>;
    };

    spmic_ldo6: ldo6 {
     regulator-name = "spmic-ldo6";
     maxim,active-fps-source = <4>;
    };

    spmic_ldo7: ldo7 {
     regulator-name = "vdd-pex-1v00";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
     maxim,active-fps-source = <4>;
     regulator-always-on;
     regulator-boot-on;
    };

    spmic_ldo8: ldo8 {
     regulator-name = "spmic-ldo8";
     maxim,active-fps-source = <4>;
    };
   };
  };
 };

 dummy_cool_dev: dummy-cool-dev {
  compatible = "dummy-cooling-dev";
  #cooling-cells = <2>;
  status = "disabled";
 };

 thermal-zones {
  PMIC-Die {
   polling-delay = <0>;
   polling-delay-passive = <0>;

   thermal-sensors = <&spmic>;
   trips {
    die_temp_thresh: hot-die {
     temperature = <120000>;
     type = "active";
     hysteresis = <0>;
    };
   };

   cooling-maps {
    map0 {
     trip = <&die_temp_thresh>;
     cooling-device = <&{/bthrot_cdev/emergency_balanced}
       0xffffffff 0xffffffff>;
     contribution = <100>;
     cdev-type = "emergency-balanced";
    };
   };
  };
 };
};
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-power-tree-p3310-1000-a00-00.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-cvb-prod-p2597-b00-p3310-1000-a00-00.dtsi" 1
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-cvb-prod-p2597-b00-p3310-1000-a00-00.dtsi"
/ {

 i2c@3160000 {
  ina3221x@42 {
   compatible = "ti,ina3221x";
   reg = <0x42>;
   ti,trigger-config = <0x7003>;
   ti,continuous-config = <0x7c07>;
   ti,enable-forced-continuous;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0x0>;
    ti,rail-name = "VDD_MUX";
    ti,shunt-resistor-mohm = <20>;
   };
   channel@1 {
    reg = <0x1>;
    ti,rail-name = "VDD_5V0_IO_SYS";
    ti,shunt-resistor-mohm = <5>;
   };
   channel@2 {
    reg = <0x2>;
    ti,rail-name = "VDD_3V3_SYS";
    ti,shunt-resistor-mohm = <10>;
   };
  };

  ina3221x@43 {
   compatible = "ti,ina3221x";
   reg = <0x43>;
   ti,trigger-config = <0x7003>;
   ti,continuous-config = <0x7c07>;
   ti,enable-forced-continuous;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0x0>;
    ti,rail-name = "VDD_3V3_IO_SLP";
    ti,shunt-resistor-mohm = <10>;
   };
   channel@1 {
    reg = <0x1>;
    ti,rail-name = "VDD_1V8_IO";
    ti,shunt-resistor-mohm = <10>;
   };
   channel@2 {
    reg = <0x2>;
    ti,rail-name = "VDD_3V3_SYS_M2";
    ti,shunt-resistor-mohm = <10>;
   };
  };

  gpio_i2c_0_74: gpio@74 {
   compatible = "ti,tca9539";
   reg = <0x74>;
   gpio-controller;
   #gpio-cells = <2>;
   vcc-supply = <&battery_reg>;
  };
  gpio@74 {
   touch-rails {
    gpio-hog;
    gpios = <1 0 2 0>;
    output-high;
    label = "touch-rail-1", "touch-rail-2";
   };
  };

  gpio_i2c_0_77: gpio@77 {
   compatible = "ti,tca9539";
   reg = <0x77>;
   gpio-controller;
   #gpio-cells = <2>;
   vcc-supply = <&battery_reg>;
  };

  gpio@77 {
   lcd-bias-rails {
    gpio-hog;
    gpios = <4 0>;
    output-high;
    label = "lcd-bias-en-rail";
   };
  };
 };

 fixed-regulators {
  hdr40_vdd_5v0: battery_reg: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "vdd-ac-bat";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   regulator-always-on;
  };

  en_vdd_sdcard1: regulator@1 {
   compatible = "regulator-fixed-sync";
   reg = <1>;
   regulator-name = "en-vdd-sd";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&tegra_main_gpio ((15 * 8) + 5) 0>;
   enable-active-high;
  };

  en_vdd_cam: regulator@2 {
   compatible = "regulator-fixed-sync";
   reg = <2>;
   regulator-name = "en-vdd-cam";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   gpio = <&gpio_i2c_0_77 9 1>;
   enable-active-high;
  };

  vdd_hdmi: regulator@3 {
   compatible = "regulator-fixed-sync";
   reg = <3>;
   regulator-name = "vdd-hdmi";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio_i2c_0_74 12 1>;
   enable-active-high;
   regulator-always-on;
   regulator-boot-on;
  };

  vdd_usb0_5v: regulator@4 {
   compatible = "regulator-fixed-sync";
   reg = <4>;
   regulator-name = "vdd-usb0-5v";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&tegra_main_gpio ((11 * 8) + 4) 0>;
   gpio-open-drain;
   enable-active-high;
  };

  vdd_usb1_5v: regulator@5 {
   compatible = "regulator-fixed-sync";
   reg = <5>;
   regulator-name = "vdd-usb1-5v";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&tegra_main_gpio ((11 * 8) + 5) 0>;
   gpio-open-drain;
   enable-active-high;
  };

  en_vdd_ts_1v8: regulator@6 {
   compatible = "regulator-fixed-sync";
   reg = <6>;
   regulator-name = "en-vdd-ts-1v8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   gpio = <&gpio_i2c_0_74 1 1>;
   enable-active-high;
   regulator-always-on;
   regulator-boot-on;
  };

  en_vdd_ts_hv_3v3: regulator@7 {
   compatible = "regulator-fixed-sync";
   reg = <7>;
   regulator-name = "en-vdd-ts-hv-3v3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&gpio_i2c_0_74 2 1>;
   enable-active-high;
   regulator-always-on;
   regulator-boot-on;
  };

  en_avdd_disp_3v3: regulator@8 {
   compatible = "regulator-fixed-sync";
   reg = <8>;
   regulator-name = "en-vdd-disp-3v3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&gpio_i2c_0_74 3 0>;
   enable-active-high;
  };

  en_mdm_pwr_3v7: regulator@9 {
   compatible = "regulator-fixed-sync";
   reg = <9>;
   regulator-name = "en-mdm-pwr-3v7";
   regulator-min-microvolt = <3700000>;
   regulator-max-microvolt = <3700000>;
   gpio = <&gpio_i2c_0_74 7 1>;
   enable-active-high;
  };

  en_vdd_disp_1v8: regulator@10 {
   compatible = "regulator-fixed-sync";
   reg = <10>;
   regulator-name = "en-vdd-disp-1v8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   gpio = <&gpio_i2c_0_74 9 1>;
   enable-active-high;
  };

  en_vdd_cam_hv_2v8: regulator@11 {
   compatible = "regulator-fixed-sync";
   reg = <11>;
   regulator-name = "en-vdd-cam-hv-2v8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   gpio = <&gpio_i2c_0_74 13 1>;
   enable-active-high;
  };

  en_vdd_cam_1v2: regulator@12 {
   compatible = "regulator-fixed-sync";
   reg = <12>;
   regulator-name = "en-vdd-cam-1v2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   gpio = <&gpio_i2c_0_77 10 0>;
   enable-active-high;
  };

  vdd_fan: regulator@13 {
   compatible = "regulator-fixed-sync";
   reg = <13>;
   regulator-name = "vdd-fan";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio_i2c_0_74 4 0>;
  };

  hdr40_vdd_3v3: vdd_3v3: regulator@14 {
   compatible = "regulator-fixed-sync";
   reg = <14>;
   regulator-name = "vdd-3v3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
  };

  dis_vdd_1v2: regulator@15 {
   compatible = "regulator-fixed-sync";
   reg = <15>;
   regulator-name = "dis-vdd-1v2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   gpio = <&gpio_i2c_0_74 10 1>;
   enable-active-high;
   regulator-always-on;
   regulator-boot-on;
  };

  en_vdd_vcm_2v8: regulator@16 {
   compatible = "regulator-fixed-sync";
   reg = <16>;
   regulator-name = "en-vdd-vcm-2v8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   enable-active-high;
  };

  vdd_usb2_5v: regulator@17 {
   compatible = "regulator-fixed-sync";
   reg = <17>;
   regulator-name = "vdd-usb2-5v";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio_i2c_0_74 0 0>;
  };

  vdd_bl_en: regulator@18 {
   compatible = "regulator-fixed-sync";
   reg = <18>;
   regulator-name = "vdd-sys-bl";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
  };

  en_vdd_sys: regulator@118 {
   compatible = "regulator-fixed-sync";
   reg = <118>;
   regulator-name = "en-vdd-sys";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   gpio = <&gpio_i2c_0_77 3 1>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";
  gpio-keys,name = "gpio-keys";

  power {
   label = "Power";
   gpios = <&tegra_aon_gpio ((7 * 8) + 0) 1>;
   linux,code = <116>;
   gpio-key,wakeup;
  };

  volume_up {
   label = "Volume Up";
   gpios = <&tegra_aon_gpio ((7 * 8) + 1) 1>;
   linux,code = <115>;
  };

  volume_down {
   label = "Volume Down";
   gpios = <&tegra_aon_gpio ((7 * 8) + 2) 1>;
   linux,code = <114>;
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-power-tree-p3310-1000-a00-00.dtsi" 2

/ {

 fixed-regulators {
  vdd_1v8_ap: regulator@101 {
   compatible = "regulator-fixed";
   reg = <101>;
   regulator-name = "vdd-1v8-ap";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
   regulator-boot-on;
  };
 };


 ether_qos@2490000 {
  vddio_sys_enet_bias-supply = <&spmic_sd2>;
  vddio_enet-supply = <&spmic_sd3>;
  phy_vdd_1v8-supply = <&spmic_sd2>;
  phy_ovdd_rgmii-supply = <&spmic_sd3>;
  phy_pllvdd-supply = <&spmic_sd1>;
 };

 host1x {
  nvdisplay@15200000 {
   avdd_lcd-supply = <&en_avdd_disp_3v3>;
   dvdd_lcd-supply = <&en_vdd_disp_1v8>;
   avdd_dsi_csi-supply = <&spmic_sd1>;
   outp-supply = <&vpp_lcd>;
   outn-supply = <&vmm_lcd>;
   vdd_lcd_bl-supply = <&battery_reg>;
   vdd_lcd_bl_en-supply = <&vdd_bl_en>;

   avdd_hdmi-supply = <&spmic_ldo7>;
   avdd_hdmi_pll-supply = <&spmic_sd2>;
   vdd_hdmi_5v0-supply = <&vdd_hdmi>;
  };
  nvdisplay@15210000 {
   avdd_hdmi-supply = <&spmic_ldo7>;
   avdd_hdmi_pll-supply = <&spmic_sd2>;
   vdd_hdmi_5v0-supply = <&vdd_hdmi>;
  };
  nvdisplay@15220000 {
   vdd-dp-pwr-supply = <&battery_reg>;
   avdd-dp-pll-supply = <&battery_reg>;
   vdd-edp-sec-mode-supply = <&battery_reg>;
   vdd-dp-pad-supply = <&battery_reg>;
   vdd_hdmi_5v0-supply = <&battery_reg>;
  };
  vi@15700000 {
   avdd_dsi_csi-supply = <&spmic_sd1>;
  };
  nvcsi@150c0000 {
   nvidia,csi_regulator = "avdd_dsi_csi";
  };
 };

 sdhci@3460000 {
  vqmmc-supply = <&spmic_sd2>;
  vmmc-supply = <&spmic_sd3>;
 };

 sdhci@3440000 {
  vqmmc-supply = <&spmic_ldo5>;
  vmmc-supply = <&spmic_sd2>;
 };

 sdhci@3420000 {
  vqmmc-supply = <&spmic_sd2>;
  vmmc-supply = <&spmic_sd3>;
 };

 sdhci@3400000 {
  vqmmc-supply = <&spmic_ldo3>;
  vmmc-supply = <&en_vdd_sdcard1>;
 };

 xhci@3530000 {
  avddio_usb-supply = <&spmic_sd3>;
  avdd_pll_utmip-supply = <&spmic_sd2>;
  hvdd_usb-supply = <&spmic_sd2>;
 };

 xudc@3550000 {
  avdd-usb-supply = <&spmic_sd3>;
 };

 pinctrl@3520000 {
  vbus-0-supply = <&vdd_usb0_5v>;
  vbus-1-supply = <&vdd_usb1_5v>;
  vbus-2-supply = <&vdd_usb2_5v>;
  vbus-3-supply = <&battery_reg>;
  vddio-hsic-supply = <&battery_reg>;
  avdd_usb-supply = <&spmic_sd3>;
  vclamp_usb-supply = <&spmic_sd2>;
  avdd_pll_erefeut-supply = <&spmic_sd2>;
 };

 xusb_padctl@3520000 {
  avdd_usb-supply = <&spmic_sd3>;
  vclamp_usb-supply = <&spmic_sd2>;
  avdd_pll_erefeut-supply = <&spmic_sd2>;
 };

 spi@c260000 {
  spi-touch-sharp19x12@0 {
   avdd-supply = <&en_vdd_ts_hv_3v3>;
   dvdd-supply = <&en_vdd_ts_1v8>;
  };
 };

 pcie-controller@10003000 {
  dvdd-pex-supply = <&spmic_ldo7>;
  hvdd-pex-pll-supply = <&spmic_sd2>;
  hvdd-pex-supply = <&spmic_sd2>;
  vddio-pexctl-aud-supply = <&spmic_sd2>;
 };

 pmc-iopower {
  vddio-sys-supply = <&vdd_1v8_ap>;
  vddio-uart-supply = <&vdd_1v8_ap>;
  vddio-conn-supply = <&vdd_1v8_ap>;
  vddio-edp-supply = <&vdd_1v8_ap>;
  vddio-pex-ctrl-supply = <&vdd_1v8_ap>;
  vddio-audio-supply = <&vdd_1v8_ap>;
  vddio-ufs-supply = <&vdd_1v8_ap>;
  vddio-ddr0-supply = <&spmic_sd0>;
  vddio-ddr1-supply = <&spmic_sd0>;
  vddio-mipi-bias-supply = <&spmic_sd1>;
  vddio-cam-supply = <&vdd_1v8_ap>;
  vddio-sdmmc4-supply = <&vdd_1v8_ap>;
  vddio-sdmmc1-hv-supply = <&spmic_ldo3>;
  vddio-audio-hv-supply = <&vdd_1v8_ap>;
  vddio-dbg-supply = <&vdd_1v8_ap>;
  vddio-spi-supply = <&vdd_1v8_ap>;
  vddio-ao-supply = <&vdd_1v8_ap>;
  vddio-ao-hv-supply = <&spmic_ldo2>;
  vddio-dmic-hv-supply = <&vdd_1v8_ap>;
  vddio-sdmmc2-hv-supply = <&spmic_sd3>;
  vddio-sdmmc3-hv-supply = <&spmic_ldo5>;
 };

 i2c@c250000 {
  tegra_tmp451: temp-sensor@4c {
   vdd-supply = <&vdd_1v8_ap>;
  };
 };

 pwm-fan {
  vdd-fan-supply = <&vdd_fan>;
 };

 bluedroid_pm {
  avdd-supply = <&battery_reg>;
  dvdd-supply = <&spmic_sd2>;
 };

 bpmp_i2c {
  spmic@3c {
   pinmux@0 {

    pin_gpio1 {
     maxim,active-fps-power-up-slot = <1>;
     maxim,active-fps-power-down-slot = <3>;
    };

    pin_gpio2 {
     maxim,active-fps-power-up-slot = <7>;
     maxim,active-fps-power-down-slot = <1>;
    };

    pin_gpio3 {
     maxim,active-fps-power-up-slot = <1>;
     maxim,active-fps-power-down-slot = <7>;
    };
   };

   regulators {
    sd0 {
     maxim,active-fps-source = <0>;
     maxim,active-fps-power-up-slot = <5>;
     maxim,active-fps-power-down-slot = <2>;
     regulator-enable-ramp-delay = <278>;
     regulator-disable-ramp-delay = <153000>;
     maxim,ramp-rate-setting = <27500>;
     regulator-ramp-delay = <3930>;
    };

    sd1 {
     maxim,active-fps-source = <1>;
     maxim,active-fps-power-up-slot = <3>;
     maxim,active-fps-power-down-slot = <1>;
     regulator-enable-ramp-delay = <211>;
     regulator-disable-ramp-delay = <40000>;
     maxim,ramp-rate-setting = <27500>;
     regulator-ramp-delay = <5500>;
    };

    sd2 {
     maxim,active-fps-source = <0>;
     maxim,active-fps-power-up-slot = <0>;
     maxim,active-fps-power-down-slot = <7>;
     regulator-enable-ramp-delay = <4000>;
     regulator-disable-ramp-delay = <21000>;
     maxim,ramp-rate-setting = <27500>;
     regulator-ramp-delay = <450>;
    };

    sd3 {
     maxim,active-fps-source = <0>;
     maxim,active-fps-power-up-slot = <6>;
     maxim,active-fps-power-down-slot = <1>;
     regulator-enable-ramp-delay = <574>;
     regulator-disable-ramp-delay = <40000>;
     maxim,ramp-rate-setting = <27500>;
     regulator-ramp-delay = <5500>;
    };

    ldo0 {
     maxim,active-fps-source = <1>;
     maxim,active-fps-power-up-slot = <3>;
     maxim,active-fps-power-down-slot = <3>;
     maxim,ramp-rate-setting = <100000>;
     regulator-ramp-delay = <100000>;
    };

    ldo1 {
     maxim,ramp-rate-setting = <100000>;
     regulator-ramp-delay = <100000>;
    };

    ldo2 {
     maxim,active-fps-source = <0>;
     maxim,active-fps-power-up-slot = <6>;
     maxim,active-fps-power-down-slot = <1>;
     regulator-enable-ramp-delay = <152>;
     regulator-disable-ramp-delay = <14000>;
     maxim,ramp-rate-setting = <100000>;
     regulator-ramp-delay = <20000>;
    };

    ldo3 {
     maxim,active-fps-source = <3>;
     maxim,active-fps-power-up-slot = <0>;
     maxim,active-fps-power-down-slot = <7>;
     regulator-enable-ramp-delay = <160>;
     regulator-disable-ramp-delay = <16000>;
     maxim,ramp-rate-setting = <5000>;
     regulator-ramp-delay = <1000>;
    };

    ldo4 {
     maxim,active-fps-source = <0>;
     maxim,active-fps-power-up-slot = <1>;
     maxim,active-fps-power-down-slot = <7>;
     regulator-enable-ramp-delay = <26>;
     regulator-disable-ramp-delay = <1650>;
     maxim,ramp-rate-setting = <100000>;
     regulator-ramp-delay = <33000>;
    };

    ldo5 {
     maxim,active-fps-power-up-slot = <0>;
     maxim,active-fps-power-down-slot = <7>;
     regulator-enable-ramp-delay = <309>;
     regulator-disable-ramp-delay = <16000>;
     maxim,ramp-rate-setting = <5000>;
     regulator-ramp-delay = <526>;
    };

    ldo6 {
     maxim,ramp-rate-setting = <100000>;
     regulator-ramp-delay = <100000>;
    };

    ldo7 {
     maxim,active-fps-source = <1>;
     maxim,active-fps-power-up-slot = <4>;
     maxim,active-fps-power-down-slot = <1>;
     regulator-enable-ramp-delay = <95>;
     regulator-disable-ramp-delay = <15000>;
     maxim,ramp-rate-setting = <100000>;
     regulator-ramp-delay = <10000>;
    };

   };
  };
 };

 fixed-regulators {
  regulator@1 {
   regulator-enable-ramp-delay = <1120>;
   regulator-disable-ramp-delay = <16500>;
  };

  regulator@2 {
   regulator-enable-ramp-delay = <108>;
   regulator-disable-ramp-delay = <1200>;
  };

  regulator@3 {
   regulator-enable-ramp-delay = <745>;
   regulator-disable-ramp-delay = <74000>;
  };

  regulator@4 {
   regulator-enable-ramp-delay = <945>;
   regulator-disable-ramp-delay = <2650>;
  };

  regulator@5 {
   regulator-enable-ramp-delay = <800>;
   regulator-disable-ramp-delay = <13000>;
  };

  regulator@6 {
   regulator-enable-ramp-delay = <173>;
   regulator-disable-ramp-delay = <13000>;
  };

  regulator@7 {
   regulator-enable-ramp-delay = <245>;
   regulator-disable-ramp-delay = <43000>;
  };

  regulator@8 {
   regulator-enable-ramp-delay = <216>;
   regulator-disable-ramp-delay = <43000>;
  };

  regulator@10 {
   regulator-enable-ramp-delay = <178>;
   regulator-disable-ramp-delay = <10000>;
  };

  regulator@11 {
   regulator-enable-ramp-delay = <5000>;
   regulator-disable-ramp-delay = <87000>;
  };
 };
};
# 18 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 1
# 15 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3326-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3326-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3326-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3326-a00.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <1>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     e3326_vi_in0: endpoint {
      port-index = <2>;
      bus-width = <2>;
      remote-endpoint = <&e3326_csi_out0>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3326_csi_in0: endpoint@0 {
       port-index = <2>;
       bus-width = <2>;
       remote-endpoint = <&e3326_ov5693_out0>;
      };
     };
     port@1 {
      reg = <1>;
      e3326_csi_out0: endpoint@1 {
       remote-endpoint = <&e3326_vi_in0>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  ov5693_c@36 {
   compatible = "nvidia,ov5693";

   reg = <0x36>;


   devnode = "video0";


   physical_w = "3.674";
   physical_h = "2.738";



   avdd-reg = "vana";
   iovdd-reg = "vif";


   vertical-flip = "true";


   has-eeprom = "1";
# 195 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3326-a00.dtsi"
   mode0 {
    mclk_khz = "24000";
    num_lanes = "2";
    tegra_sinterface = "serial_c";
    phy_mode = "DPHY";
    discontinuous_clk = "yes";
    dpcm_enable = "false";
    cil_settletime = "0";

    active_w = "2592";
    active_h = "1944";
    mode_type = "bayer";
    pixel_phase = "bggr";
    csi_pixel_bit_depth = "10";
    readout_orientation = "90";
    line_length = "2688";
    inherent_gain = "1";
    mclk_multiplier = "6.67";
    pix_clk_hz = "160000000";

    gain_factor = "10";
    min_gain_val = "10";
    max_gain_val = "160";
    step_gain_val = "1";
    default_gain = "10";
    min_hdr_ratio = "1";
    max_hdr_ratio = "1";
    framerate_factor = "1000000";
    min_framerate = "1816577";
    max_framerate = "30000000";
    step_framerate = "1";
    default_framerate = "30000000";
    exposure_factor = "1000000";
    min_exp_time = "34";
    max_exp_time = "550385";
    step_exp_time = "1";
    default_exp_time = "33334";
    embedded_metadata_height = "0";
   };

   mode1 {
    mclk_khz = "24000";
    num_lanes = "2";
    tegra_sinterface = "serial_c";
    phy_mode = "DPHY";
    discontinuous_clk = "yes";
    dpcm_enable = "false";
    cil_settletime = "0";

    active_w = "2592";
    active_h = "1458";
    mode_type = "bayer";
    pixel_phase = "bggr";
    csi_pixel_bit_depth = "10";
    readout_orientation = "90";
    line_length = "2688";
    inherent_gain = "1";
    mclk_multiplier = "6.67";
    pix_clk_hz = "160000000";

    gain_factor = "10";
    min_gain_val = "10";
    max_gain_val = "160";
    step_gain_val = "1";
    default_gain = "10";
    min_hdr_ratio = "1";
    max_hdr_ratio = "1";
    framerate_factor = "1000000";
    min_framerate = "1816577";
    max_framerate = "30000000";
    step_framerate = "1";
    default_framerate = "30000000";
    exposure_factor = "1000000";
    min_exp_time = "34";
    max_exp_time = "550385";
    step_exp_time = "1";
    default_exp_time = "33334";
    embedded_metadata_height = "0";
   };

   mode2 {
    mclk_khz = "24000";
    num_lanes = "2";
    tegra_sinterface = "serial_c";
    phy_mode = "DPHY";
    discontinuous_clk = "yes";
    dpcm_enable = "false";
    cil_settletime = "0";

    active_w = "1280";
    active_h = "720";
    mode_type = "bayer";
    pixel_phase = "bggr";
    csi_pixel_bit_depth = "10";
    readout_orientation = "90";
    line_length = "1752";
    inherent_gain = "1";
    mclk_multiplier = "6.67";
    pix_clk_hz = "160000000";

    gain_factor = "10";
    min_gain_val = "10";
    max_gain_val = "160";
    step_gain_val = "1";
    default_gain = "10";
    min_hdr_ratio = "1";
    max_hdr_ratio = "1";
    framerate_factor = "1000000";
    min_framerate = "2787078";
    max_framerate = "120000000";
    step_framerate = "1";
    default_framerate = "120000000";
    exposure_factor = "1000000";
    min_exp_time = "22";
    max_exp_time = "358733";
    step_exp_time = "1";
    default_exp_time = "8334";
    embedded_metadata_height = "0";
   };

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     e3326_ov5693_out0: endpoint {
      port-index = <2>;
      bus-width = <2>;
      remote-endpoint = <&e3326_csi_in0>;
     };
    };
   };
  };
 };

 e3326_lens_ov5693@P5V27C {
  min_focus_distance = "0.0";
  hyper_focal = "0.0";
  focal_length = "2.67";
  f_number = "2.0";
  aperture = "2.0";
 };

 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 368 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3326-a00.dtsi"
  num_csi_lanes = <2>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  max_pixel_rate = <160000>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 385 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3326-a00.dtsi"
  modules {
   module0 {
    badge = "e3326_front_P5V27C";
    position = "rear";
    orientation = "1";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "ov5693 2-0036";

     proc-device-tree = "/proc/device-tree/i2c@3180000/ov5693_c@36";
    };
    drivernode1 {

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3326_lens_ov5693@P5V27C/";
    };
   };
  };
 };
};
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3326-a00.dtsi" 2







/ {
 i2c@3180000 {
  ov5693_c@36 {





   clocks = <&tegra_car 89>,
      <&tegra_car 269>;
   clock-names = "extperiph1", "pllp_grtba";
   mclk = "extperiph1";
   clock-frequency = <24000000>;
   reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
   pwdn-gpios = <&tegra_main_gpio ((17 * 8) + 0) 0>;
   vana-supply = <&en_vdd_cam_hv_2v8>;
   vif-supply = <&en_vdd_cam>;
  };
 };

 gpio@2200000 {
  camera-control-output-low {
   gpio-hog;
   output-low;
   gpios = <((17 * 8) + 5) 0 ((17 * 8) + 0) 0>;
   label = "cam0-rst", "cam0-pwdn";
  };
 };
};
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3323-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3323-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3323-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3323-a00.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/media/camera.h" 1
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3323-a00.dtsi" 2
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/platform/t210/t210.h" 1
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3323-a00.dtsi" 2

/ {
 host1x {
  vi@15700000 {
   num-channels = <2>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     e3323_vi_in0: endpoint {
      port-index = <0>;
      bus-width = <4>;
      remote-endpoint = <&e3323_csi_out0>;
     };
    };
    port@1 {
     reg = <1>;
     e3323_vi_in1: endpoint {
      port-index = <2>;
      bus-width = <4>;
      remote-endpoint = <&e3323_csi_out1>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <2>;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3323_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <4>;
       remote-endpoint = <&e3323_ov23850_out0>;
      };
     };
     port@1 {
      reg = <1>;
      e3323_csi_out0: endpoint@1 {
       remote-endpoint = <&e3323_vi_in0>;
      };
     };
    };
   };
   channel@1 {
    reg = <1>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3323_csi_in1: endpoint@2 {
       port-index = <2>;
       bus-width = <4>;
       remote-endpoint = <&e3323_ov23850_out1>;
      };
     };
     port@1 {
      reg = <1>;
      e3323_csi_out1: endpoint@3 {
       remote-endpoint = <&e3323_vi_in1>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  ov23850_a@10 {
   compatible = "nvidia,ov23850";
   reg = <0x10>;


   physical_w = "7.3998";
   physical_h = "5.5998";



   avdd-reg = "vana";
   dvdd-reg = "vdig";
   iovdd-reg = "vif";
   vcmvdd-reg = "vvcm";
   devnode = "video0";
# 188 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3323-a00.dtsi"
   mode0 {
    mclk_khz = "24000";
    num_lanes = "4";
    tegra_sinterface = "serial_a";
    phy_mode = "DPHY";
    discontinuous_clk = "no";
    dpcm_enable = "false";
    cil_settletime = "0";

    active_w = "5632";
    active_h = "3168";
    mode_type = "bayer";
    pixel_phase = "bggr";
    csi_pixel_bit_depth = "10";
    readout_orientation = "270";
    line_length = "5922";
    inherent_gain = "1";
    mclk_multiplier = "25";
    pix_clk_hz = "600000000";

    min_gain_val = "1.0";
    max_gain_val = "15.5";
    min_hdr_ratio = "1";
    max_hdr_ratio = "1";
    min_framerate = "3.09135";
    max_framerate = "30";
    min_exp_time = "19.74";
    max_exp_time = "323094";
    embedded_metadata_height = "0";
   };
   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     e3323_ov23850_out0: endpoint {
      port-index = <0>;
      bus-width = <4>;
      remote-endpoint = <&e3323_csi_in0>;
     };
    };
   };
  };
 };

 i2c@c240000 {
  ov23850_c@36 {
   compatible = "nvidia,ov23850";
   reg = <0x36>;


   physical_w = "7.3998";
   physical_h = "5.5998";



   avdd-reg = "vana";
   dvdd-reg = "vdig";
   iovdd-reg = "vif";
   vcmvdd-reg = "vvcm";
   devnode = "video1";

   mode0 {
    mclk_khz = "24000";
    num_lanes = "4";
    tegra_sinterface = "serial_c";
    phy_mode = "DPHY";
    discontinuous_clk = "no";
    dpcm_enable = "false";
    cil_settletime = "0";

    active_w = "5632";
    active_h = "3168";
    mode_type = "bayer";
    pixel_phase = "bggr";
    csi_pixel_bit_depth = "10";
    readout_orientation = "270";
    line_length = "5922";
    inherent_gain = "1";
    mclk_multiplier = "25";
    pix_clk_hz = "600000000";

    min_gain_val = "1.0";
    max_gain_val = "15.5";
    min_hdr_ratio = "1";
    max_hdr_ratio = "1";
    min_framerate = "3.09135";
    max_framerate = "30";
    min_exp_time = "19.74";
    max_exp_time = "323094";
    embedded_metadata_height = "0";
   };
   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     e3323_ov23850_out1: endpoint {
      port-index = <2>;
      bus-width = <4>;
      remote-endpoint = <&e3323_csi_in1>;
     };
    };
   };
  };
 };

 e3323_lens_ov23850@CH06P1 {
  min_focus_distance = "10.0";
  hyper_focal = "0.2";
  focal_length = "4.73";
  f_number = "2.2";
  aperture = "2.2";
 };

 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 334 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3323-a00.dtsi"
  num_csi_lanes = <8>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  max_pixel_rate = <600000>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 351 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3323-a00.dtsi"
  modules {
   module0 {
    badge = "e3323_bottom_CH06P1";
    position = "bottom";
    orientation = "3";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "ov23850 2-0010";

     proc-device-tree = "/proc/device-tree/i2c@3180000/ov23850_a@10";
    };
    drivernode1 {

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3323_lens_ov23850@CH06P1/";
    };
   };
   module1 {
    badge = "e3323_top_CH06P1";
    position = "top";
    orientation = "3";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "ov23850 1-0036";

     proc-device-tree = "/proc/device-tree/i2c@c240000/ov23850_c@36";
    };
    drivernode1 {

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3323_lens_ov23850@CH06P1/";
    };
   };
  };
 };
};
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3323-a00.dtsi" 2
# 31 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3323-a00.dtsi"
/ {
 i2c@3180000 {
  ov23850_a@10 {


   clocks = <&tegra_car 89>,
      <&tegra_car 269>;
   clock-names = "extperiph1", "pllp_grtba";
   mclk = "extperiph1";

   reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
   pwdn-gpios = <&tegra_main_gpio ((17 * 8) + 0) 0>;
   vana-supply = <&en_vdd_cam_hv_2v8>;
   vdig-supply = <&en_vdd_sys>;
   vif-supply = <&en_vdd_cam>;
   vvcm-suply = <&en_vdd_vcm_2v8>;
  };
 };

 i2c@c240000 {
  ov23850_c@36 {


   clocks = <&tegra_car 90>,
      <&tegra_car 269>;
   clock-names = "extperiph2", "pllp_grtba";
   mclk = "extperiph2";

   reset-gpios = <&tegra_main_gpio ((17 * 8) + 1) 0>;
   pwdn-gpios = <&tegra_main_gpio ((11 * 8) + 6) 0>;
   vana-supply = <&en_vdd_cam_hv_2v8>;
   vdig-supply = <&en_vdd_sys>;
   vif-supply = <&en_vdd_cam>;
   vvcm-suply = <&en_vdd_vcm_2v8>;
  };
 };

 fixed-regulators {
  en_vdd_sys: regulator@118 {
   enable-active-high;
  };
 };
};
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3331-a00.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3331-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3331-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3331-a00.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <1>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     e3331_vi_in0: endpoint {
      port-index = <0>;
      bus-width = <3>;
      remote-endpoint = <&e3331_csi_out0>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <1>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3331_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <3>;
       remote-endpoint = <&e3331_imx318_out0>;
      };
     };
     port@1 {
      reg = <1>;
      e3331_csi_out0: endpoint@1 {
       remote-endpoint = <&e3331_vi_in0>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  tca9546@70 {
   i2c@0 {
    imx318_a@10 {
     compatible = "nvidia,imx318";
     reg = <0x10>;


     physical_w = "6.811";
     physical_h = "5.254";

     sensor_model = "imx318";


     avdd-reg = "vana";
     iovdd-reg = "vif";
     dvdd-reg = "vdig";

     has-eeprom;
# 164 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3331-a00.dtsi"
     mode0 {
      mclk_khz = "24000";
      num_lanes = "3";
      phy_mode = "CPHY";
      tegra_sinterface = "serial_a";
      discontinuous_clk = "no";
      dpcm_enable = "false";
      cil_settletime = "20";

      active_w = "5488";
      active_h = "4112";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "0";
      line_length = "5488";
      inherent_gain = "1";
      mclk_multiplier = "31.25";
      pix_clk_hz = "750000000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "256";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "1500000";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate= "30000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3331_imx318_out0: endpoint {
        port-index = <0>;
        bus-width = <3>;
        remote-endpoint = <&e3331_csi_in0>;
       };
      };
     };
    };
   };
  };
 };


 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 253 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3331-a00.dtsi"
  num_csi_lanes = <3>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  max_pixel_rate = <800000>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 270 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3331-a00.dtsi"
  modules {
   module0 {
    badge = "e3331_rear_22N02A";
    position = "rear";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "imx318 30-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx318_a@10";
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3331-a00.dtsi" 2







/ {
 gpio@2200000 {
  camera-control-output-low {
   gpio-hog;
   output-low;
   gpios = <((17 * 8) + 5) 0>;
   label = "cam0-rst";
  };
 };

 i2c@3180000 {
  tca9546_70: tca9546@70 {
   compatible = "nxp,pca9546";
   reg = <0x70>;
   #address-cells = <1>;
   #size-cells = <0>;
   vcc-supply = <&en_vdd_cam>;
   skip_mux_detect;
   force_bus_start = <(0x1E + 0)>;
   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   i2c@0 {
    imx318_a@10 {
     clocks = <&tegra_car 89>,
       <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     clock-frequency = <24000000>;
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
     vdig-supply = <&en_vdd_sys>;
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3333-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3333-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <6>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     e3333_vi_in0: endpoint {
      port-index = <0>;
      bus-width = <2>;
      remote-endpoint = <&e3333_csi_out0>;
     };
    };
    port@1 {
     reg = <1>;
     e3333_vi_in1: endpoint {
      port-index = <1>;
      bus-width = <2>;
      remote-endpoint = <&e3333_csi_out1>;
     };
    };
    port@2 {
     reg = <2>;
     e3333_vi_in2: endpoint {
      port-index = <2>;
      bus-width = <2>;
      remote-endpoint = <&e3333_csi_out2>;
     };
    };
    port@3 {
     reg = <3>;
     e3333_vi_in3: endpoint {
      port-index = <3>;
      bus-width = <2>;
      remote-endpoint = <&e3333_csi_out3>;
     };
    };
    port@4 {
     reg = <4>;
     e3333_vi_in4: endpoint {
      port-index = <4>;
      bus-width = <2>;
      remote-endpoint = <&e3333_csi_out4>;
     };
    };
    port@5 {
     reg = <5>;
     e3333_vi_in5: endpoint {
      port-index = <5>;
      bus-width = <2>;
      remote-endpoint = <&e3333_csi_out5>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <6>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3333_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <2>;
       remote-endpoint = <&e3333_ov5693_out0>;
      };
     };
     port@1 {
      reg = <1>;
      e3333_csi_out0: endpoint@1 {
       remote-endpoint = <&e3333_vi_in0>;
      };
     };
    };
   };
   channel@1 {
    reg = <1>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3333_csi_in1: endpoint@2 {
       port-index = <1>;
       bus-width = <2>;
       remote-endpoint = <&e3333_ov5693_out1>;
      };
     };
     port@1 {
      reg = <1>;
      e3333_csi_out1: endpoint@3 {
       remote-endpoint = <&e3333_vi_in1>;
      };
     };
    };
   };
   channel@2 {
    reg = <2>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3333_csi_in2: endpoint@4 {
       port-index = <2>;
       bus-width = <2>;
       remote-endpoint = <&e3333_ov5693_out2>;
      };
     };
     port@1 {
      reg = <1>;
      e3333_csi_out2: endpoint@5 {
       remote-endpoint = <&e3333_vi_in2>;
      };
     };
    };
   };
   channel@3 {
    reg = <3>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3333_csi_in3: endpoint@6 {
       port-index = <3>;
       bus-width = <2>;
       remote-endpoint = <&e3333_ov5693_out3>;
      };
     };
     port@1 {
      reg = <1>;
      e3333_csi_out3: endpoint@7 {
       remote-endpoint = <&e3333_vi_in3>;
      };
     };
    };
   };
   channel@4 {
    reg = <4>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3333_csi_in4: endpoint@8 {
       port-index = <4>;
       bus-width = <2>;
       remote-endpoint = <&e3333_ov5693_out4>;
      };
     };
     port@1 {
      reg = <1>;
      e3333_csi_out4: endpoint@9 {
       remote-endpoint = <&e3333_vi_in4>;
      };
     };
    };
   };
   channel@5 {
    reg = <5>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3333_csi_in5: endpoint@10 {
       port-index = <5>;
       bus-width = <2>;
       remote-endpoint = <&e3333_ov5693_out5>;
      };
     };
     port@1 {
      reg = <1>;
      e3333_csi_out5: endpoint@11 {
       remote-endpoint = <&e3333_vi_in5>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  tca9548@77 {
   i2c@0 {
    ov5693_a@36 {
     compatible = "nvidia,ov5693";
     reg = <0x36>;
     devnode = "video0";


     physical_w = "3.674";
     physical_h = "2.738";



     avdd-reg = "vana";
     iovdd-reg = "vif";


     has-eeprom = "1";
# 301 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1944";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1458";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "1752";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "2787078";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      exposure_factor = "1000000";
      min_exp_time = "22";
      max_exp_time = "358733";
      step_exp_time = "1";
      default_exp_time = "8334";
      embedded_metadata_height = "0";
     };

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3333_ov5693_out0: endpoint {
        port-index = <0>;
        bus-width = <2>;
        remote-endpoint = <&e3333_csi_in0>;
       };
      };
     };
    };
   };

   i2c@1 {
    ov5693_b@36 {
     compatible = "nvidia,ov5693";
     reg = <0x36>;
     devnode = "video1";


     physical_w = "3.674";
     physical_h = "2.738";



     avdd-reg = "vana";
     iovdd-reg = "vif";


                                        has-eeprom = "1";
# 529 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1944";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1458";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "1752";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "2787078";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      exposure_factor = "1000000";
      min_exp_time = "22";
      max_exp_time = "358733";
      step_exp_time = "1";
      default_exp_time = "8334";
      embedded_metadata_height = "0";
     };

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3333_ov5693_out1: endpoint {
        port-index = <1>;
        bus-width = <2>;
        remote-endpoint = <&e3333_csi_in1>;
       };
      };
     };
    };
   };

   i2c@2 {
    ov5693_c@36 {
     compatible = "nvidia,ov5693";
     reg = <0x36>;
     devnode = "video2";


     physical_w = "3.674";
     physical_h = "2.738";



     avdd-reg = "vana";
     iovdd-reg = "vif";


                                        has-eeprom = "1";
# 757 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1944";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1458";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "1752";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "2787078";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      exposure_factor = "1000000";
      min_exp_time = "22";
      max_exp_time = "358733";
      step_exp_time = "1";
      default_exp_time = "8334";
      embedded_metadata_height = "0";
     };

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3333_ov5693_out2: endpoint {
        port-index = <2>;
        bus-width = <2>;
        remote-endpoint = <&e3333_csi_in2>;
       };
      };
     };
    };
   };

   i2c@3 {
    ov5693_d@36 {
     compatible = "nvidia,ov5693";
     reg = <0x36>;
     devnode = "video3";


     physical_w = "3.674";
     physical_h = "2.738";



     avdd-reg = "vana";
     iovdd-reg = "vif";


                                        has-eeprom = "1";
# 985 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1944";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1458";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "1752";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "2787078";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      exposure_factor = "1000000";
      min_exp_time = "22";
      max_exp_time = "358733";
      step_exp_time = "1";
      default_exp_time = "8334";
      embedded_metadata_height = "0";
     };

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3333_ov5693_out3: endpoint {
        port-index = <3>;
        bus-width = <2>;
        remote-endpoint = <&e3333_csi_in3>;
       };
      };
     };
    };
   };

   i2c@4 {
    ov5693_e@36 {
     compatible = "nvidia,ov5693";
     reg = <0x36>;
     devnode = "video4";


     physical_w = "3.674";
     physical_h = "2.738";



     avdd-reg = "vana";
     iovdd-reg = "vif";


                                        has-eeprom = "1";
# 1213 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1944";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1458";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "1752";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "2787078";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      exposure_factor = "1000000";
      min_exp_time = "22";
      max_exp_time = "358733";
      step_exp_time = "1";
      default_exp_time = "8334";
      embedded_metadata_height = "0";
     };

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3333_ov5693_out4: endpoint {
        port-index = <4>;
        bus-width = <2>;
        remote-endpoint = <&e3333_csi_in4>;
       };
      };
     };
    };
   };

   i2c@5 {
    ov5693_f@36 {
     compatible = "nvidia,ov5693";
     reg = <0x36>;
     devnode = "video5";


     physical_w = "3.674";
     physical_h = "2.738";



     avdd-reg = "vana";
     iovdd-reg = "vif";


                                        has-eeprom = "1";
# 1441 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1944";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "2592";
      active_h = "1458";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "2688";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "1816577";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      exposure_factor = "1000000";
      min_exp_time = "34";
      max_exp_time = "550385";
      step_exp_time = "1";
      default_exp_time = "33334";
      embedded_metadata_height = "0";
     };

     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "bggr";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "1752";
      inherent_gain = "1";
      mclk_multiplier = "6.67";
      pix_clk_hz = "160000000";

      gain_factor = "10";
      min_gain_val = "10";
      max_gain_val = "160";
      step_gain_val = "1";
      default_gain = "10";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      framerate_factor = "1000000";
      min_framerate = "2787078";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      exposure_factor = "1000000";
      min_exp_time = "22";
      max_exp_time = "358733";
      step_exp_time = "1";
      default_exp_time = "8334";
      embedded_metadata_height = "0";
     };

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3333_ov5693_out5: endpoint {
        port-index = <5>;
        bus-width = <2>;
        remote-endpoint = <&e3333_csi_in5>;
       };
      };
     };
    };
   };
  };
 };

 e3333_lens_ov5693@P5V27C {
  min_focus_distance = "0.0";
  hyper_focal = "0.0";
  focal_length = "2.67";
  f_number = "2.0";
  aperture = "2.0";
 };

 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 1617 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
  num_csi_lanes = <12>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  max_pixel_rate = <160000>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 1634 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3333-a00.dtsi"
  modules {
   module0 {
    badge = "e3333_bottomleft_P5V27C";
    position = "bottomleft";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "ov5693 30-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@0/ov5693_a@36";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };
   module1 {
    badge = "e3333_centerleft_P5V27C";
    position = "centerleft";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "ov5693 31-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@1/ov5693_b@36";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };
   module2 {
    badge = "e3333_centerright_P5V27C";
    position = "centerright";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "ov5693 32-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@2/ov5693_c@36";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };
   module3 {
    badge = "e3333_topleft_P5V27C";
    position = "topleft";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "ov5693 33-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@3/ov5693_d@36";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };
   module4 {
    badge = "e3333_bottomright_P5V27C";
    position = "bottomright";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "ov5693 34-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@4/ov5693_e@36";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };
   module5 {
    badge = "e3333_topright_P5V27C";
    position = "topright";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "ov5693 35-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@5/ov5693_f@36";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };
  };
 };
};
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3333-a00.dtsi" 2
# 29 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3333-a00.dtsi"
/ {
 gpio@2200000 {
  camera-control-output-low {
   gpio-hog;
   output-low;
   gpios = <((17 * 8) + 5) 0 ((17 * 8) + 0) 0
     ((17 * 8) + 1) 0 ((11 * 8) + 6) 0>;
   label = "cam0-rst", "cam0-pwdn",
    "cam1-rst", "cam1-pwdn";
  };
 };

 i2c@3180000 {
  tca6408_21: tca6408@21 {
   compatible = "ti,tca6408";
   gpio-controller;
   #gpio-cells = <2>;
   reg = <0x21>;
   vcc-supply = <&en_vdd_cam>;
   tca6408_21_outlow {
# 59 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3333-a00.dtsi"
    gpio-hog;
    gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
    output-low;
    label = "tca6408_21_outlow_0",
     "tca6408_21_outlow_1",
     "tca6408_21_outlow_2",
     "tca6408_21_outlow_3",
     "tca6408_21_outlow_4",
     "tca6408_21_outlow_5",
     "tca6408_21_outlow_6",
     "tca6408_21_outlow_7";
   };
   tca6408_21_outhigh {
    status = "disabled";
   };
   tca6408_21_input {
    status = "disabled";
   };
  };

  tca9548_77: tca9548@77 {
   compatible = "nxp,pca9548";
   reg = <0x77>;
   #address-cells = <1>;
   #size-cells = <0>;
   vcc-supply = <&en_vdd_cam>;
   skip_mux_detect;
   force_bus_start = <(0x1E + 0)>;
   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@1 {
    reg = <1>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@2 {
    reg = <2>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@3 {
    reg = <3>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@4 {
    reg = <4>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@5 {
    reg = <5>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   i2c@0 {
    ov5693_a@36 {
     clocks = <&tegra_car 89>,
       <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     clock-frequency = <24000000>;
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
     pwdn-gpios = <&tegra_main_gpio ((17 * 8) + 0) 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
   i2c@1 {
    ov5693_b@36 {
     clocks = <&tegra_car 89>,
       <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     clock-frequency = <24000000>;
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 1) 0>;
     pwdn-gpios = <&tegra_main_gpio ((11 * 8) + 6) 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
   i2c@2 {
    ov5693_c@36 {
     clocks = <&tegra_car 89>,
       <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     clock-frequency = <24000000>;
     pwdn-gpios = <&tca6408_21 0 0>;
     reset-gpios = <&tca6408_21 1 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
   i2c@3 {
    ov5693_d@36 {
     clocks = <&tegra_car 90>,
       <&tegra_car 269>;
     clock-names = "extperiph2", "pllp_grtba";
     mclk = "extperiph2";
     clock-frequency = <24000000>;
     pwdn-gpios = <&tca6408_21 2 0>;
     reset-gpios = <&tca6408_21 3 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
   i2c@4 {
    ov5693_e@36 {
     clocks = <&tegra_car 90>,
       <&tegra_car 269>;
     clock-names = "extperiph2", "pllp_grtba";
     mclk = "extperiph2";
     clock-frequency = <24000000>;
     pwdn-gpios = <&tca6408_21 4 0>;
     reset-gpios = <&tca6408_21 5 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
   i2c@5 {
    ov5693_f@36 {
     clocks = <&tegra_car 90>,
       <&tegra_car 269>;
     clock-names = "extperiph2", "pllp_grtba";
     mclk = "extperiph2";
     clock-frequency = <24000000>;
     pwdn-gpios = <&tca6408_21 6 0>;
     reset-gpios = <&tca6408_21 7 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
  };
 };
};
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3322-a00.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3322-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3322-a00.dtsi" 1
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3322-a00.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <6>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     e3322_vi_in0: endpoint {
      port-index = <0>;
      bus-width = <2>;
      remote-endpoint = <&e3322_csi_out0>;
     };
    };
    port@1 {
     reg = <1>;
     e3322_vi_in1: endpoint {
      port-index = <1>;
      bus-width = <2>;
      remote-endpoint = <&e3322_csi_out1>;
     };
    };
    port@2 {
     reg = <2>;
     e3322_vi_in2: endpoint {
      port-index = <2>;
      bus-width = <2>;
      remote-endpoint = <&e3322_csi_out2>;
     };
    };
    port@3 {
     reg = <3>;
     e3322_vi_in3: endpoint {
      port-index = <3>;
      bus-width = <2>;
      remote-endpoint = <&e3322_csi_out3>;
     };
    };
    port@4 {
     reg = <4>;
     e3322_vi_in4: endpoint {
      port-index = <4>;
      bus-width = <2>;
      remote-endpoint = <&e3322_csi_out4>;
     };
    };
    port@5 {
     reg = <5>;
     e3322_vi_in5: endpoint {
      port-index = <5>;
      bus-width = <2>;
      remote-endpoint = <&e3322_csi_out5>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <6>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3322_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <2>;
       remote-endpoint = <&e3322_imx219_out0>;
      };
     };
     port@1 {
      reg = <1>;
      e3322_csi_out0: endpoint@1 {
       remote-endpoint = <&e3322_vi_in0>;
      };
     };
    };
   };
   channel@1 {
    reg = <1>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3322_csi_in1: endpoint@2 {
       port-index = <1>;
       bus-width = <2>;
       remote-endpoint = <&e3322_imx219_out1>;
      };
     };
     port@1 {
      reg = <1>;
      e3322_csi_out1: endpoint@3 {
       remote-endpoint = <&e3322_vi_in1>;
      };
     };
    };
   };
   channel@2 {
    reg = <2>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3322_csi_in2: endpoint@4 {
       port-index = <2>;
       bus-width = <2>;
       remote-endpoint = <&e3322_imx219_out2>;
      };
     };
     port@1 {
      reg = <1>;
      e3322_csi_out2: endpoint@5 {
       remote-endpoint = <&e3322_vi_in2>;
      };
     };
    };
   };
   channel@3 {
    reg = <3>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3322_csi_in3: endpoint@6 {
       port-index = <3>;
       bus-width = <2>;
       remote-endpoint = <&e3322_imx219_out3>;
      };
     };
     port@1 {
      reg = <1>;
      e3322_csi_out3: endpoint@7 {
       remote-endpoint = <&e3322_vi_in3>;
      };
     };
    };
   };
   channel@4 {
    reg = <4>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3322_csi_in4: endpoint@8 {
       port-index = <4>;
       bus-width = <2>;
       remote-endpoint = <&e3322_imx219_out4>;
      };
     };
     port@1 {
      reg = <1>;
      e3322_csi_out4: endpoint@9 {
       remote-endpoint = <&e3322_vi_in4>;
      };
     };
    };
   };
   channel@5 {
    reg = <5>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      e3322_csi_in5: endpoint@10 {
       port-index = <5>;
       bus-width = <2>;
       remote-endpoint = <&e3322_imx219_out5>;
      };
     };
     port@1 {
      reg = <1>;
      e3322_csi_out5: endpoint@11 {
       remote-endpoint = <&e3322_vi_in5>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  tca9548@77 {
   i2c@0 {
    imx219_a@10 {
     devnode = "video0";
     compatible = "nvidia,imx219";
     reg = <0x10>;

     physical_w = "5.095";
     physical_h = "4.930";

     sensor_model ="imx219";
     dovdd-supply = <&en_vdd_cam>;
     avdd-reg = "vana";
     dvdd-reg = "vdig";
     iovdd-reg = "dovdd";

     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "2464";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "18.67";
      pix_clk_hz = "224000000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "256";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "1462526";
      max_framerate = "21000000";
      step_framerate = "1";
      default_framerate = "21000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";
      embedded_metadata_height = "2";
     };
     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "1848";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "28000000";
      step_framerate = "1";
      default_framerate = "28000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1920";
      active_h = "1080";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode3 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "60000000";
      step_framerate = "1";
      default_framerate = "60000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode4 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_a";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "169600000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3322_imx219_out0: endpoint {
        port-index = <0>;
        bus-width = <2>;
        remote-endpoint = <&e3322_csi_in0>;
       };
      };
     };
    };
   };

   i2c@1 {
    imx219_b@10 {
     devnode = "video1";
     compatible = "nvidia,imx219";
     reg = <0x10>;

     physical_w = "5.095";
     physical_h = "4.930";

     sensor_model ="imx219";
     avdd-reg = "vana";
     dvdd-reg = "vdig";
     iovdd-reg = "dovdd";

     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "2464";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "18.67";
      pix_clk_hz = "224000000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "256";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "1462526";
      max_framerate = "21000000";
      step_framerate = "1";
      default_framerate = "21000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";
      embedded_metadata_height = "2";
     };
     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "1848";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "28000000";
      step_framerate = "1";
      default_framerate = "28000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1920";
      active_h = "1080";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode3 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "60000000";
      step_framerate = "1";
      default_framerate = "60000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode4 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_b";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "169600000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3322_imx219_out1: endpoint {
        port-index = <1>;
        bus-width = <2>;
        remote-endpoint = <&e3322_csi_in1>;
       };
      };
     };
    };
   };

   i2c@2 {
    imx219_c@10 {
     devnode = "video2";
     compatible = "nvidia,imx219";
     reg = <0x10>;

     physical_w = "5.095";
     physical_h = "4.930";

     sensor_model ="imx219";
     avdd-reg = "vana";
     dvdd-reg = "vdig";
     iovdd-reg = "dovdd";

     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "2464";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "18.67";
      pix_clk_hz = "224000000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "256";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "1462526";
      max_framerate = "21000000";
      step_framerate = "1";
      default_framerate = "21000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";
      embedded_metadata_height = "2";
     };
     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "1848";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "28000000";
      step_framerate = "1";
      default_framerate = "28000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1920";
      active_h = "1080";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode3 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "60000000";
      step_framerate = "1";
      default_framerate = "60000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode4 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_c";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "169600000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3322_imx219_out2: endpoint {
        port-index = <2>;
        bus-width = <2>;
        remote-endpoint = <&e3322_csi_in2>;
       };
      };
     };
    };
   };

   i2c@3 {
    imx219_d@10 {
     devnode = "video3";
     compatible = "nvidia,imx219";
     reg = <0x10>;

     physical_w = "5.095";
     physical_h = "4.930";

     sensor_model ="imx219";
     avdd-reg = "vana";
     dvdd-reg = "vdig";
     iovdd-reg = "dovdd";

     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "2464";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "18.67";
      pix_clk_hz = "224000000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "256";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "1462526";
      max_framerate = "21000000";
      step_framerate = "1";
      default_framerate = "21000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";
      embedded_metadata_height = "2";
     };
     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "1848";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "28000000";
      step_framerate = "1";
      default_framerate = "28000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1920";
      active_h = "1080";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode3 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "60000000";
      step_framerate = "1";
      default_framerate = "60000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode4 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_d";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "169600000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3322_imx219_out3: endpoint {
        port-index = <3>;
        bus-width = <2>;
        remote-endpoint = <&e3322_csi_in3>;
       };
      };
     };
    };
   };

   i2c@4 {
    imx219_e@10 {
     devnode = "video4";
     compatible = "nvidia,imx219";
     reg = <0x10>;

     physical_w = "5.095";
     physical_h = "4.930";

     sensor_model ="imx219";
     avdd-reg = "vana";
     dvdd-reg = "vdig";
     iovdd-reg = "dovdd";

     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "2464";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "18.67";
      pix_clk_hz = "224000000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "256";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "1462526";
      max_framerate = "21000000";
      step_framerate = "1";
      default_framerate = "21000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";
      embedded_metadata_height = "2";
     };
     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "1848";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "28000000";
      step_framerate = "1";
      default_framerate = "28000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1920";
      active_h = "1080";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode3 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "60000000";
      step_framerate = "1";
      default_framerate = "60000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode4 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_e";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "169600000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3322_imx219_out4: endpoint {
        port-index = <4>;
        bus-width = <2>;
        remote-endpoint = <&e3322_csi_in4>;
       };
      };
     };
    };
   };

   i2c@5 {
    imx219_f@10 {
     devnode = "video5";
     compatible = "nvidia,imx219";
     reg = <0x10>;

     physical_w = "5.095";
     physical_h = "4.930";

     sensor_model ="imx219";
     avdd-reg = "vana";
     dvdd-reg = "vdig";
     iovdd-reg = "dovdd";

     mode0 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "2464";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "18.67";
      pix_clk_hz = "224000000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "256";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "1462526";
      max_framerate = "21000000";
      step_framerate = "1";
      default_framerate = "21000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";
      embedded_metadata_height = "2";
     };
     mode1 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "3264";
      active_h = "1848";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "28000000";
      step_framerate = "1";
      default_framerate = "28000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode2 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1920";
      active_h = "1080";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "30000000";
      step_framerate = "1";
      default_framerate = "30000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode3 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "182400000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "60000000";
      step_framerate = "1";
      default_framerate = "60000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     mode4 {
      mclk_khz = "24000";
      num_lanes = "2";
      tegra_sinterface = "serial_f";
      phy_mode = "DPHY";
      discontinuous_clk = "yes";
      dpcm_enable = "false";
      cil_settletime = "0";

      active_w = "1280";
      active_h = "720";
      mode_type = "bayer";
      pixel_phase = "rggb";
      csi_pixel_bit_depth = "10";
      readout_orientation = "90";
      line_length = "3448";
      inherent_gain = "1";
      mclk_multiplier = "9.33";
      pix_clk_hz = "169600000";

      gain_factor = "16";
      framerate_factor = "1000000";
      exposure_factor = "1000000";
      min_gain_val = "16";
      max_gain_val = "170";
      step_gain_val = "1";
      default_gain = "16";
      min_hdr_ratio = "1";
      max_hdr_ratio = "1";
      min_framerate = "2000000";
      max_framerate = "120000000";
      step_framerate = "1";
      default_framerate = "120000000";
      min_exp_time = "13";
      max_exp_time = "683709";
      step_exp_time = "1";
      default_exp_time = "2495";

      embedded_metadata_height = "2";
     };
     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;
       e3322_imx219_out5: endpoint {
        port-index = <5>;
        bus-width = <2>;
        remote-endpoint = <&e3322_csi_in5>;
       };
      };
     };
    };
   };
  };
 };
};


/ {
 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 1620 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3322-a00.dtsi"
  num_csi_lanes = <12>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 1636 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-e3322-a00.dtsi"
  modules {
   module0 {
    badge = "e3322_bottomleft_A815P2";
    position = "bottomleft";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "imx219 30-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@0/imx219_a@10";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
    };
   };
   module1 {
    badge = "e3322_centerleft_A815P2";
    position = "centerleft";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "imx219 31-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@1/imx219_b@10";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
    };
   };
   module2 {
    badge = "e3322_centerright_A815P2";
    position = "centerright";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "imx219 32-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@2/imx219_c@10";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
    };
   };
   module3 {
    badge = "e3322_topleft_A815P2";
    position = "topleft";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "imx219 33-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@3/imx219_d@10";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
    };
   };
   module4 {
    badge = "e3322_bottomright_A815P2";
    position = "bottomright";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "imx219 34-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@4/imx219_e@10";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
    };
   };
   module5 {
    badge = "e3322_topright_A815P2";
    position = "topright";
    orientation = "1";
    drivernode0 {
     pcl_id = "v4l2_sensor";
     devname = "imx219 35-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@5/imx219_f@10";
    };
    drivernode1 {
     pcl_id = "v4l2_lens";
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3322-a00.dtsi" 2






/ {
 gpio@2200000 {
  camera-control-output-high {
   gpio-hog;
   output-high;
   gpios = <((17 * 8) + 5) 0>;
   label = "cam0-rst";
  };

  camera-control-output-low {
   status = "disabled";
  };

  camera-control-input {
   status = "disabled";
  };
 };

 i2c@3180000 {
  tca6408_21: tca6408@21 {
   compatible = "ti,tca6408";
   gpio-controller;
   #gpio-cells = <2>;
   reg = <0x21>;
   vcc-supply = <&en_vdd_cam>;
   tca6408_21_input {




    gpio-hog;
    input;
    gpios = <6 0 7 0>;
    label = "tca6408_21_input_6",
      "tca6408_21_input_7";
   };
   tca6408_21_outlow {
# 69 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-e3322-a00.dtsi"
    gpio-hog;
    output-low;
    gpios = <0 0 1 0 2 0 3 0 4 0 5 0>;
    label = "tca6408_21_outlow_0",
     "tca6408_21_outlow_1",
     "tca6408_21_outlow_2",
     "tca6408_21_outlow_3",
     "tca6408_21_outlow_4",
     "tca6408_21_outlow_5";
   };
   tca6408_21_outhigh {
    status = "disabled";
   };
  };

  tca9548_77: tca9548@77 {
   compatible = "nxp,pca9548";
   reg = <0x77>;
   #address-cells = <1>;
   #size-cells = <0>;
   vcc-supply = <&en_vdd_cam>;
   skip_mux_detect;
   force_bus_start = <(0x1E + 0)>;
   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@1 {
    reg = <1>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@2 {
    reg = <2>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@3 {
    reg = <3>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@4 {
    reg = <4>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@5 {
    reg = <5>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };
 };
};


/ {
 i2c@3180000 {
  tca9548@77 {
   i2c@0 {
    imx219_a@10 {
     clocks = <&tegra_car 89>;
     clock-names = "extperiph1";
     mclk = "extperiph1";
     reset-gpios = <&tca6408_21 0 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vdig-supply = <&en_vdd_sys>;
     dovdd-supply = <&en_vdd_cam>;
    };
   };
   i2c@1 {
    imx219_b@10 {
     clocks = <&tegra_car 89>;
     clock-names = "extperiph1";
     mclk = "extperiph1";
     reset-gpios = <&tca6408_21 1 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vdig-supply = <&en_vdd_sys>;
     dovdd-supply = <&en_vdd_cam>;
    };
   };
   i2c@2 {
    imx219_c@10 {
     clocks = <&tegra_car 89>;
     clock-names = "extperiph1";
     mclk = "extperiph1";
     reset-gpios = <&tca6408_21 2 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vdig-supply = <&en_vdd_sys>;
     dovdd-supply = <&en_vdd_cam>;
    };
   };
   i2c@3 {
    imx219_d@10 {
     clocks = <&tegra_car 90>;
     clock-names = "extperiph2";
     mclk = "extperiph2";
     reset-gpios = <&tca6408_21 3 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vdig-supply = <&en_vdd_sys>;
     dovdd-supply = <&en_vdd_cam>;
    };
   };
   i2c@4 {
    imx219_e@10 {
     clocks = <&tegra_car 90>;
     clock-names = "extperiph2";
     mclk = "extperiph2";
     reset-gpios = <&tca6408_21 4 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vdig-supply = <&en_vdd_sys>;
     dovdd-supply = <&en_vdd_cam>;
    };
   };
   i2c@5 {
    imx219_f@10 {
     clocks = <&tegra_car 90>;
     clock-names = "extperiph2";
     mclk = "extperiph2";
     reset-gpios = <&tca6408_21 5 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vdig-supply = <&en_vdd_sys>;
     dovdd-supply = <&en_vdd_cam>;
    };
   };
  };
 };
};
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx185-a00.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx185-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx185-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx185-a00.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <1>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     liimx185_vi_in0: endpoint {
      port-index = <0>;
      bus-width = <4>;
      remote-endpoint = <&liimx185_csi_out0>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx185_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <4>;
       remote-endpoint = <&liimx185_imx185_out0>;
      };
     };
     port@1 {
      reg = <1>;
      liimx185_csi_out0: endpoint@1 {
       remote-endpoint = <&liimx185_vi_in0>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  tca9546@70 {
   i2c@0 {
   imx185_a@1a {
    compatible = "nvidia,imx185";

    reg = <0x1a>;
    devnode = "video0";


    physical_w = "15.0";
    physical_h = "12.5";

    sensor_model ="imx185";






    post_crop_frame_drop = "0";


    use_decibel_gain = "true";


    delayed_gain = "true";


    use_sensor_mode_id = "true";
# 176 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx185-a00.dtsi"
    mode0 {
     mclk_khz = "37125";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "no";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "12";
     csi_pixel_bit_depth = "12";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "2200";
     inherent_gain = "1";
     mclk_multiplier = "2";
     pix_clk_hz = "74250000";

     gain_factor = "10";
     min_gain_val = "0";
     max_gain_val = "480";
     step_gain_val = "3";
     default_gain = "0";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate = "30000000";
     exposure_factor = "1000000";
     min_exp_time = "30";
     max_exp_time = "660000";
     step_exp_time = "1";
     default_exp_time = "33334";
     embedded_metadata_height = "1";
    };
    mode1 {
     mclk_khz = "37125";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "no";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "2640";
     inherent_gain = "1";
     mclk_multiplier = "2.4";
     pix_clk_hz = "89100000";

     gain_factor = "10";
     min_gain_val = "0";
     max_gain_val = "480";
     step_gain_val = "3";
     default_gain ="0";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate = "30000000";
     exposure_factor = "1000000";
     min_exp_time = "30";
     max_exp_time = "660000";
     step_exp_time = "1";
     default_exp_time = "33334";
     embedded_metadata_height = "1";
    };

    mode2 {
     mclk_khz = "37125";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "no";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "12";
     csi_pixel_bit_depth = "12";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "2200";
     inherent_gain = "1";
     mclk_multiplier = "4";
     pix_clk_hz = "148500000";

     gain_factor = "10";
     min_gain_val = "0";
     max_gain_val = "480";
     step_gain_val = "3";
     default_gain = "0";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate = "60000000";
     exposure_factor = "1000000";
     min_exp_time = "30";
     max_exp_time = "660000";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };

    mode3 {
     mclk_khz = "37125";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "no";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "2640";
     inherent_gain = "1";
     mclk_multiplier = "4.8";
     pix_clk_hz = "178200000";

     gain_factor = "10";
     min_gain_val = "0";
     max_gain_val = "480";
     step_gain_val = "3";
     default_gain = "0";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate = "60000000";
     exposure_factor = "1000000";
     min_exp_time = "30";
     max_exp_time = "660000";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };
    mode4 {
     mclk_khz = "37125";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "no";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "16";
     csi_pixel_bit_depth = "12";
     mode_type = "bayer_wdr_pwl";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "2200";
     inherent_gain = "1";
     mclk_multiplier = "2";
     pix_clk_hz = "74250000";

     gain_factor = "10";
     min_gain_val = "0";
     max_gain_val = "120";
     step_gain_val = "3";
     default_gain = "0";
     min_hdr_ratio = "16";
     max_hdr_ratio = "16";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate= "30000000";
     exposure_factor = "1000000";
     min_exp_time = "2433";
     max_exp_time = "660000";
     step_exp_time = "1";
     default_exp_time = "33334";
     embedded_metadata_height = "1";


     num_control_point = "4";
     control_point_x_0 = "0";
     control_point_x_1 = "2048";
     control_point_x_2 = "16384";
     control_point_x_3 = "65536";
     control_point_y_0 = "0";
     control_point_y_1 = "2048";
     control_point_y_2 = "2944";
     control_point_y_3 = "3712";
    };
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx185_imx185_out0: endpoint {
       port-index = <0>;
       bus-width = <4>;
       remote-endpoint = <&liimx185_csi_in0>;
       };
      };
     };
    };
   };
  };
 };
};

/ {

 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 438 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx185-a00.dtsi"
  num_csi_lanes = <4>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 454 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx185-a00.dtsi"
  modules {
   module0 {
    badge = "imx185_bottom_liimx185";
    position = "bottom";
    orientation = "0";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "imx185 30-001a";

     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx185_a@1a";
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx185-a00.dtsi" 2
# 28 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx185-a00.dtsi"
/ {
 i2c@3180000 {
  tca9546@70 {
   compatible = "nxp,pca9546";
   reg = <0x70>;
   #address-cells = <1>;
   #size-cells = <0>;
   vcc-supply = <&en_vdd_cam>;
   vcc_lp = "vcc";
   force_bus_start = <(0x1E + 0)>;

   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    pca9570_a@24 {
     compatible = "nvidia,pca9570";
     reg = <0x24>;
     channel = "a";
     drive_ic = "DRV8838";
    };

    imx185_a@1a {


     clocks = <&tegra_car 89>,
        <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
    };
   };
  };
 };
};
# 21 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-a00.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-a00.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <1>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     liimx274_vi_in0: endpoint {
      port-index = <0>;
      bus-width = <4>;
      remote-endpoint = <&liimx274_csi_out0>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx274_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <4>;
       remote-endpoint = <&liimx274_imx274_out0>;
      };
     };
     port@1 {
      reg = <1>;
      liimx274_csi_out0: endpoint@1 {
       remote-endpoint = <&liimx274_vi_in0>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  tca9546@70 {
   i2c@0 {
   imx274_a@1a {
    compatible = "nvidia,imx274";

    reg = <0x1a>;


    devnode = "video0";


    physical_w = "3.674";
    physical_h = "2.738";

    sensor_model = "imx274";



    avdd-reg = "vana";
    iovdd-reg = "vif";







    delayed_gain = "true";

    has-eeprom;
    fuse_id_start_addr = <91>;
# 200 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-a00.dtsi"
    mode0 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";

     active_w = "3840";
     active_h = "2160";
     mode_type = "bayer";
     pixel_phase = "rggb";
     csi_pixel_bit_depth = "10";
     readout_orientation = "90";
     line_length = "4208";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "44400000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "44";
     max_exp_time = "478696";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };
    mode1 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "4160";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "177000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "58";
     max_exp_time = "184611";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };
    mode2 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer_wdr_dol";
     pixel_phase = "rggb";

     active_w = "3856";
     active_h = "4448";
     readout_orientation = "0";
     line_length = "4208";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "30000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "32";
     max_hdr_ratio = "32";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate= "30000000";
     exposure_factor = "1000000";
     min_exp_time = "864";
     max_exp_time = "20480";
     step_exp_time = "1";
     default_exp_time = "20480";
     embedded_metadata_height = "1";

     num_of_exposure = "2";
     num_of_ignored_lines = "14";
     num_of_lines_offset_0 = "50";
     num_of_ignored_pixels = "4";
     num_of_left_margin_pixels = "12";
     num_of_right_margin_pixels = "0";
    };
    mode3 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer_wdr_dol";
     pixel_phase = "rggb";

     active_w = "1936";
     active_h = "2264";
     readout_orientation = "0";
     line_length = "4160";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "177000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "32";
     max_hdr_ratio = "32";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "859";
     max_exp_time = "15649";
     step_exp_time = "1";
     default_exp_time = "15649";
     embedded_metadata_height = "1";


     num_of_exposure = "2";
     num_of_ignored_lines = "14";
     num_of_lines_offset_0 = "38";
     num_of_ignored_pixels = "4";
     num_of_left_margin_pixels = "6";
     num_of_right_margin_pixels = "6";
    };
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx274_imx274_out0: endpoint {
       port-index = <0>;
       bus-width = <4>;
       remote-endpoint = <&liimx274_csi_in0>;
       };
      };
     };
    };
   };
  };
 };
 lens_imx274@A6V26 {
  min_focus_distance = "0.0";
  hyper_focal = "0.0";
  focal_length = "5.00";
  f_number = "2.0";
  aperture = "2.2";
 };
};



/ {

 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 432 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-a00.dtsi"
  num_csi_lanes = <4>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  max_pixel_rate = <750000>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 449 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-a00.dtsi"
  modules {
   module0 {
    badge = "imx274_bottom_A6V26";
    position = "rear";
    orientation = "1";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "imx274 30-001a";

     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx274_a@1a";
    };
    drivernode1 {

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/lens_imx274@A6V26/";
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-a00.dtsi" 2
# 28 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-a00.dtsi"
/ {
 i2c@3180000 {
  tca9546@70 {
   compatible = "nxp,pca9546";
   reg = <0x70>;
   #address-cells = <1>;
   #size-cells = <0>;
   skip_mux_detect = "yes";
   vcc-supply = <&en_vdd_cam>;
   vcc_lp = "vcc";
                        force_bus_start = <(0x1E + 0)>;

   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    pca9570_a@24 {
     compatible = "nvidia,pca9570";
     reg = <0x24>;
     channel = "a";
     drive_ic = "DRV8838";
    };

    imx274_a@1a {


     clocks = <&tegra_car 89>,
        <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
  };
 };
};
# 22 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-dual.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-dual.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-dual.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-dual.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <2>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     liimx274_vi_in0: endpoint {
      port-index = <0>;
      bus-width = <4>;
      remote-endpoint = <&liimx274_csi_out0>;
     };
    };
    port@1 {
     reg = <1>;
     liimx274_vi_in1: endpoint {
      port-index = <2>;
      bus-width = <4>;
      remote-endpoint = <&liimx274_csi_out1>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <2>;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx274_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <4>;
       remote-endpoint = <&liimx274_imx274_out0>;
      };
     };
     port@1 {
      reg = <1>;
      liimx274_csi_out0: endpoint@1 {
       remote-endpoint = <&liimx274_vi_in0>;
      };
     };
    };
   };
   channel@1 {
    reg = <1>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx274_csi_in1: endpoint@2 {
       port-index = <2>;
       bus-width = <4>;
       remote-endpoint = <&liimx274_imx274_out1>;
      };
     };
     port@1 {
      reg = <1>;
      liimx274_csi_out1: endpoint@3 {
       remote-endpoint = <&liimx274_vi_in1>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  tca9546@70 {
   i2c@0 {
   imx274_a@1a {
    compatible = "nvidia,imx274";

    reg = <0x1a>;


    devnode = "video0";


    physical_w = "3.674";
    physical_h = "2.738";

    sensor_model = "imx274";



    avdd-reg = "vana";
    iovdd-reg = "vif";







    delayed_gain = "true";

    has-eeprom;
    fuse_id_start_addr = <91>;
# 230 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-dual.dtsi"
    mode0 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";

     active_w = "3840";
     active_h = "2160";
     mode_type = "bayer";
     pixel_phase = "rggb";
     csi_pixel_bit_depth = "10";
     readout_orientation = "90";
     line_length = "4208";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "44400000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "44";
     max_exp_time = "478696";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };
    mode1 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "4160";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "177000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "58";
     max_exp_time = "184611";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };
    mode2 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer_wdr_dol";
     pixel_phase = "rggb";

     active_w = "3856";
     active_h = "4448";
     readout_orientation = "0";
     line_length = "4208";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "30000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "32";
     max_hdr_ratio = "32";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate= "30000000";
     exposure_factor = "1000000";
     min_exp_time = "864";
     max_exp_time = "20480";
     step_exp_time = "1";
     default_exp_time = "20480";
     embedded_metadata_height = "1";

     num_of_exposure = "2";
     num_of_ignored_lines = "14";
     num_of_lines_offset_0 = "50";
     num_of_ignored_pixels = "4";
     num_of_left_margin_pixels = "12";
     num_of_right_margin_pixels = "0";
    };
    mode3 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_a";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer_wdr_dol";
     pixel_phase = "rggb";

     active_w = "1936";
     active_h = "2264";
     readout_orientation = "0";
     line_length = "4160";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "177000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "32";
     max_hdr_ratio = "32";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "859";
     max_exp_time = "15649";
     step_exp_time = "1";
     default_exp_time = "15649";
     embedded_metadata_height = "1";


     num_of_exposure = "2";
     num_of_ignored_lines = "14";
     num_of_lines_offset_0 = "38";
     num_of_ignored_pixels = "4";
     num_of_left_margin_pixels = "6";
     num_of_right_margin_pixels = "6";
    };
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx274_imx274_out0: endpoint {
       port-index = <0>;
       bus-width = <4>;
       remote-endpoint = <&liimx274_csi_in0>;
       };
      };
     };
    };
   };
   i2c@1 {
   imx274_c@1a {
    compatible = "nvidia,imx274";

    reg = <0x1a>;


    devnode = "video1";


    physical_w = "3.674";
    physical_h = "2.738";

    sensor_model = "imx274";



    avdd-reg = "vana";
    iovdd-reg = "vif";







    delayed_gain = "true";

    has-eeprom;
    fuse_id_start_addr = <99>;
# 553 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-dual.dtsi"
    mode0 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_c";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";

     active_w = "3840";
     active_h = "2160";
     mode_type = "bayer";
     pixel_phase = "rggb";
     csi_pixel_bit_depth = "10";
     readout_orientation = "90";
     line_length = "4208";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "44400000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "44";
     max_exp_time = "478696";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };
    mode1 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_c";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "4160";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "177000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "58";
     max_exp_time = "184611";
     step_exp_time = "1";
     default_exp_time = "16667";
     embedded_metadata_height = "1";
    };
    mode2 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_c";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer_wdr_dol";
     pixel_phase = "rggb";

     active_w = "3856";
     active_h = "4448";
     readout_orientation = "0";
     line_length = "4208";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "30000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "32";
     max_hdr_ratio = "32";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate= "30000000";
     exposure_factor = "1000000";
     min_exp_time = "864";
     max_exp_time = "20480";
     step_exp_time = "1";
     default_exp_time = "20480";
     embedded_metadata_height = "1";

     num_of_exposure = "2";
     num_of_ignored_lines = "14";
     num_of_lines_offset_0 = "50";
     num_of_ignored_pixels = "4";
     num_of_left_margin_pixels = "12";
     num_of_right_margin_pixels = "0";
    };
    mode3 {
     mclk_khz = "24000";
     num_lanes = "4";
     tegra_sinterface = "serial_c";
     phy_mode = "DPHY";
     discontinuous_clk = "yes";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "10";
     csi_pixel_bit_depth = "10";
     mode_type = "bayer_wdr_dol";
     pixel_phase = "rggb";

     active_w = "1936";
     active_h = "2264";
     readout_orientation = "0";
     line_length = "4160";
     inherent_gain = "1";
     mclk_multiplier = "24";
     pix_clk_hz = "576000000";

     gain_factor = "1000000";
     min_gain_val = "1000000";
     max_gain_val = "177000000";
     step_gain_val = "1";
     default_gain = "1000000";
     min_hdr_ratio = "32";
     max_hdr_ratio = "32";
     framerate_factor = "1000000";
     min_framerate = "1500000";
     max_framerate = "60000000";
     step_framerate = "1";
     default_framerate= "60000000";
     exposure_factor = "1000000";
     min_exp_time = "859";
     max_exp_time = "15649";
     step_exp_time = "1";
     default_exp_time = "15649";
     embedded_metadata_height = "1";


     num_of_exposure = "2";
     num_of_ignored_lines = "14";
     num_of_lines_offset_0 = "38";
     num_of_ignored_pixels = "4";
     num_of_left_margin_pixels = "6";
     num_of_right_margin_pixels = "6";
    };
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      liimx274_imx274_out1: endpoint {
       port-index = <2>;
       bus-width = <4>;
       remote-endpoint = <&liimx274_csi_in1>;
       };
      };
     };
    };
   };
  };
 };
 lens_imx274@A6V26 {
  min_focus_distance = "0.0";
  hyper_focal = "0.0";
  focal_length = "5.00";
  f_number = "2.0";
  aperture = "2.2";
 };
};



/ {

 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 785 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-dual.dtsi"
  num_csi_lanes = <8>;
  max_lane_speed = <1500000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  max_pixel_rate = <750000>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 802 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx274-dual.dtsi"
  modules {
   module0 {
    badge = "imx274_bottom_A6V26";
    position = "bottom";
    orientation = "1";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "imx274 30-001a";

     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx274_a@1a";
    };
    drivernode1 {

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/lens_imx274@A6V26/";
    };
   };
   module1 {
    badge = "imx274_top_A6V26";
    position = "top";
    orientation = "1";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "imx274 31-001a";

     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@1/imx274_c@1a";
    };
    drivernode1 {

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/lens_imx274@A6V26/";
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-dual.dtsi" 2
# 28 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx274-dual.dtsi"
/ {
 i2c@3180000 {
  tca9546@70 {
   compatible = "nxp,pca9546";
   reg = <0x70>;
   #address-cells = <1>;
   #size-cells = <0>;
   skip_mux_detect = "yes";
   vcc-supply = <&en_vdd_cam>;
   vcc_lp = "vcc";
                        force_bus_start = <(0x1E + 0)>;

   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    imx274_a@1a {


     clocks = <&tegra_car 89>,
        <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
   i2c@1 {
    reg = <1>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    imx274_c@1a {


     clocks = <&tegra_car 89>,
        <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 0) 0>;
     vana-supply = <&en_vdd_cam_hv_2v8>;
     vif-supply = <&en_vdd_cam>;
    };
   };
  };
 };
};
# 23 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx390-a00.dtsi" 1
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx390-a00.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx390-a00.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx390-a00.dtsi"
/ {
 host1x {
  vi@15700000 {
   num-channels = <2>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
    port@0 {
     reg = <0>;
     imx390_vi_in0: endpoint {
      vc-id = <0>;
      port-index = <0>;
      bus-width = <2>;
      remote-endpoint = <&imx390_csi_out0>;
     };
    };
    port@1 {
     reg = <1>;
     imx390_vi_in1: endpoint {
      vc-id = <1>;
      port-index = <0>;
      bus-width = <2>;
      remote-endpoint = <&imx390_csi_out1>;
     };
    };
   };
  };

  nvcsi@150c0000 {
   num-channels = <2>;
   #address-cells = <1>;
   #size-cells = <0>;
   channel@0 {
    reg = <0>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      imx390_csi_in0: endpoint@0 {
       port-index = <0>;
       bus-width = <2>;
       remote-endpoint = <&imx390_imx390_out0>;
      };
     };
     port@1 {
      reg = <1>;
      imx390_csi_out0: endpoint@1 {
       remote-endpoint = <&imx390_vi_in0>;
      };
     };
    };
   };
   channel@1 {
    reg = <1>;
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      imx390_csi_in1: endpoint@2 {
       port-index = <0>;
       bus-width = <2>;
       remote-endpoint = <&imx390_imx390_out1>;
      };
     };
     port@1 {
      reg = <1>;
      imx390_csi_out1: endpoint@3 {
       remote-endpoint = <&imx390_vi_in1>;
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  tca9546@70 {
   i2c@0 {
   imx390_a@1b {
    compatible = "nvidia,imx390";

    reg = <0x1b>;


    physical_w = "15.0";
    physical_h = "12.5";

    sensor_model ="imx390";




    post_crop_frame_drop = "0";


    use_decibel_gain = "true";


    use_sensor_mode_id = "true";
# 205 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx390-a00.dtsi"
    mode0 {
     mclk_khz = "24000";
     num_lanes = "2";
     tegra_sinterface = "serial_a";
     vc_id = "0";
     discontinuous_clk = "no";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "12";
     csi_pixel_bit_depth = "12";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "2200";
     inherent_gain = "1";
     pix_clk_hz = "74250000";
     serdes_pix_clk_hz = "833333333";

     gain_factor = "10";
     min_gain_val = "0";
     max_gain_val = "300";
     step_gain_val = "3";
     default_gain = "0";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "30000000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate = "30000000";
     exposure_factor = "1000000";
     min_exp_time = "59";
     max_exp_time = "33333";
     step_exp_time = "1";
     default_exp_time = "33333";
     embedded_metadata_height = "0";
    };
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      imx390_imx390_out0: endpoint {
       vc-id = <0>;
       port-index = <0>;
       bus-width = <2>;
       remote-endpoint = <&imx390_csi_in0>;
       };
      };
     };
    gmsl-link {
     src-csi-port = "b";
     dst-csi-port = "a";
     serdes-csi-link = "a";
     csi-mode = "1x4";
     st-vc = <0>;
     vc-id = <0>;
     num-lanes = <2>;
     streams = "ued-u1", "raw12";
     };
    };

   imx390_b@1c {
    compatible = "nvidia,imx390";

    reg = <0x1c>;


    physical_w = "15.0";
    physical_h = "12.5";

    sensor_model ="imx390";




    post_crop_frame_drop = "0";


    use_decibel_gain = "true";


    use_sensor_mode_id = "true";
# 377 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx390-a00.dtsi"
    mode0 {
     mclk_khz = "24000";
     num_lanes = "2";
     tegra_sinterface = "serial_a";
     vc_id = "1";
     discontinuous_clk = "no";
     dpcm_enable = "false";
     cil_settletime = "0";
     dynamic_pixel_bit_depth = "12";
     csi_pixel_bit_depth = "12";
     mode_type = "bayer";
     pixel_phase = "rggb";

     active_w = "1920";
     active_h = "1080";
     readout_orientation = "0";
     line_length = "4400";
     inherent_gain = "1";
     pix_clk_hz = "74250000";
     serdes_pix_clk_hz = "833333333";

     gain_factor = "10";
     min_gain_val = "0";
     max_gain_val = "300";
     step_gain_val = "3";
     default_gain = "0";
     min_hdr_ratio = "1";
     max_hdr_ratio = "1";
     framerate_factor = "1000000";
     min_framerate = "30000000";
     max_framerate = "30000000";
     step_framerate = "1";
     default_framerate = "30000000";
     exposure_factor = "1000000";
     min_exp_time = "59";
     max_exp_time = "33333";
     step_exp_time = "1";
     default_exp_time = "33333";
     embedded_metadata_height = "0";
    };
    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      imx390_imx390_out1: endpoint {
       vc-id = <1>;
       port-index = <0>;
       bus-width = <2>;
       remote-endpoint = <&imx390_csi_in1>;
       };
      };
     };
    gmsl-link {
     src-csi-port = "b";
     dst-csi-port = "a";
     serdes-csi-link = "b";
     csi-mode = "1x4";
     st-vc = <0>;
     vc-id = <1>;
     num-lanes = <2>;
     streams = "ued-u1", "raw12";
     };
    };
   };
  };
 };
};

/ {

 tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
# 477 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx390-a00.dtsi"
  num_csi_lanes = <2>;
  max_lane_speed = <4000000>;
  min_bits_per_pixel = <10>;
  vi_peak_byte_per_pixel = <2>;
  vi_bw_margin_pct = <25>;
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;
# 493 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-imx390-a00.dtsi"
  modules {
   module0 {
    badge = "imx390_rear";
    position = "rear";
    orientation = "1";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "imx390 30-001b";

     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx390_a@1b";
    };
   };
   module1 {
    badge = "imx390_front";
    position = "front";
    orientation = "1";
    drivernode0 {

     pcl_id = "v4l2_sensor";

     devname = "imx390 30-001c";

     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx390_b@1c";
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx390-a00.dtsi" 2
# 27 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-imx390-a00.dtsi"
/ {
 i2c@3180000 {
  tca9546@70 {
   compatible = "nxp,pca9546";
   reg = <0x70>;
   #address-cells = <1>;
   #size-cells = <0>;
   skip_mux_detect = "yes";
   vif-supply = <&en_vdd_cam>;
   vcc-supply = <&en_vdd_cam>;
   vcc_lp = "vcc";
   force_bus_start = <(0x1E + 0)>;

   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    dser: max9296@48 {
     compatible = "nvidia,max9296";
     reg = <0x48>;
     csi-mode = "2x4";
     max-src = <2>;
     reset-gpios = <&tegra_main_gpio ((17 * 8) + 5) 0>;
     vdd_cam_1v2-supply = <&en_vdd_cam_1v2>;
    };
    ser_prim: max9295_prim@62 {
     compatible = "nvidia,max9295";
     reg = <0x62>;
     is-prim-ser;
    };
    ser_a: max9295_a@40 {
     compatible = "nvidia,max9295";
     reg = <0x40>;
     nvidia,gmsl-dser-device = <&dser>;
    };
    ser_b: max9295_b@60 {
     compatible = "nvidia,max9295";
     reg = <0x60>;
     nvidia,gmsl-dser-device = <&dser>;
    };
    imx390_a@1b {
     def-addr = <0x1a>;


     clocks = <&tegra_car 89>,
        <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     nvidia,gmsl-ser-device = <&ser_a>;
     nvidia,gmsl-dser-device = <&dser>;
    };
    imx390_b@1c {
     def-addr = <0x1a>;


     clocks = <&tegra_car 89>,
        <&tegra_car 269>;
     clock-names = "extperiph1", "pllp_grtba";
     mclk = "extperiph1";
     nvidia,gmsl-ser-device = <&ser_b>;
     nvidia,gmsl-dser-device = <&dser>;
    };
   };
  };
 };
};
# 24 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-vivid.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-vivid.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-vivid.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-vivid.dtsi"
/ {
 vivid-driver {
  instance0 {
# 104 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-vivid.dtsi"
   mode0 {
    tegra_sinterface = "host";
    pix_clk_hz = "74250000";
    readout_orientation = "90";

    active_w = "1920";
    active_h = "1080";
    pixel_t = "bayer_bggr10";
    line_length = "2200";

    horz_front_porch = "88";
    horz_sync = "44";
    horz_back_porch = "148";
    vert_front_porch = "4";
    vert_sync = "5";
    vert_back_porch = "36";

    gain_factor = "16";
    framerate_factor = "1";
    min_gain_val = "1";
    max_gain_val = "256";
    min_exp_time = "34";
    max_exp_time = "999994";
    min_framerate = "1";
    max_framerate = "30";
    embedded_metadata_height = "1";
   };
  };
 };

 tegra-virtual-camera-platform {
# 148 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-camera-vivid.dtsi"
  isp_peak_byte_per_pixel = <5>;
  isp_bw_margin_pct = <25>;







  modules {
   module0 {
    badge = "vivid_front_instance0";
    position = "front";
    orientation = "1";
    drivernode0 {

     pcl_id = "v4l2_sensor_virtual";

     devname = "tegra-vivid-000";

     proc-device-tree = "/proc/device-tree/vivid-driver/instances/instance0";
    };
   };
  };
 };
};
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-vivid.dtsi" 2
# 25 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-camera-modules.dtsi" 2






/ {
 tegra-camera-platform {







  tpg_max_iso = <3916800>;
 };


 gpio@2200000 {
  camera-control-output-low {
   gpio-hog;
   output-low;
   gpios = <((17 * 8) + 5) 0 ((17 * 8) + 0) 0
     ((17 * 8) + 1) 0 ((11 * 8) + 6) 0>;
   label = "cam0-rst", "cam0-pwdn",
    "cam1-rst", "cam1-pwdn";
  };
 };


 host1x {
  vi_base: vi@15700000 {
   ports {
    vi_port0: port@0 {
     status = "disabled";
     vi_in0: endpoint {
      vc-id = <0>;
      status = "disabled";
     };
    };
    vi_port1: port@1 {
     status = "disabled";
     vi_in1: endpoint {
      vc-id = <0>;
      status = "disabled";
     };
    };
    vi_port2: port@2 {
     status = "disabled";
     vi_in2: endpoint {
      vc-id = <0>;
      status = "disabled";
     };
    };
    vi_port3: port@3 {
     status = "disabled";
     vi_in3: endpoint {
      vc-id = <0>;
      status = "disabled";
     };
    };
    vi_port4: port@4 {
     status = "disabled";
     vi_in4: endpoint {
      vc-id = <0>;
      status = "disabled";
     };
    };
    vi_port5: port@5 {
     status = "disabled";
     vi_in5: endpoint {
      vc-id = <0>;
      status = "disabled";
     };
    };
   };
  };
  csi_base: nvcsi@150c0000 {
   csi_chan0: channel@0 {
    status = "disabled";
    ports {
     csi_chan0_port0: port@0 {
      status = "disabled";
      csi_in0: endpoint@0 {
       status = "disabled";
      };
     };
     csi_chan0_port1: port@1 {
      status = "disabled";
      csi_out0: endpoint@1 {
       status = "disabled";
      };
     };
    };
   };
   csi_chan1: channel@1 {
    status = "disabled";
    ports {
     csi_chan1_port0: port@0 {
      status = "disabled";
      csi_in1: endpoint@2 {
       status = "disabled";
      };
     };
     csi_chan1_port1: port@1 {
      status = "disabled";
      csi_out1: endpoint@3 {
       status = "disabled";
      };
     };
    };
   };
   csi_chan2: channel@2 {
    status = "disabled";
    ports {
     csi_chan2_port0: port@0 {
      status = "disabled";
      csi_in2: endpoint@4 {
       status = "disabled";
      };
     };
     csi_chan2_port1: port@1 {
      status = "disabled";
      csi_out2: endpoint@5 {
       status = "disabled";
      };
     };
    };
   };
   csi_chan3: channel@3 {
    status = "disabled";
    ports {
     csi_chan3_port0: port@0 {
      status = "disabled";
      csi_in3: endpoint@6 {
       status = "disabled";
      };
     };
     csi_chan3_port1: port@1 {
      status = "disabled";
      csi_out3: endpoint@7 {
       status = "disabled";
      };
     };
    };
   };
   csi_chan4: channel@4 {
    status = "disabled";
    ports {
     csi_chan4_port0: port@0 {
      status = "disabled";
      csi_in4: endpoint@8 {
       status = "disabled";
      };
     };
     csi_chan4_port1: port@1 {
      status = "disabled";
      csi_out4: endpoint@9 {
       status = "disabled";
      };
     };
    };
   };
   csi_chan5: channel@5 {
    status = "disabled";
    ports {
     csi_chan5_port0: port@0 {
      status = "disabled";
      csi_in5: endpoint@10 {
       status = "disabled";
      };
     };
     csi_chan5_port1: port@1 {
      status = "disabled";
      csi_out5: endpoint@11 {
       status = "disabled";
      };
     };
    };
   };
  };
 };

 i2c@3180000 {
  e3326_cam0: ov5693_c@36 {
   status = "disabled";
  };
  e3323_cam0: ov23850_a@10 {
   status = "disabled";
  };
  tca6408@21 {
   status = "disabled";
  };
  tca9548@77 {
   status = "disabled";
   i2c@0 {
    e3333_cam0: ov5693_a@36 {
     status = "disabled";
    };
    e3322_cam0: imx219_a@10 {
     status = "disabled";
    };
   };
   i2c@1 {
    e3333_cam1: ov5693_b@36 {
     status = "disabled";
    };
    e3322_cam1: imx219_b@10 {
     status = "disabled";
    };
   };
   i2c@2 {
    e3333_cam2: ov5693_c@36 {
     status = "disabled";
    };
    e3322_cam2: imx219_c@10 {
     status = "disabled";
    };
   };
   i2c@3 {
    e3333_cam3: ov5693_d@36 {
     status = "disabled";
    };
    e3322_cam3: imx219_d@10 {
     status = "disabled";
    };
   };
   i2c@4 {
    e3333_cam4: ov5693_e@36 {
     status = "disabled";
    };
    e3322_cam4: imx219_e@10 {
     status = "disabled";
    };
   };
   i2c@5 {
    e3333_cam5: ov5693_f@36 {
     status = "disabled";
    };
    e3322_cam5: imx219_f@10 {
     status = "disabled";
    };
   };
  };
  tca9546_70: tca9546@70 {
   status = "disabled";
   i2c@0 {
    pca9570_a_24: pca9570_a@24 {
     status = "disabled";
    };
    imx185_cam0: imx185_a@1a {
     status = "disabled";
    };
    imx274_cam0: imx274_a@1a {
     status = "disabled";
    };
    e3331_cam0: imx318_a@10 {
     status = "disabled";
    };
    max9296_dser: max9296@48 {
     status = "disabled";
    };
    max9295_prim: max9295_prim@62 {
     status = "disabled";
    };
    max9295_ser0: max9295_a@40 {
     status = "disabled";
    };
    max9295_ser1: max9295_b@60 {
     status = "disabled";
    };
    imx390_cam0: imx390_a@1b {
     status = "disabled";
    };
    imx390_cam1: imx390_b@1c {
     status = "disabled";
    };
   };
   i2c@1 {
    imx274_cam1: imx274_c@1a {
     status = "disabled";
    };
   };
  };
 };

 i2c@c240000 {
  e3323_cam1: ov23850_c@36 {
   status = "disabled";
  };
 };

 tcp: tegra-camera-platform {
  compatible = "nvidia, tegra-camera-platform";
  modules {
   cam_module0: module0 {
    status = "disabled";
    cam_module0_drivernode0: drivernode0 {
     status = "disabled";
    };
    cam_module0_drivernode1: drivernode1 {
     status = "disabled";
     pcl_id = "v4l2_lens";
    };
   };
   cam_module1: module1 {
    status = "disabled";
    cam_module1_drivernode0: drivernode0 {
     status = "disabled";
    };
    cam_module1_drivernode1: drivernode1 {
     status = "disabled";
     pcl_id = "v4l2_lens";
    };
   };
   cam_module2: module2 {
    status = "disabled";
    cam_module2_drivernode0: drivernode0 {
     status = "disabled";
    };
    cam_module2_drivernode1: drivernode1 {
     status = "disabled";
     pcl_id = "v4l2_lens";
    };
   };
   cam_module3: module3 {
    status = "disabled";
    cam_module3_drivernode0: drivernode0 {
     status = "disabled";
    };
    cam_module3_drivernode1: drivernode1 {
     status = "disabled";
     pcl_id = "v4l2_lens";
    };
   };
   cam_module4: module4 {
    status = "disabled";
    cam_module4_drivernode0: drivernode0 {
     status = "disabled";
    };
    cam_module4_drivernode1: drivernode1 {
     status = "disabled";
     pcl_id = "v4l2_lens";
    };
   };
   cam_module5: module5 {
    status = "disabled";
    cam_module5_drivernode0: drivernode0 {
     status = "disabled";
    };
    cam_module5_drivernode1: drivernode1 {
     status = "disabled";
     pcl_id = "v4l2_lens";
    };
   };
  };
 };
};
# 19 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-display-e3320-1000-a00.dtsi" 1
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-display-e3320-1000-a00.dtsi"
# 1 "./nvidia/soc/tegra/kernel-include/dt-bindings/spi/lr388k7_platform.h" 1
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-display-e3320-1000-a00.dtsi" 2
/ {
 spi@c260000 {
  status = "okay";
  spi-max-frequency = <12000000>;
  prod-settings {
   prod_c_cs0 {
       prod = <0x04 0x00000fc0 0x00000400>;
   };
  };
  spi-touch-sharp19x12@0 {
   status = "okay";
   compatible = "sharp,lr388k7_ts";
   reg = <0>;
   spi-max-frequency = <12000000>;
   irq-gpio = <&tegra_aon_gpio ((5 * 8) + 7) 0x01>;
   interrupt-parent = <&tegra_aon_gpio>;
   interrupts = <((5 * 8) + 7) 0x01>;
   reset-gpio = <&tegra_aon_gpio ((0 * 8) + 3) 0>;
   clock-sel-gpio = <&gpio_i2c_0_21 1 0>;
   x-max = <9600>;
   y-max = <15360>;
   z-max = <65535>;
   flip-x = <1>;
   flip-y = <1>;
   touch-num-max = <10>;
   platform-id = <0x01>;
  };
 };

 i2c@3160000 {
  gpio_i2c_0_21: gpio@21 {
   compatible = "ti,tca6408";
   status = "disabled";
   reg = <0x21>;
   gpio-controller;
   #gpio-cells = <2>;
   vcc-supply = <&battery_reg>;
   vpp-vmm-rails {
    gpio-hog;
    gpios = <2 0>;
    output-high;
    label = "vmm-en-rail";
   };
  };


  tps65132@3e {
   reg = <0x3e>;
   compatible = "ti,tps65132";
   status = "disabled";
   vpp_lcd: outp {
    regulator-name = "outp";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
    enable-active-high;
   };

   vmm_lcd: outn {
    regulator-name = "outn";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
    enable-active-high;
    ti,disable-active-discharge;
   };
  };
 };
};
# 20 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2


# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-comms.dtsi" 1
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-quill-comms.dtsi"
/ {

 gpio@2200000 {
  wifi-enable {
   gpio-hog;
   gpios = <((13 * 8) + 0) 0>;
   output-high;
   line-name = "wifi-enable";
  };

  wifi-wake-ap {
   gpio-hog;
   input;
   label = "wifi-wake-ap";
   status = "disabled";
  };
 };

 gpio@c2f0000 {
  wifi-wake-ap {
   gpio-hog;
   gpios = <((7 * 8) + 3) 0>;
   input;
   label = "wifi-wake-ap";
  };
 };

 bluedroid_pm {
  compatible = "nvidia,tegra-bluedroid_pm";
  id = <0>;
  bluedroid_pm,reset-gpio = <&tegra_main_gpio ((11 * 8) + 7) 0>;
  bluedroid_pm,host-wake-gpio = <&tegra_aon_gpio ((7 * 8) + 4) 0>;
  bluedroid_pm,ext-wake-gpio = <&tegra_main_gpio ((20 * 8) + 4) 0>;
  interrupt-parent = <&tegra_aon_gpio>;
  interrupts = <((7 * 8) + 4) 0x01>;
 };

 bcm4359: bcmdhd_pcie_wlan {
  compatible = "android,bcmdhd_pcie_wlan";
  interrupt-parent = <&tegra_aon_gpio>;
  interrupts = <((7 * 8) + 3) 0x14>;
  wlan-pwr-gpio = <&tegra_main_gpio ((13 * 8) + 0) 0>;
  fw_path = "/vendor/firmware/fw_bcmdhd.bin";
  nv_path = "/vendor/firmware/nvram_4359_b1.txt";
  status = "disabled";
 };

 bcm4354: bcmdhd_wlan {
  compatible = "android,bcmdhd_wlan";
  interrupt-parent = <&tegra_aon_gpio>;
  interrupts = <((7 * 8) + 3) 0x14>;
  wlan-pwr-gpio = <&tegra_main_gpio ((13 * 8) + 0) 0>;
  fw_path = "/vendor/firmware/fw_bcmdhd_4354.bin";
  nv_path = "/vendor/firmware/nvram_quill_4354.txt";
  sdhci-host = <&sdmmc3>;
  pwr-retry-cnt = <5>;
  status = "okay";
 };
};
# 23 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-soc-prod-plugin-manager.dtsi" 1
# 12 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-soc-prod-plugin-manager.dtsi"
/ {
 plugin-manager {
  soc-prod-a01-fragment {
   chip-id = "A01", "A01P";
   override@0 {
    target = <&mipical_prod_c_cphy_csi_soc_a01>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&mipical_prod_c_dphy_csi_soc_a01>;
    _overlay_ {
     status = "okay";
    };
   };
   override@2 {
    target = <&mipical_prod_c_dphy_dsi_soc_a01>;
    _overlay_ {
     status = "okay";
    };
   };
  };
 };
};
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-odm-data-plugin-manager.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-odm-data-plugin-manager.dtsi"
/ {
 plugin-manager {
  fragement@0 {
   odm-data = "enable-denver-wdt";
   override@0 {
    target = <&tegra_wdt>;
    _overlay_ {
     status = "okay";
    };
   };
  };

  fragement@1 {
   odm-data = "disable-denver-wdt";
   override@0 {
    target = <&tegra_pmc>;
    _overlay_ {
     nvidia,enable-halt-in-fiq;
    };
   };
  };

  fragement@2 {
   odm-data = "enable-pmic-wdt";
   override@0 {
    target = <&spmic_wdt>;
    _overlay_ {
     status = "okay";
    };
   };
  };

  fragement@4 {
   odm-data = "enable-pmic-wdt",
       "enable-denver-wdt";
   override@0 {
    target = <&soft_wdt>;
    _overlay_ {
     status = "disabled";
    };
   };
  };

  fragement@6 {
   odm-data = "mods-build";
   override@0 {
    target = <&xusb_mbox>;
    _overlay_ {
     status = "disabled";
    };
   };
   override@1 {
    target = <&tegra_xusb_padctl>;
    _overlay_ {
     delete-target-property = "mboxes";
    };
   };

   override@2 {
    target = <&sdmmc3>;
    _overlay_ {
     status = "disabled";
    };
   };

   override@3 {
    target = <&sdmmc1>;
    _overlay_ {
     status = "disabled";
    };
   };

   override@4 {
    target = <&sdmmc4>;
    _overlay_ {
     delete-target-property = "nvidia,enable-hwcq";
    };
   };

   override@5 {
    target = <&{/host1x}>;
    _overlay_ {
     nvdisplay@15200000 {
      win-mask = <0x3>;
      status = "okay";
     };
     nvdisplay@15210000 {
      win-mask = <0xc>;
      status = "okay";
     };
     nvdisplay@15220000 {
      win-mask = <0x30>;
      status = "okay";
     };
     sor {
      status = "okay";
      dp-display {
       status = "okay";
      };
      hdmi-display {
       status = "disabled";
      };
      panel-s-edp-uhdtv-15-6 {
       smartdimmer {
        status = "disabled";
       };
      };
     };
     dpaux@155c0000 {
      status = "okay";
     };
     sor1 {
      status = "okay";
      hdmi-display {
       status = "okay";
      };
      dp-display {
       status = "disabled";
      };
     };
     dsi {
      status = "okay";
      nvidia,dsi-csi-loopback;
      nvidia,active-panel = <&panel_s_wuxga_8_0>;
      panel-s-wuxga-8-0 {
       status = "okay";
      };
     };
    };
   };
  };

  fragement@7 {
   odm-data = "enable-high-speed-uart";
   override@0 {
    target = <&uarta>;
    _overlay_ {
     compatible = "nvidia,tegra186-hsuart";
     early-print-console-channel;
     resets = <&tegra_car 47>;
     reset-names = "serial";
    };
   };
  };

  fragement@8 {
   odm-data = "enable-sdmmc-hwcq";
   override@0 {
    target = <&sdmmc4>;
    _overlay_ {
     nvidia,enable-hwcq;
    };
   };
  };
  fragement@9 {
   odm-data = "enable-ufs-on-uphy-lane5";
   override@0 {
    target = <&tegra_ufs>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&tegra_sata>;
    _overlay_ {
     status = "disabled";
    };
   };
   override@3 {
    target = <&gen1_i2c>;
    _overlay_ {
     gpio@76 {
      ufs_lane5_mux {
       status = "okay";
      };
      sata_lane5_mux {
       status = "disabled";
      };
     };
    };
   };
  };
  fragement@10 {
   odm-data = "enable-ufs-on-uphy-lane4";
   override@0 {
    target = <&tegra_ufs>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&tegra_sata>;
    _overlay_ {
     status = "disabled";
    };
   };
   override@3 {
    target = <&gen1_i2c>;
    _overlay_ {
     gpio@76 {
      pcie0_lane4_mux {
       status = "disabled";
      };
      ufs_lane4_mux {
       status = "okay";
      };
      sata_lane5_mux {
       status = "disabled";
      };
      ufs_lane5_mux {
       status = "okay";
      };
     };
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-300-plugin-manager.dtsi" 1
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-300-plugin-manager.dtsi"
/ {
 pinmux@2430000 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinmux_default>;

  pinmux_default: common {
   gpio_edp2_pp5 {
    nvidia,pins = "gpio_edp2_pp5";
    nvidia,pull = <2>;
    nvidia,tristate = <1>;
    nvidia,enable-input = <1>;
    status = "disabled";
   };

   gpio_edp3_pp6 {
    nvidia,pins = "gpio_edp3_pp6";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
    status = "disabled";
   };
  };
 };

 gpio@2200000 {
  sdmmc-wake-support-input {
   gpio-hog;
   gpios = <((15 * 8) + 5) 0>;
   input;
   label = "sdmmc-wake-input";
   status = "disabled";
  };

  sdmmc-wake-support-output {
   gpio-hog;
   gpios = <((15 * 8) + 6) 0>;
   output-low;
   label = "sdmmc-wake-output";
   status = "disabled";
  };
 };

 plugin-manager {
  fragment-sdwake-p3310-1000-300 {
   ids = ">=3310-1000-300", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";

   override@100 {
    target = <&pinmux_default>;
    _overlay_ {
     gpio_edp2_pp5 {
      status = "okay";
     };
     gpio_edp3_pp6 {
      status = "okay";
     };
    };
   };

   override@101 {
    target = <&tegra_main_gpio>;
    _overlay_ {
     sdmmc-wake-support-input {
      status = "okay";
     };
     sdmmc-wake-support-output {
      status = "okay";
     };
    };
   };

   override@102 {
    target = <&en_vdd_sdcard1>;
    _overlay_ {
     gpio = <&tegra_main_gpio ((15 * 8) + 6) 0>;
    };
   };

   override@103 {
    target = <&sdmmc1>;
    _overlay_ {
     cd-gpios = <&tegra_main_gpio ((15 * 8) + 5) 0>;
     nvidia,cd-wakeup-capable;
    };
   };
  };

  fragement-pmon-p3310-1000-300 {
   ids = ">=3310-1000-300", "3310-1000-200-F", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&ina3221x_40>;
    _overlay_ {
     channel@0 {
      ti,shunt-resistor-mohm = <10>;
     };
     channel@1 {
      ti,shunt-resistor-mohm = <10>;
     };
    };
   };

   override@1 {
    target = <&ina3221x_41>;
    _overlay_ {
     channel@0 {
      ti,shunt-resistor-mohm = <5>;
     };
     channel@1 {
      ti,shunt-resistor-mohm = <10>;
     };
     channel@2 {
      ti,shunt-resistor-mohm = <10>;
     };
    };
   };
  };
  fragement-pmon-p3310-1000-800 {
   ids = ">=3310-1000-800", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&ina3221x_41>;
    _overlay_ {
     channel@0 {
      ti,shunt-resistor-mohm = <20>;
     };
     channel@2 {
      ti,rail-name = "VDD_SYS_DDR";
     };
    };
   };
  };

 };
};
# 19 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi" 2

/ {
 eeprom-manager {
  data-size = <0x100>;
  boardid-with-revision = <3310>;
  boardid-with-config = <3310>;
  bus@0 {
   i2c-bus = <&gen8_i2c>;
   eeprom@0 {
    slave-address = <0x50>;
    label = "cvm";
   };
   eeprom@1 {
    slave-address = <0x57>;
    label = "cvb";
   };
  };
  bus@1 {
   i2c-bus = <&gen2_i2c>;
   eeprom@0 {
    slave-address = <0x51>;
   };
  };
  bus@2 {
   i2c-bus = <&gen1_i2c>;
   eeprom@0 {
    slave-address = <0x50>;
   };
  };
  bus@3 {
   i2c-bus = <&cam_i2c>;
   eeprom@0 {
    slave-address = <0x54>;
    label = "cam";
    enable-gpio = <2 9>;
   };
   eeprom@1 {
    slave-address = <0x57>;
    label = "cam";
    enable-gpio = <2 9>;
   };
  };
 };
 plugin-manager {
  fragment-devslp@0 {
   ids = ">=3310-1000-200", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&{/ahci-sata@3507000}>;
    _overlay_ {
     gpios = <&spmic 7 0>;
    };
   };
   override@1 {
    target = <&{/bpmp_i2c/spmic@3c/pinmux@0}>;
    _overlay_ {
     pin_gpio7 {
      drive-push-pull = <1>;
     };
    };
   };
  };
  fragment-e3325-xusb {
   enable-override-on-all-matches;
   ids = "<3310-1000-500";
   odm-data = "enable-xusb-on-uphy-lane0";
   override@0 {

    target = <&xusb_padctl>;
    _overlay_ {
     ports {
      usb3-0 {
       status = "okay";
      };
     };
    };
# 105 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi"
   };
   override@1 {
    target = <&{/xhci@3530000}>;

    _overlay_ {
     phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
      <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
      <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
      <&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
      <&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>;
     phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1";
    };
# 127 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi"
   };
   override@2 {
    target = <&tegra_main_gpio>;
    _overlay_ {
     e3325_sdio_rst {
      status = "okay";
     };
     e3325_lane0_mux {
      status = "okay";
     };
    };
   };
   override@3 {
    target = <&tegra_pcie>;
    _overlay_ {
     pci@1,0 {
      nvidia,num-lanes = <2>;
     };
     pci@2,0 {
      nvidia,num-lanes = <1>;
     };
     pci@3,0 {
      nvidia,num-lanes = <1>;
     };
    };
   };
  };
  fragment-500-pcie-config {
   ids = ">=3310-1000-500", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&tegra_pcie>;
    _overlay_ {
     pci@1,0 {
      nvidia,num-lanes = <4>;
     };
     pci@2,0 {
      nvidia,num-lanes = <0>;
     };
     pci@3,0 {
      nvidia,num-lanes = <1>;
     };
    };
   };
  };
  fragment-comms-a00-chip {
   ids = "<3310-1000-500";
   override@0 {
    target = <&bcm4354>;
    _overlay_ {
     sdhci-host = <&sdmmc3>;
     pwr-retry-cnt = <0>;
     interrupt-parent = <&tegra_main_gpio>;
     interrupts = <((2 * 8) + 0) 0x14>;
     delete-target-property = "wlan-pwr-gpio";
    };
   };
   override@1 {
    target = <&tegra_main_gpio>;
    _overlay_ {
     wifi-wake-ap {
      status = "okay";
      gpios = <((2 * 8) + 0) 0>;
     };

     wifi-enable {
      gpios = <((1 * 8) + 6) 0>;
     };
    };
   };

   override@3 {
    target = <&tegra_aon_gpio>;
    _overlay_ {
     wifi-wake-ap {
      status = "disabled";
     };
    };
   };
  };
  fragment-500-xusb-config {
   ids = ">=3310-1000-500", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&{/xhci@3530000}>;

    _overlay_ {
     phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
      <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
      <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
      <&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>;
     phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0";
    };
# 227 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi"
   };
   override@1 {

    target = <&xusb_padctl>;
    _overlay_ {
     ports {
      usb3-1 {
       status = "disabled";
      };
      usb3-0 {
       nvidia,usb2-companion = <1>;
       status = "okay";
      };
     };
    };
# 253 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi"
   };
  };
  fragment-500-e3325-pcie {
   enable-override-on-all-matches;
   ids = ">=3310-1000-500", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   odm-data = "enable-pcie-on-uphy-lane0";
   override@0 {
    target = <&{/xhci@3530000}>;

    _overlay_ {
     phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
      <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
      <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>;
     phy-names = "usb2-0", "usb2-1", "usb2-2";
    };
# 276 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi"
   };
   override@1 {

    target = <&xusb_padctl>;
    _overlay_ {
     ports {
      usb3-0 {
       status = "disabled";
      };
     };
    };
# 295 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-p3310-1000-a00-plugin-manager.dtsi"
   };

   override@2 {
    target = <&tegra_main_gpio>;
    _overlay_ {
     pcie0_lane2_mux {
      status = "okay";
     };
    };
   };
   override@3 {
    target = <&{/fixed-regulators}>;
    _overlay_ {
     regulator@17 {
      enable-active-high;
     };
    };
   };
  };

  fragment-e3320-dp {
   ids = ">=3320-1000-000", ">=3320-1100-000";
   override@0 {
    target = <&{/host1x}>;
    _overlay_ {
     nvdisplay@15200000 {
      nvidia,fb-win = <0>;
      win-mask = <0x3>;
      status = "okay";
     };
     nvdisplay@15210000 {
      nvidia,fb-win = <2>;
      win-mask = <0xC>;
      status = "okay";
     };
     nvdisplay@15220000 {
      nvidia,fb-win = <4>;
      win-mask = <0x30>;
      status = "okay";
     };
     sor {
      status = "okay";
      dp-display {
       status = "okay";
      };
     };
     dpaux@155c0000 {
      status = "okay";
     };
    };
   };
  };

  fragment-p3310-c00-comm {
   ids = ">=3310-1000-800", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&{/bluedroid_pm}>;
    _overlay_ {
     bluedroid_pm,reset-gpio = <&tegra_main_gpio ((7 * 8) + 5) 0>;
    };
   };
  };

  fragment-p3310-c00-pmic {
   ids = ">=3310-1000-800", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&spmic_ldo6>;
    _overlay_ {
     maxim,active-fps-source = <3>;
    };
   };
  };

  fragment-p3310-c01 {
   ids = ">=3310-1000-900", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&{/bpmp_i2c/spmic@3c/regulators/ldo6}>;
    _overlay_ {
     regulator-boot-on;
     regulator-always-on;
    };
   };
   override@1 {
    target = <&{/bpmp_i2c/spmic@3c/pinmux@0}>;
    _overlay_ {
     pin_gpio2 {
      status = "disabled";
     };
     pin_gpio3 {
      status = "disabled";
     };
    };
   };
  };

  fragment-p3310-c03 {
   ids = ">=3310-1000-B00", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02";

   override@1 {
    target = <&spmic_ldo8>;
    _overlay_ {
     regulator-name = "dvdd-pex";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
    };
   };

   override@2 {
    target = <&spmic_ldo0>;
    _overlay_ {
     maxim,active-fps-source = <3>;
    };
   };

   override@3 {
    target = <&spmic_ldo7>;
    _overlay_ {
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
    };
   };
  };

  fragment-comms-ethernet {
   ids = "3310-1001-D02", "3310-0001-D02";
   override@0 {
    target = <&{/ether_qos@2490000}>;
    _overlay_ {
     status = "disabled";
    };
   };
  };

  fragment-comms-wireless {
   ids = "3310-0001-D02", "3310-0000-D02";
   override@0 {
    target = <&bcm4354>;
    _overlay_ {
     status = "disabled";
    };
   };
  };
 };
};
# 24 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-super-module-e2614-p2597-1000-a00.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-modules/tegra186-super-module-e2614-p2597-1000-a00.dtsi"
/ {
 i2c@c240000 {
  bmi160@69 {
   compatible = "bmi,bmi160";
   reg = <0x69>;
   interrupt-parent = <&tegra_aon_gpio>;
   interrupts = <((5 * 8) + 2) 0x01>;
   accelerometer_matrix = [01 00 00 00 01 00 00 00 01];
   gyroscope_matrix = [01 00 00 00 01 00 00 00 01];
   accelerometer_delay_us_min = <2500>;
   gyroscope_delay_us_min = <2500>;
   vdd-supply = <&spmic_sd3>;
   vdd_IO-supply = <&spmic_sd3>;
   status = "disabled";
  };

  e2614_i2c_mux: i2cmux@70 {
   compatible = "nxp,pca9546";
   reg = <0x70>;
   #address-cells = <1>;
   #size-cells = <0>;
   vcc-supply = <&vdd_3v3>;
   vcc-pullup-supply = <&battery_reg>;
   status = "disabled";
   i2c@0 {
    reg = <0>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    e2614_tas2552_r:tas2552.9-0040@40 {
     compatible = "ti,tas2552";
     reg = <0x40>;
     vbat-supply = <&battery_reg>;
     iovdd-supply = <&vdd_3v3>;
     avdd-supply = <&vdd_1v8_aud2>;
     tas2552,pdm_edge_select = <0>;
    };
    e2614_tas2552_l:tas2552.9-0041@41 {
                                        compatible = "ti,tas2552";
                                        reg = <0x41>;
                                        vbat-supply = <&battery_reg>;
                                        iovdd-supply = <&vdd_3v3>;
                                        avdd-supply = <&vdd_1v8_aud2>;
     tas2552,pdm_edge_select = <1>;
                                };
   };
   i2c@1 {
    reg = <1>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    ina3221x@40 {
     compatible = "ti,ina3221x";
     reg = <0x40>;
     ti,trigger-config = <0x7003>;
     ti,continuous-config = <0x7c07>;
     ti,enable-forced-continuous;
     #address-cells = <1>;
     #size-cells = <0>;
     channel@0 {
      reg = <0x0>;
      ti,rail-name = "VDD_5V";
      ti,shunt-resistor-mohm = <10>;
     };
     channel@1 {
      reg = <0x1>;
      ti,rail-name = "VDD_3V3";
      ti,shunt-resistor-mohm = <10>;
     };
     channel@2 {
      reg = <0x2>;
      ti,rail-name = "VDD_1V8";
      ti,shunt-resistor-mohm = <1>;
     };
    };
    ina3221x@41 {
     compatible = "ti,ina3221x";
     reg = <0x41>;
     ti,trigger-config = <0x7003>;
     ti,continuous-config = <0x7c07>;
     ti,enable-forced-continuous;
     #address-cells = <1>;
     #size-cells = <0>;
     channel@0 {
      reg = <0x0>;
      ti,rail-name = "VDD_5V_AUD";
      ti,shunt-resistor-mohm = <1>;
     };
     channel@1 {
      reg = <0x1>;
      ti,rail-name = "VDD_3V3_AUD";
      ti,shunt-resistor-mohm = <10>;
     };
     channel@2 {
      reg = <0x2>;
      ti,rail-name = "VDD_1V8_AUD";
      ti,shunt-resistor-mohm = <10>;
     };
    };
    ina3221x@42 {
     compatible = "ti,ina3221x";
     reg = <0x42>;
     ti,trigger-config = <0x7003>;
     ti,continuous-config = <0x7c07>;
     ti,enable-forced-continuous;
     #address-cells = <1>;
     #size-cells = <0>;
     channel@0 {
      reg = <0x0>;
      ti,rail-name = "VDD_3V3_GPS";
      ti,shunt-resistor-mohm = <10>;
     };
     channel@1 {
      reg = <0x1>;
      ti,rail-name = "VDD_3V3_NFC";
      ti,shunt-resistor-mohm = <10>;
     };
     channel@2 {
      reg = <0x2>;
      ti,rail-name = "VDD_3V3_GYRO";
      ti,shunt-resistor-mohm = <10>;
     };
    };
   };
   i2c@2 {
    reg = <2>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
   };
   i2c@3 {
    reg = <3>;
    i2c-mux,deselect-on-exit;
    #address-cells = <1>;
    #size-cells = <0>;
    e2614_rt5658_i2c3: rt5659.12-001a@1a {
     compatible = "realtek,rt5658";
     reg = <0x1a>;
     status = "disabled";


     gpios = <&tegra_main_gpio ((9 * 8) + 5) 0>;


     realtek,jd-src = <1>;
     realtek,dmic1-data-pin = <2>;
    };
   };
  };

  e2614_gpio_i2c_1_20: gpio@20 {
   compatible = "ti,tca6416";
   reg = <0x20>;
   gpio-controller;
   #gpio-cells = <2>;
   vcc-supply = <&battery_reg>;
   status = "disabled";
  };

                e2614_icm20628: icm20628@68 {
                        compatible = "invensense,mpu6xxx";
                        reg = <0x68>;
                        interrupt-parent = <&tegra_aon_gpio>;
                        interrupts = <((5 * 8) + 2) 0x01>;
                        accelerometer_matrix = [01 00 00 00 01 00 00 00 01];
                        gyroscope_matrix = [01 00 00 00 01 00 00 00 01];
   vdd-supply = <&spmic_sd3>;
   vlogic-supply = <&spmic_sd3>;
   geomagnetic_rotation_vector_disable = <1>;
   gyroscope_uncalibrated_disable = <1>;
   quaternion_disable = <1>;
   status = "disabled";
                };

                e2614_ak8963: ak8963@0d {
                        compatible = "ak,ak89xx";
                        reg = <0x0d>;
                        magnetic_field_matrix = [01 00 00 00 01 00 00 00 01];
   status = "disabled";
                };

                e2614_bmp280: bmp280@77 {
                        compatible = "bmp,bmpX80";
                        reg = <0x77>;
   status = "disabled";
                };

                e2614_cm32180: cm32180@48 {
                        compatible = "capella,cm32180";
                        reg = <0x48>;
                        gpio_irq = <&tegra_main_gpio ((8 * 8) + 4) 1>;
                        light_uncalibrated_lo = <1>;
                        light_calibrated_lo = <150>;
                        light_uncalibrated_hi = <95000>;
                        light_calibrated_hi = <1750000>;
   status = "disabled";
                };

                e2614_iqs263: iqs263@44 {
   status = "disabled";
                };

  e2614_rt5658: rt5659.1-001a@1a {
   compatible = "realtek,rt5658";
   reg = <0x1a>;
   status = "disabled";


   gpios = <&tegra_main_gpio ((9 * 8) + 5) 0>;


   realtek,jd-src = <1>;
   realtek,dmic1-data-pin = <2>;
  };
 };

 fixed-regulators {
  vdd_1v8_aud2: regulator@200 {
   compatible = "regulator-fixed-sync";
   reg = <200>;
   regulator-name = "vdd-1v8-aud2";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   gpio = <&e2614_gpio_i2c_1_20 11 1>;
   enable-active-high;
   status = "disabled";
  };
 };

 e2614_gps_wake: gps_wake {
  compatible = "gps-wake";
  gps-enable-gpio = <&e2614_gpio_i2c_1_20 8 0>;
  gps-wakeup-gpio = <&tegra_main_gpio ((16 * 8) + 5) 0>;
  status = "disabled";
 };

 plugin-manager {
  fragment-e2614-common@0 {
   ids = "2614-0000-*";
   overrides@0 {
    target = <&e2614_i2c_mux>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@1 {
    target = <&e2614_gpio_i2c_1_20>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@2 {
    target = <&e2614_icm20628>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@3 {
    target = <&e2614_ak8963>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@4 {
    target = <&e2614_ak8963>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@5 {
    target = <&e2614_bmp280>;
    _overlay_ {
     status = "disabled";
    };
   };
   overrides@6 {
    target = <&e2614_cm32180>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@8 {
    target = <&vdd_1v8_aud2>;
    _overlay_ {
     status = "okay";
    };
   };

   overrides@10 {
    target = <&tegra_sound>;
    _overlay_ {
     nvidia,num-codec-link = <13>;
     nvidia,audio-routing =
      "x Headphone Jack", "x HPO L Playback",
      "x Headphone Jack", "x HPO R Playback",
      "x IN1P", "x Mic Jack",
      "x Int Spk", "x SPO Playback",
      "x DMIC L1", "x Int Mic",
      "x DMIC L2", "x Int Mic",
      "x DMIC R1", "x Int Mic",
      "x DMIC R2", "x Int Mic",
      "y Headphone", "y OUT",
      "y IN", "y Mic",
      "z Headphone", "z OUT",
      "z IN", "z Mic",
      "m Headphone", "m OUT",
      "m IN", "m Mic",
      "n Headphone", "n OUT",
      "n IN", "n Mic",
      "o Headphone", "o OUT",
      "o IN", "o Mic",
      "a IN", "a Mic",
      "b IN", "b Mic",
      "c IN", "c Mic",
      "d IN", "d Mic",
      "d1 Headphone", "d1 OUT",
      "d2 Headphone", "d2 OUT",
      "d3 Headphone", "d3 OUT";
    };
   };

   overrides@11 {
    target = <&rt565x_dai_link>;
    _overlay_ {
     link-name = "rt565x-playback";
     codec-dai-name = "rt5659-aif1";
    };
   };
   overrides@12 {
    target = <&dspk_1_dai_link>;
    _overlay_ {
     cpu-dai = <&tegra_dspk2>;
     codec-dai = <&e2614_tas2552_r>;
     cpu-dai-name = "DSPK2";
     codec-dai-name = "tas2552-amplifier";
    };
   };
   overrides@13 {
    target = <&dspk_2_dai_link>;
    _overlay_ {
     cpu-dai = <&tegra_dspk2>;
     codec-dai = <&e2614_tas2552_l>;
     cpu-dai-name = "DSPK2";
     codec-dai-name = "tas2552-amplifier";
    };
   };
   overrides@14 {
                                target = <&e2614_icm20628>;
                                _overlay_ {
                                        status = "okay";
                                };
                        };
   overrides@15 {
                                target = <&e2614_ak8963>;
                                _overlay_ {
                                        status = "okay";
                                };
                        };
   overrides@16 {
                                target = <&e2614_bmp280>;
                                _overlay_ {
                                        status = "disabled";
                                };
                        };
   overrides@17 {
                                target = <&e2614_cm32180>;
                                _overlay_ {
                                        status = "okay";
                                };
                        };
  };

  fragment-e2614-a00@1 {
   ids = "2614-0000-000";
   overrides@0 {
    target = <&e2614_rt5658>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@1 {
    target = <&rt565x_dai_link>;
    _overlay_ {
     codec-dai = <&e2614_rt5658>;
    };
   };
  };

  fragment-e2614-b00@2 {
   ids = "2614-0000-100";
   overrides@0 {
    target = <&e2614_rt5658_i2c3>;
    _overlay_ {
     status = "okay";
    };
   };

   overrides@1 {
    target = <&rt565x_dai_link>;
    _overlay_ {
     codec-dai = <&e2614_rt5658_i2c3>;
    };
   };
  };
 };
};
# 25 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-display-plugin-manager.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-display-plugin-manager.dtsi"
/ {
 plugin-manager {
  fragment-e3320-a00@1 {
   ids = "3320-1000-000", "3320-1100-000";
   overrides@1 {
    target = <&{/i2c@3160000/tps65132@3e}>;
    _overlay_ {
     status = "okay";
     outp {
      ti,enable-gpio = <&gpio_i2c_0_21 2 0>;
     };
     outn {
      ti,enable-gpio = <&gpio_i2c_0_21 3 0>;
     };
    };
   };
   overrides@2 {
    target = <&{/host1x}>;
    _overlay_ {
     nvdisplay@15200000 {
      status = "okay";
     };
     dsi {
      status = "okay";
      nvidia,active-panel = <&panel_s_wuxga_8_0>;
      panel-s-wuxga-8-0 {
       status = "okay";
      };
     };
    };
   };
   overrides@3 {
                                target = <&{/i2c@3160000}>;
                                _overlay_ {
                                        gpio@21 {
                                                status = "okay";
                                        };
                                        lp8557-backlight-s-wuxga-8-0@2c {
                                                status = "okay";
                                        };
                                };
                        };
  };

  fragment-e3320-a01@1 {
   ids = "3320-1000-100", "3320-1000-200";
   overrides@1 {
    target = <&{/i2c@3160000/tps65132@3e}>;
    _overlay_ {
     status = "okay";
     outp {
      ti,enable-gpio = <&gpio_i2c_0_77 4 0>;
     };
     outn {
      delete-target-property = "ti,disable-active-discharge";
      ti,enable-gpio = <&gpio_i2c_0_21 2 0>;
      ti,active-discharge-gpio = <&gpio_i2c_0_21 3 0>;
      ti,active-discharge-time = <2000>;
     };
    };
   };
   overrides@2 {
    target = <&en_vdd_disp_1v8>;
    _overlay_ {
     gpio = <&gpio_i2c_0_21 0 0>;
    };
   };
   overrides@3 {
    target = <&{/host1x}>;
    _overlay_ {
     nvdisplay@15200000 {
      status = "okay";
     };
     dsi {
      status = "okay";
      nvidia,active-panel = <&panel_s_wuxga_8_0>;
      panel-s-wuxga-8-0 {
       status = "okay";
      };
     };
    };
   };
                        overrides@4 {
                                target = <&{/i2c@3160000}>;
                                _overlay_ {
                                        gpio@21 {
                                                status = "okay";
                                        };
                                        lp8557-backlight-s-wuxga-8-0@2c {
                                                status = "okay";
                                        };
                                };
                        };
  };

  fragment-e1639-sharp-25x16@2 {
   ids = "1639-1000-001";
   overrides@0 {
    target = <&{/i2c@c240000/lp8556-backlight-s-wqxga-10-1@2c}>;
    _overlay_ {
     status = "okay";
    };
   };
   overrides@1 {
    target = <&vdd_bl_en>;
    _overlay_ {
     gpio = <&tegra_aon_gpio ((1 * 8) + 3) 1>;
     enable-active-high;
     regulator-boot-on;
     regulator-always-on;
    };
   };
   overrides@2 {
    target = <&{/host1x/dsi/panel-s-wuxga-8-0}>;
    _overlay_ {
     status = "disabled";
    };
   };

   overrides@3 {
    target = <&{/host1x/dsi/panel-s-wqxga-10-1}>;
    _overlay_ {
     status = "okay";
    };
   };

   overrides@4 {
    target = <&{/host1x}>;
    _overlay_ {
     nvdisplay@15200000 {
      status = "okay";
     };

     dsi {
      status = "okay";
     };
    };
   };
  };

  fragment-e1824-a00@3 {
   ids = "1824-1100-001";
   overrides@0 {
    target = <&{/host1x}>;
    _overlay_ {
     nvdisplay@15200000 {
      status = "okay";
     };
     sor {
      status = "okay";
      nvidia,active-panel = <&panel_s_edp_uhdtv_15_6>;
      panel-s-edp-uhdtv-15-6 {
       status = "okay";
       nvidia,panel-rst-gpio = <&tegra_main_gpio ((15 * 8) + 3) 1>;
       nvidia,en-vmm-vpp-with-i2c-config;
       nvidia,is_ext_dp_panel = <0>;
       disp-default-out {
        nvidia,out-parent-clk = "plld3";
       };
       smartdimmer {
        status = "okay";
       };
      };
     };
     dpaux@155c0000 {
      status = "okay";
     };
    };
   };
  };
 };
};
# 26 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-prod/tegra186-priv-quill-p3310-1000-a00-prod.dtsi" 1
# 12 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-prod/tegra186-priv-quill-p3310-1000-a00-prod.dtsi"
# 1 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm-prod.dtsi" 1
# 13 "./nvidia/soc/t18x/kernel-dts/tegra186-soc/tegra186-soc-cvm-prod.dtsi"
/ {
};
# 13 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-prod/tegra186-priv-quill-p3310-1000-a00-prod.dtsi" 2

/ {
};
# 27 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-camera-plugin-manager.dtsi" 1
# 20 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-plugin-manager/tegra186-quill-camera-plugin-manager.dtsi"
/ {
 gpio@2200000 {
  camera-control-output-low {
   status = "disabled";
  };

  camera-control-output-high {
   status = "disabled";
  };

  camera-control-input {
   status = "disabled";
  };
 };

 gpio@c2f0000 {
  camera-control-output-low {
   status = "disabled";
  };

  camera-control-output-high {
   status = "disabled";
  };

  camera-control-input {
   status = "disabled";
  };
 };


 plugin-manager {

  fragment-imx390@0 {
   ids = "LPRD-001";
   override@0 {
    target = <&imx390_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "imx390_rear";
     position = "rear";
     orientation = "1";
    };
   };
   override@2 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx390 30-001b";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx390_a@1b";
    };
   };
   override@3 {
    target = <&imx390_cam1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@4 {
    target = <&cam_module1>;
    _overlay_ {
     status = "okay";
     badge = "imx390_front";
     position = "front";
     orientation = "1";
    };
   };
   override@5 {
    target = <&cam_module1_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx390 30-001c";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx390_b@1c";
    };
   };


   override@6 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<2>;
    };
   };
   override@7 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@8 {
    target = <&vi_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@9 {
    target = <&imx390_vi_in0>;
    _overlay_ {
     status = "okay";
     vc-id = <0>;
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&imx390_csi_out0>;
    };
   };
   override@10 {
    target = <&imx390_vi_in1>;
    _overlay_ {
     status = "okay";
     vc-id = <1>;
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&imx390_csi_out1>;
    };
   };


   override@11{
    target = <&csi_base>;
    _overlay_ {
     num-channels=<2>;
    };
   };
   override@12 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@13 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@14 {
    target = <&imx390_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&imx390_imx390_out0>;
    };
   };
   override@15 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@16 {
    target = <&imx390_csi_out0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@17 {
    target = <&csi_chan1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@18 {
    target = <&csi_chan1_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@19 {
    target = <&imx390_csi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&imx390_imx390_out1>;
    };
   };
   override@20 {
    target = <&csi_chan1_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@21 {
    target = <&imx390_csi_out1>;
    _overlay_ {
     status = "okay";
    };
   };


   override@22 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <2>;
     max_lane_speed = <4000000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@23 {
    target = <&tca9546_70>;
    _overlay_ {
     status = "okay";
     vcc-pullup-supply = <&battery_reg>;
    };
   };
   override@24 {
    target = <&max9296_dser>;
    _overlay_ {
     status = "okay";
    };
   };
   override@25 {
    target = <&max9295_prim>;
    _overlay_ {
     status = "okay";
    };
   };
   override@26 {
    target = <&max9295_ser0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@27 {
    target = <&max9295_ser1>;
    _overlay_ {
     status = "okay";
    };
   };
  };


  fragment-e3326@0 {
   ids = "3326-*";
   override@0 {
    target = <&e3326_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "e3326_front_P5V27C";
     position = "rear";
     orientation = "1";
    };
   };
   override@2 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov5693 2-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/ov5693_c@36";
    };
   };
   override@3 {
    target = <&cam_module0_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3326_lens_ov5693@P5V27C/";
    };
   };

   override@4 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };
   override@5 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@6 {
    target = <&e3326_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <2>;
     remote-endpoint = <&e3326_csi_out0>;
    };
   };

   override@7 {
    target = <&csi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };
   override@8 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@9 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&e3326_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <2>;
     remote-endpoint = <&e3326_ov5693_out0>;
    };
   };
   override@11 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@12 {
    target = <&e3326_csi_out0>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3326_vi_in0>;
    };
   };

   override@13 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <4>;
     max_lane_speed = <1500000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@14 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      gpio-hog;
      gpios = <((17 * 8) + 5) 0 ((17 * 8) + 0) 0>;
      label = "cam0-rst", "cam0-pwdn";
      output-low;
      status = "okay";
     };
     camera-control-output-high {
      status = "disabled";
     };
    };
   };
   override@15 {
    target = <&{/gpio@c2f0000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
    };
   };
  };


  fragment-e3323@0 {
   ids = "3323-1000-*";

   override@0 {
    target = <&e3323_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "e3323_bottom_CH06P1";
     position = "bottom";
     orientation = "3";
    };
   };
   override@2 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov23850 2-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/ov23850_a@10";
    };
   };

   override@3 {
    target = <&e3323_cam1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@4 {
    target = <&cam_module1>;
    _overlay_ {
     status = "okay";
     badge = "e3323_top_CH06P1";
     position = "top";
     orientation = "3";
    };
   };
   override@5 {
    target = <&cam_module1_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov23850 1-0036";
     proc-device-tree = "/proc/device-tree/i2c@c240000/ov23850_c@36";
    };
   };
   override@6 {
    target = <&cam_module0_drivernode1>;
    _overlay_ {
     status = "okay";

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3323_lens_ov23850@CH06P1/";
    };
   };
   override@7 {
    target = <&cam_module1_drivernode1>;
    _overlay_ {
     status = "okay";

     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3323_lens_ov23850@CH06P1/";
    };
   };

   override@8 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<2>;
    };
   };
   override@9 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&e3323_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&e3323_csi_out0>;
    };
   };
   override@11 {
    target = <&vi_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@12 {
    target = <&e3323_vi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <4>;
     remote-endpoint = <&e3323_csi_out1>;
    };
   };

   override@13 {
    target = <&csi_base>;
    _overlay_ {
     num-channels=<2>;
    };
   };
   override@14 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@15 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@16 {
    target = <&e3323_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&e3323_ov23850_out0>;
    };
   };
   override@17 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@18 {
    target = <&e3323_csi_out0>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3323_vi_in0>;
    };
   };
   override@19 {
    target = <&csi_chan1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@20 {
    target = <&csi_chan1_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@21 {
    target = <&e3323_csi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <4>;
     remote-endpoint = <&e3323_ov23850_out1>;
    };
   };
   override@22 {
    target = <&csi_chan1_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@23 {
    target = <&e3323_csi_out1>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3323_vi_in1>;
    };
   };

   override@24 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <8>;
     max_lane_speed = <1500000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     max_pixel_rate = <750000>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@25 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      gpio-hog;
      gpios = <((17 * 8) + 5) 0 ((17 * 8) + 0) 0
        ((17 * 8) + 1) 0 ((11 * 8) + 6) 0>;
      label = "cam0-rst", "cam0-pwdn",
       "cam1-rst", "cam1-pwdn";
      output-low;
      status = "okay";
     };
     camera-control-output-high {
      status = "disabled";
     };
    };
   };

   override@26 {
    target = <&{/gpio@c2f0000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
    };
   };
  };

  fragment-p3310-c00-camera {
   ids = ">=3310-1000-800", "3310-1001-D02", "3310-0001-D02", "3310-0000-D02", ">=3489-0000-200", ">=3489-0888-300", ">=3489-0001-300";
   override@1 {
    target = <&{/i2c@c240000/ov23850_c@36}>;
    _overlay_ {
     pwdn-gpios = <&tegra_main_gpio ((13 * 8) + 2) 0>;
    };
   };
   override@2 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-output-low {
      gpio-hog;
      gpios = <((17 * 8) + 5) 0
        ((17 * 8) + 0) 0
        ((17 * 8) + 1) 0
        ((13 * 8) + 2) 0>;
      label = "cam0-rst", "cam0-pwdn",
       "cam1-rst", "cam1-pwdn";
      output-low;
      status = "okay";
     };
    };
   };
   override@3 {
    target = <&{/i2c@3180000/tca9548@77/i2c@1/ov5693_b@36}>;
    _overlay_ {
     pwdn-gpios = <&tegra_main_gpio ((13 * 8) + 2) 0>;
    };
   };
  };


  fragment-e3333@0 {
   ids = "3333-*";

   override@0 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<6>;
    };
   };

   override@1 {
    target = <&csi_base>;
    _overlay_ {
     num-channels=<6>;
    };
   };

   override@2 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <12>;
     max_lane_speed = <1500000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     max_pixel_rate = <200000>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@3 {
    target = <&tca6408_21>;
    _overlay_ {
     status = "okay";
    };
   };

   override@4 {
    target = <&tca9548_77>;
    _overlay_ {
     status = "okay";
    };
   };

   override@5 {
    target = <&e3333_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@6 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "e3333_bottomleft_P5V27C";
     position = "bottomleft";
     orientation = "1";
    };
   };
   override@7 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov5693 30-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@0/ov5693_a@36";
    };
   };
   override@8 {
    target = <&cam_module0_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };

   override@9 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&e3333_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&e3333_csi_out0>;
    };
   };

   override@11 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@12 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@13 {
    target = <&e3333_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&e3333_ov5693_out0>;
    };
   };
   override@14 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@15 {
    target = <&e3333_csi_out0>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3333_vi_in0>;
    };
   };

   override@16 {
    target = <&e3333_cam1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@17 {
    target = <&cam_module1>;
    _overlay_ {
     status = "okay";
     badge = "e3333_centerleft_P5V27C";
     position = "centerleft";
     orientation = "1";
    };
   };
   override@18 {
    target = <&cam_module1_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov5693 31-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@1/ov5693_b@36";
    };
   };
   override@19 {
    target = <&cam_module1_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };

   override@20 {
    target = <&vi_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@21 {
    target = <&e3333_vi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <1>;
     bus-width = <2>;
     remote-endpoint = <&e3333_csi_out1>;
    };
   };

   override@22 {
    target = <&csi_chan1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@23 {
    target = <&csi_chan1_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@24 {
    target = <&e3333_csi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <1>;
     bus-width = <2>;
     remote-endpoint = <&e3333_ov5693_out1>;
    };
   };
   override@25 {
    target = <&csi_chan1_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@26 {
    target = <&e3333_csi_out1>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3333_vi_in1>;
    };
   };

   override@27 {
    target = <&e3333_cam2>;
    _overlay_ {
     status = "okay";
    };
   };
   override@28 {
    target = <&cam_module2>;
    _overlay_ {
     status = "okay";
     badge = "e3333_centerright_P5V27C";
     position = "centerright";
     orientation = "1";
    };
   };
   override@29 {
    target = <&cam_module2_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov5693 32-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@2/ov5693_c@36";
    };
   };
   override@30 {
    target = <&cam_module2_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };

   override@31 {
    target = <&vi_port2>;
    _overlay_ {
     status = "okay";
    };
   };
   override@32 {
    target = <&e3333_vi_in2>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <2>;
     remote-endpoint = <&e3333_csi_out2>;
    };
   };

   override@33 {
    target = <&csi_chan2>;
    _overlay_ {
     status = "okay";
    };
   };
   override@34 {
    target = <&csi_chan2_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@35 {
    target = <&e3333_csi_in2>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <2>;
     remote-endpoint = <&e3333_ov5693_out2>;
    };
   };
   override@36 {
    target = <&csi_chan2_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@37 {
    target = <&e3333_csi_out2>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3333_vi_in2>;
    };
   };

   override@38 {
    target = <&e3333_cam3>;
    _overlay_ {
     status = "okay";
    };
   };
   override@39 {
    target = <&cam_module3>;
    _overlay_ {
     status = "okay";
     badge = "e3333_topleft_P5V27C";
     position = "topleft";
     orientation = "1";
    };
   };
   override@40 {
    target = <&cam_module3_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov5693 33-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@3/ov5693_d@36";
    };
   };
   override@41 {
    target = <&cam_module3_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };

   override@42 {
    target = <&vi_port3>;
    _overlay_ {
     status = "okay";
    };
   };
   override@43 {
    target = <&e3333_vi_in3>;
    _overlay_ {
     status = "okay";
     port-index = <3>;
     bus-width = <2>;
     remote-endpoint = <&e3333_csi_out3>;
    };
   };

   override@44 {
    target = <&csi_chan3>;
    _overlay_ {
     status = "okay";
    };
   };
   override@45 {
    target = <&csi_chan3_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@46 {
    target = <&e3333_csi_in3>;
    _overlay_ {
     status = "okay";
     port-index = <3>;
     bus-width = <2>;
     remote-endpoint = <&e3333_ov5693_out3>;
    };
   };
   override@47 {
    target = <&csi_chan3_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@48 {
    target = <&e3333_csi_out3>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3333_vi_in3>;
    };
   };

   override@49 {
    target = <&e3333_cam4>;
    _overlay_ {
     status = "okay";
    };
   };
   override@50 {
    target = <&cam_module4>;
    _overlay_ {
     status = "okay";
     badge = "e3333_bottomright_P5V27C";
     position = "bottomright";
     orientation = "1";
    };
   };
   override@51 {
    target = <&cam_module4_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov5693 34-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@4/ov5693_e@36";
    };
   };
   override@52 {
    target = <&cam_module4_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };

   override@53 {
    target = <&vi_port4>;
    _overlay_ {
     status = "okay";
    };
   };
   override@54 {
    target = <&e3333_vi_in4>;
    _overlay_ {
     status = "okay";
     port-index = <4>;
     bus-width = <2>;
     remote-endpoint = <&e3333_csi_out4>;
    };
   };

   override@55 {
    target = <&csi_chan4>;
    _overlay_ {
     status = "okay";
    };
   };
   override@56 {
    target = <&csi_chan4_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@57 {
    target = <&e3333_csi_in4>;
    _overlay_ {
     status = "okay";
     port-index = <4>;
     bus-width = <2>;
     remote-endpoint = <&e3333_ov5693_out4>;
    };
   };
   override@58 {
    target = <&csi_chan4_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@59 {
    target = <&e3333_csi_out4>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3333_vi_in4>;
    };
   };

   override@60 {
    target = <&e3333_cam5>;
    _overlay_ {
     status = "okay";
    };
   };
   override@61 {
    target = <&cam_module5>;
    _overlay_ {
     status = "okay";
     badge = "e3333_topright_P5V27C";
     position = "topright";
     orientation = "1";
    };
   };
   override@62 {
    target = <&cam_module5_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "ov5693 35-0036";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@5/ov5693_f@36";
    };
   };
   override@63 {
    target = <&cam_module5_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/e3333_lens_ov5693@P5V27C/";
    };
   };

   override@64 {
    target = <&vi_port5>;
    _overlay_ {
     status = "okay";
    };
   };
   override@65 {
    target = <&e3333_vi_in5>;
    _overlay_ {
     status = "okay";
     port-index = <5>;
     bus-width = <2>;
     remote-endpoint = <&e3333_csi_out5>;
    };
   };

   override@66 {
    target = <&csi_chan5>;
    _overlay_ {
     status = "okay";
    };
   };
   override@67 {
    target = <&csi_chan5_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@68 {
    target = <&e3333_csi_in5>;
    _overlay_ {
     status = "okay";
     port-index = <5>;
     bus-width = <2>;
     remote-endpoint = <&e3333_ov5693_out5>;
    };
   };
   override@69 {
    target = <&csi_chan5_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@70 {
    target = <&e3333_csi_out5>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3333_vi_in5>;
    };
   };

   override@71 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      gpio-hog;
      gpios = <((17 * 8) + 5) 0 ((17 * 8) + 0) 0
        ((17 * 8) + 1) 0 ((11 * 8) + 6) 0>;
      label = "cam0-rst", "cam0-pwdn",
       "cam1-rst", "cam1-pwdn";
      output-low;
      status = "disabled";
     };
     camera-control-output-high {
      status = "disabled";
     };
    };
   };
   override@712 {
    target = <&{/gpio@c2f0000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      status = "okay";
     };

     camera-control-output-high {
      status = "okay";
     };

    };
   };

   override@72 {
    target = <&tca6408_21>;
    _overlay_ {
     tca6408_21_input {
      status = "disabled";
     };
     tca6408_21_outlow {
      gpio-hog;
      gpios = <0 0 1 0 2 0 3 0 4 0
        5 0 6 0 7 0>;
      output-low;
      label = "tca6408_21_outlow_0",
       "tca6408_21_outlow_1",
       "tca6408_21_outlow_2",
       "tca6408_21_outlow_3",
       "tca6408_21_outlow_4",
       "tca6408_21_outlow_5",
       "tca6408_21_outlow_6",
       "tca6408_21_outlow_7";
      status = "okay";
     };
     tca6408_21_outhigh {
      status = "disabled";
     };
    };
   };

   override@73 {
    target = <&cam_i2c>;
    _overlay_ {
     compatible = "nvidia,tegra186-i2c";
    };
   };
  };


  fragment-e3322@0 {
   ids = "3322-*";

   override@0 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<6>;
    };
   };

   override@1 {
    target = <&csi_base>;
    _overlay_ {
     num-channels=<6>;
    };
   };

   override@2 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <12>;
     max_lane_speed = <1500000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@3 {
    target = <&tca6408_21>;
    _overlay_ {
     status = "okay";
    };
   };

   override@4 {
    target = <&tca9548_77>;
    _overlay_ {
     status = "okay";
    };
   };

   override@5 {
    target = <&e3322_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@6 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "e3322_bottomleft_P5V27C";
     position = "bottomleft";
     orientation = "1";
    };
   };
   override@7 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx219 30-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@0/imx219_a@10";
    };
   };
   override@8 {
    target = <&cam_module0_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
    };
   };

   override@9 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&e3322_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&e3322_csi_out0>;
    };
   };

   override@11 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@12 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@13 {
    target = <&e3322_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <2>;
     remote-endpoint = <&e3322_imx219_out0>;
    };
   };
   override@14 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@15 {
    target = <&e3322_csi_out0>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3322_vi_in0>;
    };
   };

   override@16 {
    target = <&e3322_cam1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@17 {
    target = <&cam_module1>;
    _overlay_ {
     status = "okay";
     badge = "e3322_centerleft_P5V27C";
     position = "centerleft";
     orientation = "1";
    };
   };
   override@18 {
    target = <&cam_module1_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx219 31-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@1/imx219_b@10";
    };
   };
   override@19 {
    target = <&cam_module1_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
    };
   };

   override@20 {
    target = <&vi_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@21 {
    target = <&e3322_vi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <1>;
     bus-width = <2>;
     remote-endpoint = <&e3322_csi_out1>;
    };
   };

   override@22 {
    target = <&csi_chan1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@23 {
    target = <&csi_chan1_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@24 {
    target = <&e3322_csi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <1>;
     bus-width = <2>;
     remote-endpoint = <&e3322_imx219_out1>;
    };
   };
   override@25 {
    target = <&csi_chan1_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@26 {
    target = <&e3322_csi_out1>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3322_vi_in1>;
    };
   };

   override@27 {
    target = <&e3322_cam2>;
    _overlay_ {
     status = "okay";
    };
   };
   override@28 {
    target = <&cam_module2>;
    _overlay_ {
     status = "okay";
     badge = "e3322_centerright_P5V27C";
     position = "centerright";
     orientation = "1";
    };
   };
   override@29 {
    target = <&cam_module2_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx219 32-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@2/imx219_c@10";
    };
   };
   override@30 {
    target = <&cam_module2_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
    };
   };

   override@31 {
    target = <&vi_port2>;
    _overlay_ {
     status = "okay";
    };
   };
   override@32 {
    target = <&e3322_vi_in2>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <2>;
     remote-endpoint = <&e3322_csi_out2>;
    };
   };

   override@33 {
    target = <&csi_chan2>;
    _overlay_ {
     status = "okay";
    };
   };
   override@34 {
    target = <&csi_chan2_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@35 {
    target = <&e3322_csi_in2>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <2>;
     remote-endpoint = <&e3322_imx219_out2>;
    };
   };
   override@36 {
    target = <&csi_chan2_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@37 {
    target = <&e3322_csi_out2>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3322_vi_in2>;
    };
   };

   override@38 {
    target = <&e3322_cam3>;
    _overlay_ {
     status = "okay";
    };
   };
   override@39 {
    target = <&cam_module3>;
    _overlay_ {
     status = "okay";
     badge = "e3322_topleft_P5V27C";
     position = "topleft";
     orientation = "1";
    };
   };
   override@40 {
    target = <&cam_module3_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx219 33-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@3/imx219_d@10";
    };
   };
   override@41 {
    target = <&cam_module3_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
    };
   };

   override@42 {
    target = <&vi_port3>;
    _overlay_ {
     status = "okay";
    };
   };
   override@43 {
    target = <&e3322_vi_in3>;
    _overlay_ {
     status = "okay";
     port-index = <3>;
     bus-width = <2>;
     remote-endpoint = <&e3322_csi_out3>;
    };
   };

   override@44 {
    target = <&csi_chan3>;
    _overlay_ {
     status = "okay";
    };
   };
   override@45 {
    target = <&csi_chan3_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@46 {
    target = <&e3322_csi_in3>;
    _overlay_ {
     status = "okay";
     port-index = <3>;
     bus-width = <2>;
     remote-endpoint = <&e3322_imx219_out3>;
    };
   };
   override@47 {
    target = <&csi_chan3_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@48 {
    target = <&e3322_csi_out3>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3322_vi_in3>;
    };
   };

   override@49 {
    target = <&e3322_cam4>;
    _overlay_ {
     status = "okay";
    };
   };
   override@50 {
    target = <&cam_module4>;
    _overlay_ {
     status = "okay";
     badge = "e3322_bottomright_P5V27C";
     position = "bottomright";
     orientation = "1";
    };
   };
   override@51 {
    target = <&cam_module4_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx219 34-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@4/imx219_e@10";
    };
   };
   override@52 {
    target = <&cam_module4_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
    };
   };

   override@53 {
    target = <&vi_port4>;
    _overlay_ {
     status = "okay";
    };
   };
   override@54 {
    target = <&e3322_vi_in4>;
    _overlay_ {
     status = "okay";
     port-index = <4>;
     bus-width = <2>;
     remote-endpoint = <&e3322_csi_out4>;
    };
   };

   override@55 {
    target = <&csi_chan4>;
    _overlay_ {
     status = "okay";
    };
   };
   override@56 {
    target = <&csi_chan4_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@57 {
    target = <&e3322_csi_in4>;
    _overlay_ {
     status = "okay";
     port-index = <4>;
     bus-width = <2>;
     remote-endpoint = <&e3322_imx219_out4>;
    };
   };
   override@58 {
    target = <&csi_chan4_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@59 {
    target = <&e3322_csi_out4>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3322_vi_in4>;
    };
   };

   override@60 {
    target = <&e3322_cam5>;
    _overlay_ {
     status = "okay";
    };
   };
   override@61 {
    target = <&cam_module5>;
    _overlay_ {
     status = "okay";
     badge = "e3322_topright_P5V27C";
     position = "topright";
     orientation = "1";
    };
   };
   override@62 {
    target = <&cam_module5_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx219 35-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@77/i2c@5/imx219_f@10";
    };
   };
   override@63 {
    target = <&cam_module5_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
    };
   };

   override@64 {
    target = <&vi_port5>;
    _overlay_ {
     status = "okay";
    };
   };
   override@65 {
    target = <&e3322_vi_in5>;
    _overlay_ {
     status = "okay";
     port-index = <5>;
     bus-width = <2>;
     remote-endpoint = <&e3322_csi_out5>;
    };
   };

   override@66 {
    target = <&csi_chan5>;
    _overlay_ {
     status = "okay";
    };
   };
   override@67 {
    target = <&csi_chan5_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@68 {
    target = <&e3322_csi_in5>;
    _overlay_ {
     status = "okay";
     port-index = <5>;
     bus-width = <2>;
     remote-endpoint = <&e3322_imx219_out5>;
    };
   };
   override@69 {
    target = <&csi_chan5_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@70 {
    target = <&e3322_csi_out5>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3322_vi_in5>;
    };
   };

   override@71 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      gpio-hog;
      gpios = <((17 * 8) + 0) 0>;
      label = "cam0-pwdn";
      output-low;
      status = "okay";
     };
     camera-control-output-high {
      gpio-hog;
      gpios = <((17 * 8) + 5) 0>;
      label = "cam0-rst";
      output-high;
      status = "okay";
     };
    };
   };
   override@712 {
    target = <&{/gpio@c2f0000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
    };
   };

   override@72 {
    target = <&tca6408_21>;
    _overlay_ {
     tca6408_21_input {
      gpio-hog;
      gpios = <6 0 7 0>;
      input;
      label = "tca6408_21_input_6",
       "tca6408_21_input_7";
      status = "okay";
     };
     tca6408_21_outlow {
      gpio-hog;
      gpios = <0 0 1 0 2 0 3 0 4 0 5 0>;
      output-low;
      label = "tca6408_21_outlow_0",
       "tca6408_21_outlow_1",
       "tca6408_21_outlow_2",
       "tca6408_21_outlow_3",
       "tca6408_21_outlow_4",
       "tca6408_21_outlow_5";
      status = "okay";
     };
     tca6408_21_outhigh {
      status = "disabled";
     };
    };
   };
  };

  fragment-imx185@0 {
   ids = "LPRD-002001";
   override@0 {
    target = <&imx185_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "imx185_bottom_liimx185";
     position = "bottom";
     orientation = "0";
    };
   };
   override@2 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx185 30-001a";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx185_a@1a";
    };
   };
   override@3 {
    target = <&cam_module0_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
    };
   };

   override@4 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };
   override@5 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@6 {
    target = <&liimx185_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&liimx185_csi_out0>;
    };
   };

   override@7 {
    target = <&csi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };
   override@8 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@9 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&liimx185_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&liimx185_imx185_out0>;
    };
   };
   override@11 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@12 {
    target = <&liimx185_csi_out0>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&liimx185_vi_in0>;
    };
   };

   override@13 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <4>;
     max_lane_speed = <1500000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@14 {
    target = <&tca9546_70>;
    _overlay_ {
     status = "okay";
    };
   };

   override@15 {
    target = <&pca9570_a_24>;
    _overlay_ {
     status = "okay";
    };
   };


   override@16 {
    target = <&imx390_cam0>;
    _overlay_ {
     status = "disabled";
    };
   };
   override@17 {
    target = <&imx390_cam1>;
    _overlay_ {
     status = "disabled";
    };
   };
   override@18 {
    target = <&cam_module1>;
    _overlay_ {
     status = "disabled";
    };
   };
  };

  fragment-imx274@0 {
   ids = "LPRD-002002";
   override@0 {
    target = <&imx274_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "imx274_bottom_A6V26";
     position = "bottom";
     orientation = "0";
    };
   };
   override@2 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx274 30-001a";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx274_a@1a";
    };
   };
   override@3 {
    target = <&cam_module0_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/lens_imx274@A6V26/";
    };
   };

   override@4 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };
   override@5 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@6 {
    target = <&liimx274_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&liimx274_csi_out0>;
    };
   };

   override@7 {
    target = <&csi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };
   override@8 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@9 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&liimx274_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&liimx274_imx274_out0>;
    };
   };
   override@11 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@12 {
    target = <&liimx274_csi_out0>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&liimx274_vi_in0>;
    };
   };

   override@13 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <4>;
     max_lane_speed = <1500000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@14 {
    target = <&tca9546_70>;
    _overlay_ {
     status = "okay";
    };
   };

   override@15 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      status = "disabled";
     };
     camera-control-output-high {
      gpio-hog;
      gpios = <((17 * 8) + 5) 0>;
      label = "cam0-rst";
      output-high;
      status = "okay";
     };
    };
   };

   override@16 {
    target = <&pca9570_a_24>;
    _overlay_ {
     status = "okay";
    };
   };


   override@17 {
    target = <&imx390_cam0>;
    _overlay_ {
     status = "disabled";
    };
   };
   override@18 {
    target = <&imx390_cam1>;
    _overlay_ {
     status = "disabled";
    };
   };
   override@19 {
    target = <&cam_module1>;
    _overlay_ {
     status = "disabled";
    };
   };
  };

  fragment-imx274-dual@0 {
   ids = "LPRD-dual-imx274-002";
   override@0 {
    target = <&imx274_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@1 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "imx274_bottom_A6V26";
     position = "bottom";
     orientation = "0";
    };
   };
   override@2 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx274 30-001a";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx274_a@1a";
    };
   };
   override@3 {
    target = <&cam_module0_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/lens_imx274@A6V26/";
    };
   };
   override@4 {
    target = <&imx274_cam1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@5 {
    target = <&cam_module1>;
    _overlay_ {
     status = "okay";
     badge = "imx274_top_A6V26";
     position = "top";
     orientation = "0";
    };
   };
   override@6 {
    target = <&cam_module1_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx274 31-001a";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@1/imx274_c@1a";
    };
   };
   override@7 {
    target = <&cam_module1_drivernode1>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_lens";
     proc-device-tree = "/proc/device-tree/lens_imx274@A6V26/";
    };
   };

   override@8 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<2>;
    };
   };
   override@9 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&vi_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@11 {
    target = <&liimx274_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&liimx274_csi_out0>;
    };
   };
   override@12 {
    target = <&liimx274_vi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <4>;
     remote-endpoint = <&liimx274_csi_out1>;
    };
   };

   override@13{
    target = <&csi_base>;
    _overlay_ {
     num-channels=<2>;
    };
   };
   override@14 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@15 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@16 {
    target = <&liimx274_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <4>;
     remote-endpoint = <&liimx274_imx274_out0>;
    };
   };
   override@17 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@18 {
    target = <&liimx274_csi_out0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@19 {
    target = <&csi_chan1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@20 {
    target = <&csi_chan1_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@21 {
    target = <&liimx274_csi_in1>;
    _overlay_ {
     status = "okay";
     port-index = <2>;
     bus-width = <4>;
     remote-endpoint = <&liimx274_imx274_out1>;
    };
   };
   override@22 {
    target = <&csi_chan1_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@23 {
    target = <&liimx274_csi_out1>;
    _overlay_ {
     status = "okay";
    };
   };

   override@24 {
    target = <&tcp>;
    _overlay_ {
     num_csi_lanes = <8>;
     max_lane_speed = <1500000>;
     min_bits_per_pixel = <10>;
     vi_peak_byte_per_pixel = <2>;
     vi_bw_margin_pct = <25>;
     isp_peak_byte_per_pixel = <5>;
     isp_bw_margin_pct = <25>;
    };
   };

   override@25 {
    target = <&tca9546_70>;
    _overlay_ {
     status = "okay";
    };
   };

   override@26 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      status = "disabled";
     };
     camera-control-output-high {
      gpio-hog;
      gpios = <((17 * 8) + 5) 0 ((17 * 8) + 0) 0>;
      label = "cam0-rst", "cam1-rst";
      output-high;
      status = "okay";
     };
    };
   };
  };


  fragment-e3331@0 {
   ids = "3331-*";

   override@0 {
    target = <&vi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };

   override@1 {
    target = <&csi_base>;
    _overlay_ {
     num-channels=<1>;
    };
   };

   override@2 {
    target = <&tcp>;
    _overlay_ {
      num_csi_lanes = <3>;
      max_lane_speed = <1500000>;
      min_bits_per_pixel = <10>;
      vi_peak_byte_per_pixel = <2>;
      vi_bw_margin_pct = <25>;
      max_pixel_rate = <160000>;
      isp_peak_byte_per_pixel = <5>;
      isp_bw_margin_pct = <25>;
    };
   };

   override@4 {
    target = <&tca9546_70>;
    _overlay_ {
     status = "okay";
    };
   };

   override@5 {
    target = <&e3331_cam0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@6 {
    target = <&cam_module0>;
    _overlay_ {
     status = "okay";
     badge = "e3331_rear_22N02A";
     position = "rear";
     orientation = "1";
    };
   };
   override@7 {
    target = <&cam_module0_drivernode0>;
    _overlay_ {
     status = "okay";
     pcl_id = "v4l2_sensor";
     devname = "imx318 30-0010";
     proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx318_a@10";
    };
   };

   override@9 {
    target = <&vi_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@10 {
    target = <&e3331_vi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <3>;
     remote-endpoint = <&e3331_csi_out0>;
    };
   };

   override@11 {
    target = <&csi_chan0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@12 {
    target = <&csi_chan0_port0>;
    _overlay_ {
     status = "okay";
    };
   };
   override@13 {
    target = <&e3331_csi_in0>;
    _overlay_ {
     status = "okay";
     port-index = <0>;
     bus-width = <3>;
     remote-endpoint = <&e3331_imx318_out0>;
    };
   };
   override@14 {
    target = <&csi_chan0_port1>;
    _overlay_ {
     status = "okay";
    };
   };
   override@15 {
    target = <&e3331_csi_out0>;
    _overlay_ {
     status = "okay";
     remote-endpoint = <&e3331_vi_in0>;
    };
   };

   override@71 {
    target = <&{/gpio@2200000}>;
    _overlay_ {
     camera-control-input {
      status = "disabled";
     };
     camera-control-output-low {
      gpio-hog;
                        gpios = <((17 * 8) + 5) 0>;

                        label = "cam0-rst";

      output-low;
      status = "disabled";
     };
     camera-control-output-high {
      status = "disabled";
     };
    };
   };
  };
 };
};
# 28 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts" 2

/ {
 model = "quill";
 compatible = "nvidia,quill", "nvidia,p2597-0000+p3310-1000", "nvidia,tegra186";

 nvidia,dtsfilename = "";
 nvidia,boardids = "3310:0000:A0";
 nvidia,proc-boardid = "3310:0000:A0";
 nvidia,fastboot-usb-vid = <0x0955>;
 nvidia,fastboot-usb-pid = <0xee16>;

 chosen {
  board-has-eeprom;

  bootargs ="console=ttyS0,115200 androidboot.presilicon=true firmware_class.path=/etc/firmware";



  stdout-path = &uarta;
  nvidia,tegra-joint_xpu_rail;
 };

 firmware {
  android {
   compatible = "android,firmware";
   hardware = "quill";
   vbmeta {
    compatible = "android,vbmeta";
    parts = "vbmeta,kernel,kernel-dtb,kernel-dtbo,APP,vendor,SOS";
   };
   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/3460000.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro";
     fsmgr_flags = "wait,avb";
    };
    odm {
     compatible = "android,odm";
     dev = "/dev/block/platform/3460000.sdhci/by-name/odm";
     type = "ext4";
     mnt_flags = "ro";
     fsmgr_flags = "wait,avb";
    };
   };
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x70000000>;
 };

 usb_cd {
  status = "okay";
  phys = <&tegra_xusb_padctl ((0) + (16))>;
  phy-names = "otg-phy";
 };

 xotg {
  status = "okay";
  phys = <&tegra_xusb_padctl ((0) + (16))>;
  phy-names = "otg-usb2";
 };


 xudc@3550000 {
  status = "okay";
  phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>;
  phy-names = "usb2";
  nvidia,boost-cpu-freq = <1200>;
 };

 usb_cd {
  status = "okay";
  phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>;
  phy-names = "otg-phy";
  nvidia,xusb-padctl = <&xusb_padctl>;
 };
# 120 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts"
 xhci@3530000 {
  status = "okay";
  phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
   <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
   <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
   <&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>;
  phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-1";
 };
# 140 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base.dts"
 xusb_padctl@3520000 {
  status = "okay";
  pinctrl-0 = <&vbus_en0_default_state>;
  pinctrl-1 = <&vbus_en1_default_state>;
  pinctrl-2 = <&vbus_en0_sfio_tristate_state>;
  pinctrl-3 = <&vbus_en1_sfio_tristate_state>;
  pinctrl-4 = <&vbus_en0_sfio_passthrough_state>;
  pinctrl-5 = <&vbus_en1_sfio_passthrough_state>;
  pinctrl-names = "vbus_en0_default", "vbus_en1_default",
   "vbus_en0_sfio_tristate", "vbus_en1_sfio_tristate",
   "vbus_en0_sfio_passthrough", "vbus_en1_sfio_passthrough";

  pads {
   usb2 {
    lanes {
     usb2-0 {
      nvidia,function = "xusb";
      status = "okay";
     };
     usb2-1 {
      nvidia,function = "xusb";
      status = "okay";
     };
     usb2-2 {
      nvidia,function = "xusb";
      status = "okay";
     };
    };
   };
   usb3 {
    lanes {
     usb3-0 {
      nvidia,function = "xusb";
      status = "okay";
     };
     usb3-1 {
      nvidia,function = "xusb";
      status = "okay";
     };
     usb3-2 {
      nvidia,function = "xusb";
      status = "okay";
     };
    };
   };
  };

  ports {
   usb2-0 {
    status = "okay";
    mode = "otg";
    vbus-supply = <&vdd_usb0_5v>;
    nvidia,oc-pin = <0>;
   };
   usb2-1 {
    status = "okay";
    mode = "host";
    vbus-supply = <&vdd_usb1_5v>;
    nvidia,oc-pin = <1>;
   };
   usb2-2 {
    status = "okay";
    mode = "host";
    vbus-supply = <&vdd_usb2_5v>;
   };
   usb3-0 {
    nvidia,usb2-companion = <2>;
   };
   usb3-1 {
    nvidia,usb2-companion = <1>;
    status = "okay";
   };
  };
 };

 pinctrl@3520000 {
  status = "okay";
  pinctrl-0 = <&tegra_xusb_padctl_pinmux_default>;
  pinctrl-1 = <&vbus_en0_sfio_tristate_state>;
  pinctrl-2 = <&vbus_en1_sfio_tristate_state>;
  pinctrl-3 = <&vbus_en0_sfio_passthrough_state>;
  pinctrl-4 = <&vbus_en1_sfio_passthrough_state>;
  pinctrl-5 = <&vbus_en0_default_state>;
  pinctrl-6 = <&vbus_en1_default_state>;
  pinctrl-names = "default",
   "vbus_en0_sfio_tristate", "vbus_en1_sfio_tristate",
   "vbus_en0_sfio_passthrough", "vbus_en1_sfio_passthrough",
   "vbus_en0_default", "vbus_en1_default";
  tegra_xusb_padctl_pinmux_default: pinmux {

   usb2-micro-AB {
    nvidia,lanes = "otg-0";
    nvidia,function = "xusb";
    nvidia,port-cap = <(3)>;
    nvidia,oc-pin = <0>;
   };
   usb2-std-A-port2 {
    nvidia,lanes = "otg-1";
    nvidia,function = "xusb";
    nvidia,port-cap = <(1)>;
    nvidia,oc-pin = <1>;
   };
   usb3-std-A-port2 {
    nvidia,lanes = "usb3-1";
    nvidia,port-cap = <(1)>;
    nvidia,oc-pin = <1>;
   };

   e3325-usb3-std-A-HS {
    nvidia,lanes = "otg-2";
    nvidia,function = "xusb";
    nvidia,port-cap = <(1)>;
    status = "disabled";
   };

   e3325-usb3-std-A-SS {
    nvidia,lanes = "usb3-0";
    nvidia,port-cap = <(1)>;
    status = "disabled";
   };
  };
 };
 pcie-controller@10003000 {
  status = "okay";
  pci@1,0 {
   nvidia,num-lanes = <2>;
   status = "okay";
  };
  pci@2,0 {
   nvidia,num-lanes = <1>;
   status = "disabled";
  };
  pci@3,0 {
   nvidia,num-lanes = <1>;
   status = "okay";
  };
 };

 i2c@3160000 {
  lp8557-backlight-s-wuxga-8-0@2c {
   status = "disabled";
  };
 };

 i2c@c240000 {
  clock-frequency = <400000>;
 };

 cpufreq@e070000 {
  cpu_emc_map =
   < 499200 204000>,
   < 652800 408000>,
   <1420800 665600>,
   <1920000 1866000>;
 };

 cpus {
  status = "disabled";
 };

 host1x {
  sor {
   status = "disabled";
   dp-display {
    status = "disabled";
   };
   hdmi-display {
    status = "disabled";
   };

   panel-s-edp-uhdtv-15-6 {
    smartdimmer {
     status = "disabled";
    };
   };
  };

  dpaux@155c0000 {
   status = "disabled";
  };

  sor1 {
   status = "okay";
   nvidia,active-panel = <&sor1_hdmi_display>;
   hdmi-display {
    status = "okay";
   };
   dp-display {
    status = "disabled";
   };
  };

  nvdisplay@15200000 {
   status = "disabled";
  };

  nvdisplay@15220000 {
   status = "disabled";
  };
 };

 tegra_udrm: tegra_udrm {
  compatible = "nvidia,tegra-udrm";
 };

 soctherm-oc-event {
  status = "okay";
 };
};
# 20 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base-mods-display.dts" 2
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/mods-display.dtsi" 1
# 16 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/mods-display.dtsi"
# 1 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-dp.dtsi" 1
# 24 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-dp.dtsi"
/ {
 host1x {
  sor {
   nvidia,active-panel = <&sor0_dp_display>;
   dp-display {
    status = "okay";
    compatible = "dp, display";
    nvidia,is_ext_dp_panel = <1>;
    disp-default-out {
     nvidia,out-type = <3>;
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-pins = <1 0
        2 0
        3 0
        0 1>;
     nvidia,out-parent-clk = "plld3";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };

    lt-data {
    tegra-dp-vs-regs {

      pc2_l0 = <

       0x13 0x19 0x1e 0x28
       0x1e 0x25 0x2d
       0x28 0x32
       0x39
      >;

      pc2_l1 = <
       0x12 0x17 0x1b 0x25
       0x1c 0x23 0x2a
       0x25 0x2f
       0x37
      >;

      pc2_l2 = <
       0x12 0x16 0x1a 0x22
       0x1b 0x20 0x27
       0x24 0x2d
       0x35
      >;

      pc2_l3 = <
       0x11 0x14 0x17 0x1f
       0x19 0x1e 0x24
       0x22 0x2a
       0x32
      >;
     };
     tegra-dp-pe-regs {

      pc2_l0 = <

       0x00 0x08 0x12 0x24
       0x01 0x0e 0x1d
       0x01 0x13
       0x00
      >;

      pc2_l1 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l2 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l3 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;
     };
     tegra-dp-pc-regs {

      pc2_l0 = <

       0x00 0x00 0x00 0x00
       0x00 0x00 0x00
       0x00 0x00
       0x00
      >;

      pc2_l1 = <
       0x02 0x02 0x04 0x05
       0x02 0x04 0x05
       0x04 0x05
       0x05
      >;

      pc2_l2 = <
       0x04 0x05 0x08 0x0b
       0x05 0x09 0x0b
       0x08 0x0a
       0x0b
      >;

      pc2_l3 = <
       0x05 0x09 0x0b 0x12
       0x09 0x0d 0x12
       0x0b 0x0f
       0x12
      >;
     };
     tegra-dp-tx-pu {

      pc2_l0 = <

       0x22 0x33 0x44 0x66
       0x33 0x44 0x66
       0x44 0x66
       0x66
      >;

      pc2_l1 = <
       0x22 0x22 0x33 0x55
       0x33 0x44 0x55
       0x44 0x55
       0x66
      >;

      pc2_l2 = <
       0x22 0x22 0x33 0x44
       0x33 0x33 0x44
       0x44 0x55
       0x66
      >;

      pc2_l3 = <
       0x22 0x22 0x22 0x44
       0x33 0x33 0x44
       0x44 0x44
       0x66
      >;
     };
    };
    dp-lt-settings {
     lt-setting@0 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x3>;
     };
     lt-setting@1 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x4>;
     };
     lt-setting@2 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <1 1 1 1>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x6>;
     };
    };
   };
  };
  sor1 {
   nvidia,active-panel = <&sor1_dp_display>;
   dp-display {
    status = "okay";
    compatible = "dp, display";
    nvidia,is_ext_dp_panel = <1>;
    disp-default-out {
     nvidia,out-type = <3>;
     nvidia,out-align = <0>;
     nvidia,out-order = <0>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-pins = <1 0
        2 0
        3 0
        0 1>;
     nvidia,out-parent-clk = "plld2";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };

    lt-data {
    tegra-dp-vs-regs {

      pc2_l0 = <

       0x13 0x19 0x1e 0x28
       0x1e 0x25 0x2d
       0x28 0x32
       0x39
      >;

      pc2_l1 = <
       0x12 0x17 0x1b 0x25
       0x1c 0x23 0x2a
       0x25 0x2f
       0x37
      >;

      pc2_l2 = <
       0x12 0x16 0x1a 0x22
       0x1b 0x20 0x27
       0x24 0x2d
       0x35
      >;

      pc2_l3 = <
       0x11 0x14 0x17 0x1f
       0x19 0x1e 0x24
       0x22 0x2a
       0x32
      >;
     };
     tegra-dp-pe-regs {

      pc2_l0 = <

       0x00 0x08 0x12 0x24
       0x01 0x0e 0x1d
       0x01 0x13
       0x00
      >;

      pc2_l1 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l2 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;

      pc2_l3 = <
       0x00 0x08 0x12 0x24
       0x00 0x0e 0x1d
       0x00 0x13
       0x00
      >;
     };
     tegra-dp-pc-regs {

      pc2_l0 = <

       0x00 0x00 0x00 0x00
       0x00 0x00 0x00
       0x00 0x00
       0x00
      >;

      pc2_l1 = <
       0x02 0x02 0x04 0x05
       0x02 0x04 0x05
       0x04 0x05
       0x05
      >;

      pc2_l2 = <
       0x04 0x05 0x08 0x0b
       0x05 0x09 0x0b
       0x08 0x0a
       0x0b
      >;

      pc2_l3 = <
       0x05 0x09 0x0b 0x12
       0x09 0x0d 0x12
       0x0b 0x0f
       0x12
      >;
     };
     tegra-dp-tx-pu {

      pc2_l0 = <

       0x22 0x33 0x44 0x66
       0x33 0x44 0x66
       0x44 0x66
       0x66
      >;

      pc2_l1 = <
       0x22 0x22 0x33 0x55
       0x33 0x44 0x55
       0x44 0x55
       0x66
      >;

      pc2_l2 = <
       0x22 0x22 0x33 0x44
       0x33 0x33 0x44
       0x44 0x55
       0x66
      >;

      pc2_l3 = <
       0x22 0x22 0x22 0x44
       0x33 0x33 0x44
       0x44 0x44
       0x66
      >;
     };
    };

    display-timings {
     1920x1080-32 {
      clock-frequency = <148500000>;
      hactive = <1920>;
      vactive = <1080>;
      hfront-porch = <88>;
      hback-porch = <148>;
      hsync-len = <44>;
      vfront-porch = <4>;
      vback-porch = <36>;
      vsync-len = <5>;
      nvidia,h-ref-to-sync = <1>;
      nvidia,v-ref-to-sync = <1>;
     };
     720x480-32 {
      clock-frequency = <27000000>;
      hactive = <720>;
      vactive = <480>;
      hfront-porch = <16>;
      hback-porch = <60>;
      hsync-len = <62>;
      vfront-porch = <9>;
      vback-porch = <30>;
      vsync-len = <6>;
      nvidia,h-ref-to-sync = <1>;
      nvidia,v-ref-to-sync = <1>;
     };
# 387 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/tegra186-dp.dtsi"
    };
    dp-lt-settings {
     lt-setting@0 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x3>;
     };
     lt-setting@1 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <0 0 0 0>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x4>;
     };
     lt-setting@2 {
      nvidia,drive-current = <0 0 0 0>;
      nvidia,lane-preemphasis = <1 1 1 1>;
      nvidia,post-cursor = <0 0 0 0>;
      nvidia,tx-pu = <0>;
      nvidia,load-adj = <0x6>;
     };
    };
   };
  };
 };
};
# 17 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/mods-display.dtsi" 2
# 1 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-wuxga-8-0-mods.dtsi" 1
# 23 "./nvidia/platform/tegra/common/kernel-dts/panels/panel-s-wuxga-8-0-mods.dtsi"
/ {
 host1x {
  dsi {
   panel_s_wuxga_8_0_mods: panel-s-wuxga-8-0-mods {
    status = "disabled";
    compatible = "s,wuxga-8-0-mods";
    nvidia,dsi-instance = <0>;
    nvidia,dsi-n-data-lanes = <8>;
    nvidia,dsi-pixel-format = <3>;
    nvidia,dsi-refresh-rate = <60>;
    nvidia,dsi-video-data-type = <0>;
    nvidia,dsi-video-clock-mode = <0>;
    nvidia,dsi-video-burst-mode = <0>;
    nvidia,dsi-ganged-type = <1>;
    nvidia,dsi-ganged-swap-links = <1>;
    nvidia,dsi-ganged-write-to-all-links = <1>;
    nvidia,dsi-controller-vs = <1>;
    nvidia,dsi-virtual-channel = <0>;
    nvidia,dsi-panel-reset = <1>;
    nvidia,dsi-ulpm-not-support = <1>;
    nvidia,dsi-suspend-stop-stream-late = <1>;
    nvidia,dsi-power-saving-suspend = <1>;
    nvidia,default_color_space = <1>;
    nvidia,dsi-init-cmd =




       <0 0x05 0x11 0x0 0x0>,


       <3 10>,
       <0 0x05 0x29 0x0 0x0>;
    nvidia,dsi-n-init-cmd = <3>;
    nvidia,dsi-suspend-cmd =
       <0 0x05 0x28 0x0 0x0>,
       <3 3>,
       <0 0x05 0x10 0x0 0x0>,
       <3 10>;
    nvidia,dsi-n-suspend-cmd = <4>;
    nvidia,dsi-pkt-seq =
     <0x01 0 0x40000000 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x3E 3 0x19 4 0xff>,
     <0x21 0 0x40000000 0xff>,
     <0x21 0 0x3E 3 0x19 4 0xff>;
    disp-default-out {
     nvidia,out-type = <2>;
     nvidia,out-width = <107>;
     nvidia,out-height = <172>;
     nvidia,out-flags = <(0 << 3)>;
     nvidia,out-parent-clk = "pll_d";
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };
    display-timings {
     1920x1080-32 {
      clock-frequency = <148500000>;
      hactive = <1920>;
      vactive = <1080>;
      hfront-porch = <88>;
      hback-porch = <148>;
      hsync-len = <44>;
      vfront-porch = <4>;
      vback-porch = <36>;
      vsync-len = <5>;
      nvidia,h-ref-to-sync = <1>;
      nvidia,v-ref-to-sync = <1>;
     };
    };
   };
  };
 };
};
# 18 "./nvidia/platform/t18x/common/kernel-dts/t18x-common-platforms/mods-display.dtsi" 2
/ {
 host1x {
  nvdisplay@15200000 {
   status = "okay";
   nvidia,dc-flags = <(1 << 0)>;
   nvidia,emc-clk-rate = <300000000>;
   nvidia,fb-bpp = <32>;
   nvidia,fb-win = <0>;
   win-mask = <0x3>;
   nvidia,dc-or-node = "/host1x/dsi";
   nvidia,dc-connector = <&dsi>;
  };

  nvdisplay@15210000 {
   status = "okay";
   nvidia,dc-flags = <(1 << 0)>;
   nvidia,emc-clk-rate = <300000000>;
   nvidia,fb-bpp = <32>;
   nvidia,fb-win = <2>;
   win-mask = <0xc>;
   nvidia,dc-or-node = "/host1x/sor1";
   nvidia,dc-connector = <&sor1>;
  };

  nvdisplay@15220000 {
   status = "okay";
   nvidia,dc-flags = <(1 << 0)>;
   nvidia,emc-clk-rate = <300000000>;
   nvidia,fb-bpp = <32>;
   nvidia,fb-win = <4>;
   win-mask = <0x30>;
   nvidia,dc-or-node = "/host1x/sor";
   nvidia,dc-connector = <&sor0>;
  };

  dsi {
   status = "okay";
   nvidia,active-panel = <&panel_s_wuxga_8_0_mods>;
   panel-s-wuxga-8-0-mods {
    status = "okay";
   };
   panel-s-wuxga-8-0 {
    status = "disabled";
    disp-default-out {
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };
   };
  };

  sor {
   status = "okay";
   nvidia,active-panel = <&sor0_dp_display>;
   dp-display {
    status = "okay";
    disp-default-out {

     nvidia,out-depth = <18>;
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
     nvidia,out-parent-clk = "plld3";
    };
   };

   hdmi-display {
    status = "disabled";
   };
  };

  sor1 {
   status = "okay";
   nvidia,active-panel = <&sor1_hdmi_display>;
   hdmi-display {
    status = "okay";
    disp-default-out {
     nvidia,out-xres = <4096>;
     nvidia,out-yres = <2160>;
    };
   };

   dp-display {
    status = "disabled";
   };
  };

  dpaux@15040000 {
   status = "okay";
  };

  dpaux@155c0000 {
   status = "okay";
  };
 };

 mipical {
  status = "okay";
 };
};
# 21 "arch/arm64/boot/dts/../../../../nvidia/platform/t18x/quill/kernel-dts/tegra186-quill-p3310-1000-a00-00-base-mods-display.dts" 2

/ {
 nvidia,dtsfilename = "";
};
