;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, @-20
	JMN @12, #300
	SPL 0, -200
	JMN 12, #10
	SPL -100, -600
	SUB @121, 106
	SUB <121, 103
	JMN 12, #10
	SPL 980, 113
	ADD 280, 730
	SUB <0, @3
	ADD 298, 21
	ADD 298, 21
	DJN -8, @-20
	SUB @127, @106
	MOV -1, <-20
	CMP -207, <-120
	ADD 210, 60
	SUB #270, <1
	SUB #12, @300
	SUB 12, @10
	SLT 20, @12
	SUB 12, @10
	SPL 0, #2
	SUB -17, <-20
	SUB @121, 106
	SUB @-127, 100
	DJN -1, @-31
	JMN -12, #10
	MOV 20, @12
	CMP 400, 839
	SLT 100, 9
	DJN -1, @-30
	JMZ 210, 60
	ADD 210, 60
	MOV 20, @12
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	DJN 210, 30
	MOV -1, <-20
	MOV -7, <-20
	SUB @0, @2
	SLT -1, <-20
	SLT -1, <-20
	SUB #72, @200
	MOV -1, <-20
