Analysis & Synthesis Status : Successful - Sat Jun 11 22:53:34 2022
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : HDL_Project
Top-level Entity Name : Four_bit_AND
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 4
    Dedicated logic registers : 0
Total registers : 0
Total pins : 12
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
