{"vcs1":{"timestamp_begin":1769496397.186101421, "rt":10.09, "ut":9.57, "st":0.35}}
{"vcselab":{"timestamp_begin":1769496407.397237379, "rt":0.42, "ut":0.30, "st":0.11}}
{"link":{"timestamp_begin":1769496407.985498732, "rt":0.73, "ut":0.48, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769496396.511441661}
{"VCS_COMP_START_TIME": 1769496396.511441661}
{"VCS_COMP_END_TIME": 1769496408.837066173}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ps -cm line+cond+fsm+tgl+branch -cm_dir simv.vdb -f filelist.f -top tb_top -l compile.log"}
{"vcs1": {"peak_mem": 420684}}
{"vcselab": {"peak_mem": 253964}}
