---
layout: default
title: Verilogã«ã‚ˆã‚‹FSMè¨˜è¿°
---

---

# ğŸ’» Verilogã«ã‚ˆã‚‹FSMè¨˜è¿°ï½œ*FSM Description in Verilog*

---

## ğŸ“˜ FSMã®HDLè¨˜è¿°ã¨ã¯ï½œ*What is FSM HDL Description?*

FSMï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ã®æ§‹é€ ã‚’HDLï¼ˆHardware Description Languageï¼‰ã§è¡¨ç¾ã™ã‚‹æ–¹æ³•ã§ã™ã€‚  
*FSM (Finite State Machine) can be described in HDL such as Verilog for synthesizable hardware logic.*  

Verilogã§ã¯ã€**çŠ¶æ…‹é·ç§»ãƒ»çŠ¶æ…‹æ›´æ–°ãƒ»å‡ºåŠ›åˆ¶å¾¡**ã‚’ãã‚Œãã‚Œ `always` ãƒ–ãƒ­ãƒƒã‚¯ã§è¨˜è¿°ã—ã¾ã™ã€‚  
*In Verilog, FSMs are typically written in three blocks: **next state logic**, **state update**, and **output logic.***

---

## ğŸ§© FSMè¨˜è¿°ã®åŸºæœ¬æ§‹é€ ï¼ˆ3æ®µæ§‹æˆï¼‰ï½œ*Three-Part FSM Template in Verilog*

```verilog
module simple_fsm (
  input  wire clk,
  input  wire rst,
  input  wire in,
  output reg  out
);

  typedef enum reg [1:0] {S0, S1, S2} state_t;
  state_t state, next_state;

  // 1. çŠ¶æ…‹é·ç§»ï¼ˆæ¬¡çŠ¶æ…‹ã®æ±ºå®šï¼‰ï½œNext State Logic
  always @(*) begin
    case (state)
      S0: next_state = in ? S1 : S0;
      S1: next_state = in ? S2 : S1;
      S2: next_state = S0;
      default: next_state = S0;
    endcase
  end

  // 2. çŠ¶æ…‹ã®æ›´æ–°ï¼ˆã‚¯ãƒ­ãƒƒã‚¯ãƒ»ãƒªã‚»ãƒƒãƒˆï¼‰ï½œState Update
  always @(posedge clk or posedge rst) begin
    if (rst) begin
      state <= S0;
    end else begin
      state <= next_state;
    end
  end

  // 3. å‡ºåŠ›ã®ç”Ÿæˆï¼ˆçŠ¶æ…‹ã«å¿œã˜ã¦å‡ºåŠ›ï¼‰ï½œOutput Logic
  always @(*) begin
    case (state)
      S0: out = 1'b0;
      S1: out = 1'b1;
      S2: out = 1'b0;
      default: out = 1'b0;
    endcase
  end

endmodule
```

---

## âœ… è¨˜è¿°ã‚¹ã‚¿ã‚¤ãƒ«ã®ãƒã‚¤ãƒ³ãƒˆï½œ*Styling Guidelines*

| **è¦ç´ ï½œ*Element*** | **èª¬æ˜ï½œ*Description*** |
|------------------|------------------------|
| `state / next_state` | ç¾åœ¨ã®çŠ¶æ…‹ã¨æ¬¡çŠ¶æ…‹ã‚’æ˜ç¢ºã«åŒºåˆ¥ <br>*Separate current and next states clearly* |
| `always @(*)` | çµ„ã¿åˆã‚ã›ãƒ­ã‚¸ãƒƒã‚¯ã«å¿…é ˆ <br>*Used for combinational logic* |
| `always @(posedge clk)` | ã‚¯ãƒ­ãƒƒã‚¯é§†å‹•ã®é †åºãƒ­ã‚¸ãƒƒã‚¯ <br>*Sequential logic triggered by clock* |
| `typedef enum` | çŠ¶æ…‹åã«æ„å‘³ã‚’æŒãŸã›ã‚„ã™ã„ <br>*Improves readability and maintainability* |
| `caseæ–‡` | æ˜ç¢ºãªçŠ¶æ…‹åˆ†å²ã‚’å®Ÿç¾ <br>*Encodes state-dependent behavior clearly* |

---

## ğŸ›  Tipsï¼šè¨˜è¿°ã®å‹ã‚’å´©ã•ãªã„ã“ã¨ï½œ*Tips: Maintain the Template*

- `çŠ¶æ…‹é·ç§»ãƒ»çŠ¶æ…‹æ›´æ–°ãƒ»å‡ºåŠ›åˆ¶å¾¡` ã‚’**3ã¤ã®ãƒ–ãƒ­ãƒƒã‚¯ã«åˆ†é›¢**  
  *Separate next-state, state-update, and output-control blocks clearly.*  
- çŠ¶æ…‹åã«ã¯æ„å‘³ã®ã‚ã‚‹ãƒ©ãƒ™ãƒ«ã‚’ä½¿ã†ï¼ˆä¾‹ï¼š`WAIT`, `DONE`ï¼‰  
  *Use meaningful labels for states (e.g., `WAIT`, `DONE`).*  
- `default:` æ–‡ã‚’å¸¸ã«æ›¸ãï¼ˆåˆæˆãƒ„ãƒ¼ãƒ«ã®è­¦å‘Šå›é¿ï¼‰  
  *Always include a `default:` clause to avoid synthesis tool warnings.*  

---

## ğŸ“ æ•™æçš„æ„ç¾©ï½œ*Educational Importance*

| è¦³ç‚¹ï½œ*Aspect* | å†…å®¹ï½œ*Details* |
|---------|----------------------------|
| **å‹ã®ç¿’å¾—** | FSMæ§‹æ–‡ã®å‹ã‚’å®ˆã‚‹ã“ã¨ã§ã©ã®è¨­è¨ˆã«ã‚‚å¿œç”¨å¯èƒ½ <br>*Template-based coding applies to any control logic* |
| **ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¥ç¶šæ€§** | STAã‚„CDCè¨­è¨ˆã¨ã®æ¥ç¶šãŒã—ã‚„ã™ããªã‚‹ <br>*Integrates well with STA and CDC design* |
| **å°†æ¥ã®æ‹¡å¼µ** | ãƒ¡ã‚¿å®‰å®šå›é¿ã‚„éåŒæœŸãƒªã‚»ãƒƒãƒˆè¨­è¨ˆã®åŸºç¤ã« <br>*Provides foundation for metastability avoidance and async reset design* |

---

ä»¥ä¸Šã§ FSMã®è¨­è¨ˆã¨Verilogè¨˜è¿°ãŒå®Œäº†ã§ã™ã€‚  
*This completes FSM design and its implementation in Verilog.*  

You are now ready to apply FSMs to **control logic, protocols, and sequencers.**  
*FSM concepts can now be applied in practical digital systems.*

---

### ğŸ” å¿œç”¨ç·¨ ç¬¬8ç« ï¼šFSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ï½œ*Applied Chapter 8: FSM Design*  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œ*Go to Chapter*](./README.md)
