

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sat Aug 10 15:53:23 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  444671|  456655|  444671|  456655|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_dense_2_fu_520     |dense_2     |     752|     752|     752|     752|   none  |
        |grp_conv_2_fu_628      |conv_2      |  263561|  267433|  263561|  267433|   none  |
        |grp_conv_1_fu_638      |conv_1      |  114973|  123085|  114973|  123085|   none  |
        |grp_dense_out_fu_648   |dense_out   |     975|     975|     975|     975|   none  |
        |grp_max_pool_1_fu_664  |max_pool_1  |   14365|   14365|   14365|   14365|   none  |
        |grp_max_pool_2_fu_670  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_dense_1_fu_676     |dense_1     |   40151|   40151|   40151|   40151|   none  |
        |grp_flat_fu_686        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1  |   112|   112|         4|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|   1351|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     57|    3170|   6791|    0|
|Memory           |       10|      -|      80|     21|    0|
|Multiplexer      |        -|      -|       -|    775|    -|
|Register         |        -|      -|     229|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       30|     57|    3519|   8938|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|     25|       3|     16|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fpext_32ns_64bom_U150  |cnn_fpext_32ns_64bom  |        0|      0|   100|   138|    0|
    |grp_conv_1_fu_638          |conv_1                |        0|      1|   401|  1808|    0|
    |grp_conv_2_fu_628          |conv_2                |        1|      1|   421|  1871|    0|
    |grp_dense_1_fu_676         |dense_1               |       18|      1|    97|   219|    0|
    |grp_dense_2_fu_520         |dense_2               |        0|     50|  1250|   714|    0|
    |grp_dense_out_fu_648       |dense_out             |        1|      4|   618|  1084|    0|
    |grp_flat_fu_686            |flat                  |        0|      0|    84|   244|    0|
    |grp_max_pool_1_fu_664      |max_pool_1            |        0|      0|   104|   366|    0|
    |grp_max_pool_2_fu_670      |max_pool_2            |        0|      0|    95|   347|    0|
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |Total                      |                      |       20|     57|  3170|  6791|    0|
    +---------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_input_V_U    |cnn_conv_1_input_V    |        1|   0|   0|    0|   784|   14|     1|        10976|
    |conv_1_out_V_U      |cnn_conv_1_out_V      |        4|   0|   0|    0|  4056|   14|     1|        56784|
    |conv_2_out_V_U      |cnn_conv_2_out_V      |        2|   0|   0|    0|  1936|   14|     1|        27104|
    |dense_1_out_V_U     |cnn_dense_1_out_V     |        0|  26|  11|    0|    50|   13|     1|          650|
    |dense_2_out_V_U     |cnn_dense_2_out_V     |        0|  26|   7|    0|    30|   13|     1|          390|
    |max_pool_1_out_V_U  |cnn_max_pool_1_oubml  |        1|   0|   0|    0|  1014|   14|     1|        14196|
    |max_pool_2_out_V_U  |cnn_max_pool_2_oubnm  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |flat_array_V_U      |cnn_max_pool_2_oubnm  |        1|   0|   0|    0|   400|   14|     1|         5600|
    |prediction_V_U      |dense_out_dense_abkl  |        0|  28|   3|    0|    10|   14|     1|          140|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |       10|  80|  21|    0|  8680|  124|     9|       121440|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |add_ln203_fu_760_p2        |     +    |      0|   0|   13|          11|          11|
    |add_ln28_fu_770_p2         |     +    |      0|   0|   14|           1|          10|
    |add_ln581_fu_854_p2        |     +    |      0|   0|   12|           5|          12|
    |add_ln949_fu_1218_p2       |     +    |      0|   0|   19|           6|          14|
    |add_ln958_fu_1265_p2       |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_1334_p2       |     +    |      0|   0|    8|           8|           8|
    |i_1_fu_1069_p2             |     +    |      0|   0|   13|           4|           1|
    |i_fu_702_p2                |     +    |      0|   0|   15|           5|           1|
    |ix_in_fu_708_p2            |     +    |      0|   0|   14|          10|           5|
    |j_fu_750_p2                |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_1144_p2       |     +    |      0|   0|   39|           6|          32|
    |m_13_fu_1294_p2            |     +    |      0|   0|   39|          32|          32|
    |F2_fu_842_p2               |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_822_p2          |     -    |      0|   0|   61|           1|          54|
    |sub_ln203_fu_738_p2        |     -    |      0|   0|   13|          11|          11|
    |sub_ln581_fu_860_p2        |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_1134_p2       |     -    |      0|   0|   39|           4|          32|
    |sub_ln947_fu_1170_p2       |     -    |      0|   0|   13|           3|           4|
    |sub_ln958_fu_1276_p2       |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_1329_p2       |     -    |      0|   0|    8|           3|           8|
    |tmp_V_fu_1094_p2           |     -    |      0|   0|   19|           1|          14|
    |a_fu_1198_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_967_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_949_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_985_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_979_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_1003_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_1232_p2       |    and   |      0|   0|    2|           1|           1|
    |p_Result_36_fu_1186_p2     |    and   |      0|   0|   14|          14|          14|
    |ashr_ln586_fu_904_p2       |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_1126_p3               |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln23_fu_696_p2        |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln25_fu_744_p2        |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln571_fu_836_p2       |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_848_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_878_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_888_p2       |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_894_p2       |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln69_fu_1063_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln935_fu_1080_p2      |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_1_fu_1192_p2    |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln947_fu_1160_p2      |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_1252_p2      |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_fu_1180_p2      |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln958_fu_1270_p2      |   lshr   |      0|   0|  101|          32|          32|
    |or_ln581_fu_991_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_955_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_1031_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_1045_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_1017_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_1238_p2        |    or    |      0|   0|    2|           1|           1|
    |m_12_fu_1287_p3            |  select  |      0|   0|   32|           1|          32|
    |man_V_2_fu_828_p3          |  select  |      0|   0|   54|           1|          54|
    |prediction_output_d0       |  select  |      0|   0|   32|           1|           1|
    |select_ln588_fu_925_p3     |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_1023_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_2_fu_1037_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_3_fu_1051_p3  |  select  |      0|   0|   14|           1|          14|
    |select_ln603_fu_1009_p3    |  select  |      0|   0|   14|           1|          14|
    |select_ln964_fu_1321_p3    |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_866_p3           |  select  |      0|   0|   12|           1|          12|
    |tmp_V_13_fu_1100_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln604_fu_937_p2        |    shl   |      0|   0|   31|          14|          14|
    |shl_ln958_fu_1281_p2       |    shl   |      0|   0|  101|          32|          32|
    |xor_ln571_fu_943_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_997_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_961_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_973_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_1212_p2       |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      0|  40| 1351|         567|         734|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  121|         26|    1|         26|
    |conv_1_input_V_address0    |   15|          3|   10|         30|
    |conv_1_input_V_ce0         |   15|          3|    1|          3|
    |conv_1_out_V_address0      |   21|          4|   12|         48|
    |conv_1_out_V_ce0           |   21|          4|    1|          4|
    |conv_1_out_V_d0            |   15|          3|   14|         42|
    |conv_1_out_V_we0           |   15|          3|    1|          3|
    |conv_2_out_V_address0      |   21|          4|   11|         44|
    |conv_2_out_V_ce0           |   21|          4|    1|          4|
    |conv_2_out_V_d0            |   15|          3|   14|         42|
    |conv_2_out_V_we0           |   15|          3|    1|          3|
    |dense_1_out_V_address0     |   21|          4|    6|         24|
    |dense_1_out_V_ce0          |   21|          4|    1|          4|
    |dense_1_out_V_ce1          |    9|          2|    1|          2|
    |dense_1_out_V_d0           |   15|          3|   13|         39|
    |dense_1_out_V_we0          |   15|          3|    1|          3|
    |dense_2_out_V_address0     |   21|          4|    5|         20|
    |dense_2_out_V_ce0          |   21|          4|    1|          4|
    |dense_2_out_V_d0           |   15|          3|   13|         39|
    |dense_2_out_V_we0          |   15|          3|    1|          3|
    |flat_array_V_address0      |   21|          4|    9|         36|
    |flat_array_V_ce0           |   21|          4|    1|          4|
    |flat_array_V_d0            |   15|          3|   14|         42|
    |flat_array_V_we0           |   15|          3|    1|          3|
    |i24_0_reg_509              |    9|          2|    4|          8|
    |i_0_reg_477                |    9|          2|    5|         10|
    |ix_in_0_reg_465            |    9|          2|   10|         20|
    |ix_in_1_reg_488            |    9|          2|   10|         20|
    |j_0_reg_498                |    9|          2|    5|         10|
    |max_pool_1_out_V_address0  |   21|          4|   10|         40|
    |max_pool_1_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_1_out_V_d0        |   15|          3|   14|         42|
    |max_pool_1_out_V_we0       |   15|          3|    1|          3|
    |max_pool_2_out_V_address0  |   21|          4|    9|         36|
    |max_pool_2_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_2_out_V_d0        |   15|          3|   14|         42|
    |max_pool_2_out_V_we0       |   15|          3|    1|          3|
    |prediction_V_address0      |   21|          4|    4|         16|
    |prediction_V_ce0           |   15|          3|    1|          3|
    |prediction_V_d0            |   15|          3|   14|         42|
    |prediction_V_we0           |   15|          3|    1|          3|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  775|        155|  239|        778|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln203_reg_1417                  |  11|   0|   11|          0|
    |add_ln28_reg_1427                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |  25|   0|   25|          0|
    |cnn_input_load_reg_1432             |  32|   0|   32|          0|
    |grp_conv_1_fu_638_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_628_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_1_fu_676_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_2_fu_520_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_out_fu_648_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_686_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_664_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_670_ap_start_reg  |   1|   0|    1|          0|
    |i24_0_reg_509                       |   4|   0|    4|          0|
    |i_0_reg_477                         |   5|   0|    5|          0|
    |i_1_reg_1446                        |   4|   0|    4|          0|
    |i_reg_1394                          |   5|   0|    5|          0|
    |icmp_ln935_reg_1461                 |   1|   0|    1|          0|
    |icmp_ln958_reg_1487                 |   1|   0|    1|          0|
    |ix_in_0_reg_465                     |  10|   0|   10|          0|
    |ix_in_1_reg_488                     |  10|   0|   10|          0|
    |ix_in_reg_1399                      |  10|   0|   10|          0|
    |j_0_reg_498                         |   5|   0|    5|          0|
    |j_reg_1412                          |   5|   0|    5|          0|
    |or_ln_reg_1482                      |   1|   0|   32|         31|
    |p_Result_43_reg_1466                |   1|   0|    1|          0|
    |select_ln603_3_reg_1438             |  14|   0|   14|          0|
    |sub_ln203_reg_1404                  |   9|   0|   11|          2|
    |sub_ln944_reg_1476                  |  32|   0|   32|          0|
    |tmp_V_13_reg_1471                   |  14|   0|   14|          0|
    |trunc_ln943_reg_1492                |   8|   0|    8|          0|
    |zext_ln70_reg_1451                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 229|   0|  322|         93|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        cnn        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        cnn        | return value |
|cnn_input_address0          | out |   10|  ap_memory |     cnn_input     |     array    |
|cnn_input_ce0               | out |    1|  ap_memory |     cnn_input     |     array    |
|cnn_input_q0                |  in |   32|  ap_memory |     cnn_input     |     array    |
|prediction_output_address0  | out |    4|  ap_memory | prediction_output |     array    |
|prediction_output_ce0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_we0       | out |    1|  ap_memory | prediction_output |     array    |
|prediction_output_d0        | out |   32|  ap_memory | prediction_output |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

