component rst_sync0 is
    port(
        clk: in std_logic;
        pb_in_n: in std_logic;
        pb_out: out std_logic
    );
end component;

__: rst_sync0 port map(
    clk=>,
    pb_in_n=>,
    pb_out=>
);
