<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Digital Regulator Core Register"><title>imxrt_ral::pmu::REG_CORE_CLR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module REG_CORE_CLR</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module REG_<wbr>CORE_<wbr>CLR</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>pmu</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">pmu</a></div><h1>Module <span>REG_<wbr>CORE_<wbr>CLR</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1011/pmu.rs.html#1519">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Digital Regulator Core Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="FET_ODRIVE/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::FET_ODRIVE">FET_<wbr>ODRIVE</a></dt><dd>If set, increases the gate drive on power gating FETs to reduce leakage in the off state</dd><dt><a class="mod" href="RAMP_RATE/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::RAMP_RATE">RAMP_<wbr>RATE</a></dt><dd>Regulator voltage ramp rate.</dd><dt><a class="mod" href="REG0_ADJ/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::REG0_ADJ">REG0_<wbr>ADJ</a></dt><dd>This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.</dd><dt><a class="mod" href="REG0_TARG/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::REG0_TARG">REG0_<wbr>TARG</a></dt><dd>This field defines the target voltage for the ARM core power domain</dd><dt><a class="mod" href="REG1_ADJ/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::REG1_ADJ">REG1_<wbr>ADJ</a></dt><dd>This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.</dd><dt><a class="mod" href="REG1_TARG/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::REG1_TARG">REG1_<wbr>TARG</a></dt><dd>This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.</dd><dt><a class="mod" href="REG2_ADJ/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::REG2_ADJ">REG2_<wbr>ADJ</a></dt><dd>This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.</dd><dt><a class="mod" href="REG2_TARG/index.html" title="mod imxrt_ral::pmu::REG_CORE_CLR::REG2_TARG">REG2_<wbr>TARG</a></dt><dd>This field defines the target voltage for the SOC power domain</dd></dl></section></div></main></body></html>