From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: SilentWind <john.doe@somewhere.on.planet>
Date: Mon, 19 Feb 2024 16:30:51 +0800
Subject: Patching kernel meson files arch/arm/boot/dts/amlogic/meson8.dtsi

Signed-off-by: SilentWind <john.doe@somewhere.on.planet>
---
 arch/arm/boot/dts/amlogic/meson8.dtsi | 234 +---------
 1 file changed, 4 insertions(+), 230 deletions(-)

diff --git a/arch/arm/boot/dts/amlogic/meson8.dtsi b/arch/arm/boot/dts/amlogic/meson8.dtsi
index 33e218f73..59932fbfd 100644
--- a/arch/arm/boot/dts/amlogic/meson8.dtsi
+++ b/arch/arm/boot/dts/amlogic/meson8.dtsi
@@ -191,18 +191,10 @@ hwrom@0 {
 		 */
 		power-firmware@4f00000 {
 			reg = <0x4f00000 0x100000>;
 			no-map;
 		};
-
-		linux,cma {
-			compatible = "shared-dma-pool";
-			reusable;
-			size = <0x10000000>;
-			alignment = <0x400000>;
-			linux,cma-default;
-		};
 	};
 
 	thermal-zones {
 		soc {
 			polling-delay-passive = <250>; /* milliseconds */
@@ -320,128 +312,10 @@ mali: gpu@c0000 {
 			assigned-clock-rates = <318750000>;
 
 			operating-points-v2 = <&gpu_opp_table>;
 			#cooling-cells = <2>; /* min followed by max */
 		};
-
-		hdmi_tx: hdmi-tx@42000 {
-			compatible = "amlogic,meson8-hdmi-tx";
-			reg = <0x42000 0xc>;
-			interrupts = <GIC_SPI 57 IRQ_TYPE_EDGE_RISING>;
-			phys = <&hdmi_tx_phy>;
-			phy-names = "hdmi";
-			clocks = <&clkc CLKID_HDMI_PCLK>,
-				 <&clkc CLKID_HDMI_SYS>;
-			clock-names = "pclk", "sys";
-
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			#sound-dai-cells = <1>;
-			sound-name-prefix = "HDMITX";
-
-			status = "disabled";
-
-			/* VPU VENC Input */
-			hdmi_tx_venc_port: port@0 {
-				reg = <0>;
-
-				hdmi_tx_in: endpoint {
-					remote-endpoint = <&hdmi_tx_out>;
-				};
-			};
-
-			/* TMDS Output */
-			hdmi_tx_tmds_port: port@1 {
-				reg = <1>;
-			};
-		};
-
-		nfc: nand-controller@48600 {
-			compatible = "amlogic,meson8-nfc";
-			reg = <0x48600 0x24>;
-			interrupts = <GIC_SPI 34 IRQ_TYPE_EDGE_RISING>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			clocks = <&clkc CLKID_NAND>, <&clkc CLKID_NAND_CLK>;
-			clock-names = "core", "nand";
-			status = "disabled";
-		};
-
-		vpu: vpu@100000 {
-			compatible = "amlogic,meson8-vpu";
-
-			reg = <0x100000 0x10000>;
-			reg-names = "vpu";
-
-			interrupts = <GIC_SPI 3 IRQ_TYPE_EDGE_RISING>;
-
-			amlogic,canvas = <&canvas>;
-
-			/*
-			 * The VCLK{,2}_IN path always needs to derived from
-			 * the CLKID_VID_PLL_FINAL_DIV so other clocks like
-			 * MPLL1 are not used (MPLL1 is reserved for audio
-			 * purposes).
-			 */
-			assigned-clocks = <&clkc CLKID_VCLK_IN_SEL>,
-					  <&clkc CLKID_VCLK2_IN_SEL>;
-			assigned-clock-parents = <&clkc CLKID_VID_PLL_FINAL_DIV>,
-						 <&clkc CLKID_VID_PLL_FINAL_DIV>;
-
-			clocks = <&clkc CLKID_VPU_INTR>,
-				 <&clkc CLKID_HDMI_INTR_SYNC>,
-				 <&clkc CLKID_GCLK_VENCI_INT>,
-				 <&clkc CLKID_HDMI_PLL_HDMI_OUT>,
-				 <&clkc CLKID_HDMI_TX_PIXEL>,
-				 <&clkc CLKID_CTS_ENCP>,
-				 <&clkc CLKID_CTS_ENCI>,
-				 <&clkc CLKID_CTS_ENCT>,
-				 <&clkc CLKID_CTS_ENCL>,
-				 <&clkc CLKID_CTS_VDAC0>;
-			clock-names = "vpu_intr",
-				      "hdmi_intr_sync",
-				      "venci_int",
-				      "tmds",
-				      "hdmi_tx_pixel",
-				      "cts_encp",
-				      "cts_enci",
-				      "cts_enct",
-				      "cts_encl",
-				      "cts_vdac0";
-
-			resets = <&clkc CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_PRE>,
-				 <&clkc CLKC_RESET_VID_DIVIDER_CNTL_RESET_N_POST>,
-				 <&clkc CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_PRE>,
-				 <&clkc CLKC_RESET_VID_DIVIDER_CNTL_SOFT_RESET_POST>;
-			reset-names = "vid_pll_pre",
-				      "vid_pll_post",
-				      "vid_pll_soft_pre",
-				      "vid_pll_soft_post";
-
-			phys = <&cvbs_dac>;
-			phy-names = "cvbs-dac";
-
-			power-domains = <&pwrc PWRC_MESON8_VPU_ID>;
-
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			/* CVBS VDAC output port */
-			cvbs_vdac_port: port@0 {
-				reg = <0>;
-			};
-
-			/* HDMI-TX output port */
-			hdmi_tx_port: port@1 {
-				reg = <1>;
-
-				hdmi_tx_out: endpoint {
-					remote-endpoint = <&hdmi_tx_in>;
-				};
-			};
-		};
 	};
 }; /* end of / */
 
 &aiu {
 	compatible = "amlogic,aiu-meson8", "amlogic,aiu";
@@ -487,18 +361,10 @@ gpio_ao: ao-bank@14 {
 			gpio-controller;
 			#gpio-cells = <2>;
 			gpio-ranges = <&pinctrl_aobus 0 0 16>;
 		};
 
-		hdmi_cec_ao_pins: hdmi-cec-ao {
-			mux {
-				groups = "hdmi_cec_ao";
-				function = "hdmi_cec_ao";
-				bias-pull-up;
-			};
-		};
-
 		i2s_am_clk_pins: i2s-am-clk-out {
 			mux {
 				groups = "i2s_am_clk_out_ao";
 				function = "i2s_ao";
 				bias-disable;
@@ -559,19 +425,10 @@ mux {
 				function = "pwm_f_ao";
 				bias-disable;
 			};
 		};
 	};
-
-	cec_AO: cec@100 {
-		compatible = "amlogic,meson-gx-ao-cec"; // FIXME
-		reg = <0x100 0x14>;
-		interrupts = <GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
-		// TODO: 32768HZ clock
-		hdmi-phandle = <&hdmi_tx>;
-		status = "disabled";
-	};
 };
 
 &ao_arc_rproc {
 	compatible = "amlogic,meson8-ao-arc", "amlogic,meson-mx-ao-arc";
 	amlogic,secbus2 = <&secbus2>;
@@ -620,40 +477,10 @@ gpio: banks@80b0 {
 			gpio-controller;
 			#gpio-cells = <2>;
 			gpio-ranges = <&pinctrl_cbus 0 0 120>;
 		};
 
-		hdmi_hpd_pins: hdmi-hpd {
-			mux {
-				groups = "hdmi_hpd";
-				function = "hdmi";
-				bias-disable;
-			};
-		};
-
-		hdmi_i2c_pins: hdmi-i2c {
-			mux {
-				groups = "hdmi_sda", "hdmi_scl";
-				function = "hdmi";
-				bias-disable;
-			};
-		};
-
-		pwm_c_dv9_pins: pwm-c-dv9 {
-			mux {
-				groups = "pwm_c_dv9";
-				function = "pwm_c";
-			};
-		};
-
-		pwm_d_pins: pwm-d {
-			mux {
-				groups = "pwm_d";
-				function = "pwm_d";
-			};
-		};
-
 		sd_a_pins: sd-a {
 			mux {
 				groups = "sd_d0_a", "sd_d1_a", "sd_d2_a",
 					"sd_d3_a", "sd_clk_a", "sd_cmd_a";
 				function = "sd_a";
@@ -723,39 +550,10 @@ mux {
 				function = "ethernet";
 				bias-disable;
 			};
 		};
 
-		nand_pins: nand {
-			mux {
-				groups = "nand_io",
-					"nand_ale",
-					"nand_cle",
-					"nand_wen_clk",
-					"nand_ren_clk",
-					"nand_dqs";
-				function = "nand";
-				bias-pull-down;
-			};
-		};
-
-		nand_ce0_pins: nand-ce0 {
-			mux {
-				groups = "nand_io_ce0";
-				function = "nand";
-				bias-pull-up;
-			};
-		};
-
-		nand_rb0_pins: nand-rb0 {
-			mux {
-				groups = "nand_io_rb0";
-				function = "nand";
-				bias-pull-up;
-			};
-		};
-
 		pwm_e_pins: pwm-e {
 			mux {
 				groups = "pwm_e";
 				function = "pwm_e";
 				bias-disable;
@@ -801,75 +599,51 @@ smp-sram@1ff80 {
 		compatible = "amlogic,meson8-smp-sram";
 		reg = <0x1ff80 0x8>;
 	};
 };
 
-&cvbs_dac {
-	compatible = "amlogic,meson8-cvbs-dac", "amlogic,meson-cvbs-dac";
-
-	clocks = <&clkc CLKID_CTS_VDAC0>;
-
-	nvmem-cells = <&cvbs_trimming>;
-	nvmem-cell-names = "cvbs_trimming";
-
-	status = "okay";
-};
-
 &efuse {
 	compatible = "amlogic,meson8-efuse";
 	clocks = <&clkc CLKID_EFUSE>;
 	clock-names = "core";
 
 	temperature_calib: calib@1f4 {
 		/* only the upper two bytes are relevant */
 		reg = <0x1f4 0x4>;
 	};
-
-	cvbs_trimming: calib@1f8 {
-		reg = <0x1f8 0x2>;
-	};
 };
 
 &ethmac {
-	clocks = <&clkc CLKID_ETH>, <&clkc CLKID_ETH_CLK>;
-	clock-names = "stmmaceth", "ethernet";
+	clocks = <&clkc CLKID_ETH>;
+	clock-names = "stmmaceth";
 
 	power-domains = <&pwrc PWRC_MESON8_ETHERNET_MEM_ID>;
 };
 
 &gpio_intc {
 	compatible = "amlogic,meson8-gpio-intc", "amlogic,meson-gpio-intc";
 	status = "okay";
 };
 
 &hhi {
-	clkc: clock-controller@0 {
+	clkc: clock-controller {
 		compatible = "amlogic,meson8-clkc";
-		reg = <0x0 0x39c>;
 		clocks = <&xtal>, <&ddr_clkc DDR_CLKID_DDR_PLL>;
 		clock-names = "xtal", "ddr_pll";
 		#clock-cells = <1>;
 		#reset-cells = <1>;
 	};
 
-	pwrc: power-controller@100 {
+	pwrc: power-controller {
 		compatible = "amlogic,meson8-pwrc";
-		reg = <0x100 0x10>;
 		#power-domain-cells = <1>;
 		amlogic,ao-sysctrl = <&pmu>;
 		clocks = <&clkc CLKID_VPU>;
 		clock-names = "vpu";
 		assigned-clocks = <&clkc CLKID_VPU>;
 		assigned-clock-rates = <364285714>;
 	};
-
-	hdmi_tx_phy: hdmi-phy@3a0 {
-		compatible = "amlogic,meson8-hdmi-tx-phy";
-		clocks = <&clkc CLKID_HDMI_PLL_HDMI_OUT>;
-		reg = <0x3a0 0xc>;
-		#phy-cells = <0>;
-	};
 };
 
 &hwrng {
 	compatible = "amlogic,meson8-rng", "amlogic,meson-rng";
 	clocks = <&clkc CLKID_RNG0>;
-- 
Created with Armbian build tools https://github.com/armbian/build

